-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TVALID : IN STD_LOGIC;
    weights_V_TVALID : IN STD_LOGIC;
    out_V_TREADY : IN STD_LOGIC;
    in0_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in0_V_TREADY : OUT STD_LOGIC;
    out_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_TVALID : OUT STD_LOGIC;
    weights_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter3_fsm_state4 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter4_fsm_state5 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter5_fsm_state6 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter6_fsm_state7 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter7_fsm_state8 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter3_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter4_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter5_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter6_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter7_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv32_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_0_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv18_3C130 : STD_LOGIC_VECTOR (17 downto 0) := "111100000100110000";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";

attribute shreg_extract : string;
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter3_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter4_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter5_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter5_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter6_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter6_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter7_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter7_fsm_state0 : STD_LOGIC;
    signal icmp_ln249_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln253_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op88_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal icmp_ln249_reg_1532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op297_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_CS_iter7_fsm_state8 : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL7threshs_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_0_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_1_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_2_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_3_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_4_ce0 : STD_LOGIC;
    signal p_ZL7threshs_4_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_5_ce0 : STD_LOGIC;
    signal p_ZL7threshs_5_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZL7threshs_6_ce0 : STD_LOGIC;
    signal p_ZL7threshs_6_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal in0_V_TDATA_blk_n : STD_LOGIC;
    signal out_V_TDATA_blk_n : STD_LOGIC;
    signal weights_V_TDATA_blk_n : STD_LOGIC;
    signal nf_2_reg_1527 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_1527_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_1527_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_1527_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_1527_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter0_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_1532_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_585_p28 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln257_fu_643_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln272_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1579 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1579_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1579_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1579_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1579_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal local_temp_V_fu_783_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_reg_1584 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_8_reg_1589 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_8_reg_1589_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_8_reg_1589_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_9_reg_1594 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_9_reg_1594_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_10_reg_1599 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_10_reg_1599_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_10_reg_1599_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_11_reg_1604 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_12_reg_1609 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_12_reg_1609_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_12_reg_1609_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_13_reg_1614 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_13_reg_1614_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_13_reg_1614_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_14_reg_1619 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln290_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1624_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_reg_1638 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_1_reg_1638_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_2_reg_1643 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_3_reg_1648 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_3_reg_1648_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_5_reg_1663 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_5_reg_1663_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_6_reg_1668 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_6_reg_1668_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1308_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_1_reg_1718 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_1_reg_1718_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1300_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_3_reg_1723 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_6_fu_1083_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln840_6_reg_1738 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln840_7_fu_1110_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_7_reg_1778 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_ZL7threshs_0_load_reg_1789 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_load_reg_1794 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_2_load_reg_1799 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_3_load_reg_1804 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_4_load_reg_1809 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_5_load_reg_1814 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_6_load_reg_1819 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_inElem_1_reg_402 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_inElem_1_reg_402 : STD_LOGIC_VECTOR (23 downto 0);
    signal idxprom2_i_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sf_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal sf_2_fu_857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_176 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_2_fu_491_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_i5_i3_765_fu_180 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_add_i5_i3_765_load : STD_LOGIC_VECTOR (16 downto 0);
    signal inputBuf_V_fu_184 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_1_fu_188 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_2_fu_192 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_3_fu_196 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_4_fu_200 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_5_fu_204 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_6_fu_208 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_7_fu_212 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_8_fu_216 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_9_fu_220 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_10_fu_224 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_11_fu_228 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_12_fu_232 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_13_fu_236 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_14_fu_240 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_15_fu_244 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_16_fu_248 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_17_fu_252 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_18_fu_256 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_19_fu_260 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_20_fu_264 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_21_fu_268 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_22_fu_272 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_23_fu_276 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_24_fu_280 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_V_25_fu_284 : STD_LOGIC_VECTOR (23 downto 0);
    signal nf_1_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_3_fu_886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_585_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal nf_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln302_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_909_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_4_fu_950_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_7_fu_987_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_1_fu_1016_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_1_fu_1016_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_3_fu_1032_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_3_fu_1032_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_6_fu_1054_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_6_fu_1054_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1316_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1325_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln840_5_fu_1080_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_3_fu_1077_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_2_fu_1099_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1334_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln840_6_fu_1107_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_2_fu_1102_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln840_2_fu_1102_p2 : signal is "no";
    signal sext_ln1039_fu_1121_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_1_fu_1139_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_1_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_2_fu_1157_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_2_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_1_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_3_fu_1175_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_3_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_2_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_fu_1193_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_4_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_3_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_1_fu_1211_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_5_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_4_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_2_fu_1229_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_6_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_5_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_fu_1135_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_1_fu_1171_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_8_fu_1247_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_fu_1153_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_9_fu_1253_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_2_fu_1189_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_3_fu_1207_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_10_fu_1263_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_4_fu_1225_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_fu_1243_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_11_fu_1273_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_3_fu_1279_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_2_fu_1269_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_12_fu_1283_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_1_fu_1259_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal result_V_2_fu_1289_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1300_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1308_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1316_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1325_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1334_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1334_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1300_ce : STD_LOGIC;
    signal grp_fu_1308_ce : STD_LOGIC;
    signal grp_fu_1316_ce : STD_LOGIC;
    signal grp_fu_1325_ce : STD_LOGIC;
    signal grp_fu_1334_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter5_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter6_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter7_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_iter0_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_iter4_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_iter5_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_iter6_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_iter7_fsm_state8_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1300_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1308_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1316_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1325_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1334_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_1_fu_1016_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_3_fu_1032_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_6_fu_1054_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_1290 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MVAU_hls_6_mux_265_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        din16 : IN STD_LOGIC_VECTOR (23 downto 0);
        din17 : IN STD_LOGIC_VECTOR (23 downto 0);
        din18 : IN STD_LOGIC_VECTOR (23 downto 0);
        din19 : IN STD_LOGIC_VECTOR (23 downto 0);
        din20 : IN STD_LOGIC_VECTOR (23 downto 0);
        din21 : IN STD_LOGIC_VECTOR (23 downto 0);
        din22 : IN STD_LOGIC_VECTOR (23 downto 0);
        din23 : IN STD_LOGIC_VECTOR (23 downto 0);
        din24 : IN STD_LOGIC_VECTOR (23 downto 0);
        din25 : IN STD_LOGIC_VECTOR (23 downto 0);
        din26 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MVAU_hls_6_mul_8s_3ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_6_mac_muladd_8s_3ns_17s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_6_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL7threshs_0_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_address0,
        ce0 => p_ZL7threshs_0_ce0,
        q0 => p_ZL7threshs_0_q0);

    p_ZL7threshs_1_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_address0,
        ce0 => p_ZL7threshs_1_ce0,
        q0 => p_ZL7threshs_1_q0);

    p_ZL7threshs_2_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_address0,
        ce0 => p_ZL7threshs_2_ce0,
        q0 => p_ZL7threshs_2_q0);

    p_ZL7threshs_3_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_address0,
        ce0 => p_ZL7threshs_3_ce0,
        q0 => p_ZL7threshs_3_q0);

    p_ZL7threshs_4_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_4_address0,
        ce0 => p_ZL7threshs_4_ce0,
        q0 => p_ZL7threshs_4_q0);

    p_ZL7threshs_5_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_5_address0,
        ce0 => p_ZL7threshs_5_ce0,
        q0 => p_ZL7threshs_5_q0);

    p_ZL7threshs_6_U : component MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_6_address0,
        ce0 => p_ZL7threshs_6_ce0,
        q0 => p_ZL7threshs_6_q0);

    mux_265_24_1_1_U1 : component MVAU_hls_6_mux_265_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 24,
        din5_WIDTH => 24,
        din6_WIDTH => 24,
        din7_WIDTH => 24,
        din8_WIDTH => 24,
        din9_WIDTH => 24,
        din10_WIDTH => 24,
        din11_WIDTH => 24,
        din12_WIDTH => 24,
        din13_WIDTH => 24,
        din14_WIDTH => 24,
        din15_WIDTH => 24,
        din16_WIDTH => 24,
        din17_WIDTH => 24,
        din18_WIDTH => 24,
        din19_WIDTH => 24,
        din20_WIDTH => 24,
        din21_WIDTH => 24,
        din22_WIDTH => 24,
        din23_WIDTH => 24,
        din24_WIDTH => 24,
        din25_WIDTH => 24,
        din26_WIDTH => 5,
        dout_WIDTH => 24)
    port map (
        din0 => inputBuf_V_fu_184,
        din1 => inputBuf_V_1_fu_188,
        din2 => inputBuf_V_2_fu_192,
        din3 => inputBuf_V_3_fu_196,
        din4 => inputBuf_V_4_fu_200,
        din5 => inputBuf_V_5_fu_204,
        din6 => inputBuf_V_6_fu_208,
        din7 => inputBuf_V_7_fu_212,
        din8 => inputBuf_V_8_fu_216,
        din9 => inputBuf_V_9_fu_220,
        din10 => inputBuf_V_10_fu_224,
        din11 => inputBuf_V_11_fu_228,
        din12 => inputBuf_V_12_fu_232,
        din13 => inputBuf_V_13_fu_236,
        din14 => inputBuf_V_14_fu_240,
        din15 => inputBuf_V_15_fu_244,
        din16 => inputBuf_V_16_fu_248,
        din17 => inputBuf_V_17_fu_252,
        din18 => inputBuf_V_18_fu_256,
        din19 => inputBuf_V_19_fu_260,
        din20 => inputBuf_V_20_fu_264,
        din21 => inputBuf_V_21_fu_268,
        din22 => inputBuf_V_22_fu_272,
        din23 => inputBuf_V_23_fu_276,
        din24 => inputBuf_V_24_fu_280,
        din25 => inputBuf_V_25_fu_284,
        din26 => tmp_fu_585_p27,
        dout => tmp_fu_585_p28);

    mul_8s_3ns_11_1_1_U2 : component MVAU_hls_6_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_8_reg_1589_pp0_iter2_reg,
        din1 => ret_V_1_fu_1016_p1,
        dout => ret_V_1_fu_1016_p2);

    mul_8s_3ns_11_1_1_U3 : component MVAU_hls_6_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_10_reg_1599_pp0_iter2_reg,
        din1 => ret_V_3_fu_1032_p1,
        dout => ret_V_3_fu_1032_p2);

    mul_8s_3ns_11_1_1_U4 : component MVAU_hls_6_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_13_reg_1614_pp0_iter2_reg,
        din1 => ret_V_6_fu_1054_p1,
        dout => ret_V_6_fu_1054_p2);

    mac_muladd_8s_3ns_11s_12_4_1_U5 : component MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_reg_1584,
        din1 => grp_fu_1300_p1,
        din2 => ret_V_3_fu_1032_p2,
        ce => grp_fu_1300_ce,
        dout => grp_fu_1300_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U6 : component MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_11_reg_1604,
        din1 => grp_fu_1308_p1,
        din2 => ret_V_6_fu_1054_p2,
        ce => grp_fu_1308_ce,
        dout => grp_fu_1308_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U7 : component MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_14_reg_1619,
        din1 => grp_fu_1316_p1,
        din2 => ret_V_1_fu_1016_p2,
        ce => grp_fu_1316_ce,
        dout => grp_fu_1316_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U8 : component MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_9_reg_1594_pp0_iter1_reg,
        din1 => grp_fu_1325_p1,
        din2 => grp_fu_1316_p3,
        ce => grp_fu_1325_ce,
        dout => grp_fu_1325_p3);

    mac_muladd_8s_3ns_17s_17_4_1_U9 : component MVAU_hls_6_mac_muladd_8s_3ns_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_12_reg_1609_pp0_iter2_reg,
        din1 => grp_fu_1334_p1,
        din2 => grp_fu_1334_p2,
        ce => grp_fu_1334_ce,
        dout => grp_fu_1334_p3);

    flow_control_loop_pipe_sequential_init_U : component MVAU_hls_6_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter3_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
            else
                ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter4_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
            else
                ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter5_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
            else
                ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter6_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
            else
                ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter7_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
            else
                ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_inElem_1_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_402 <= tmp_fu_585_p28;
            elsif (((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_18)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_0)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_2)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_3)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_4)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_5)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_6)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_7)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_8)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_9)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_A)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_B)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_C)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_D)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_E)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_F)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_10)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_11)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_12)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_13)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_14)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_15)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_16)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_17)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((((((((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1E)) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1F))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1D))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1C))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1B))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1A))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_19)))))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_402 <= in0_V_TDATA;
            elsif ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_402 <= ap_phi_reg_pp0_iter0_inElem_1_reg_402;
            end if; 
        end if;
    end process;

    i_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1290)) then
                if ((icmp_ln249_fu_485_p2 = ap_const_lv1_0)) then 
                    i_fu_176 <= i_2_fu_491_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_176 <= ap_const_lv18_0;
                end if;
            end if; 
        end if;
    end process;

    nf_1_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1290)) then
                if (((icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (icmp_ln290_fu_863_p2 = ap_const_lv1_1))) then 
                    nf_1_fu_288 <= nf_3_fu_886_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    nf_1_fu_288 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    sf_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1290)) then
                if (((icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (icmp_ln290_fu_863_p2 = ap_const_lv1_1))) then 
                    sf_fu_172 <= ap_const_lv32_0_2;
                elsif (((icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (icmp_ln290_fu_863_p2 = ap_const_lv1_0))) then 
                    sf_fu_172 <= sf_2_fu_857_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    sf_fu_172 <= ap_const_lv32_0_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_1532_pp0_iter5_reg = ap_const_lv1_0))) then
                add_i5_i3_765_fu_180 <= add_ln840_7_fu_1110_p2;
                add_ln840_7_reg_1778 <= add_ln840_7_fu_1110_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (icmp_ln249_reg_1532_pp0_iter3_reg = ap_const_lv1_0))) then
                add_ln840_1_reg_1718 <= grp_fu_1308_p3;
                add_ln840_3_reg_1723 <= grp_fu_1300_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                add_ln840_1_reg_1718_pp0_iter5_reg <= add_ln840_1_reg_1718;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln249_reg_1532_pp0_iter5_reg <= icmp_ln249_reg_1532_pp0_iter4_reg;
                icmp_ln290_reg_1624_pp0_iter5_reg <= icmp_ln290_reg_1624_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6) and (icmp_ln249_reg_1532_pp0_iter4_reg = ap_const_lv1_0))) then
                add_ln840_6_reg_1738 <= add_ln840_6_fu_1083_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln249_reg_1532 <= icmp_ln249_fu_485_p2;
                nf_2_reg_1527 <= ap_sig_allocacmp_nf_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln249_reg_1532_pp0_iter1_reg <= icmp_ln249_reg_1532;
                icmp_ln272_reg_1579_pp0_iter1_reg <= icmp_ln272_reg_1579;
                icmp_ln290_reg_1624_pp0_iter1_reg <= icmp_ln290_reg_1624;
                local_temp_V_10_reg_1599_pp0_iter1_reg <= local_temp_V_10_reg_1599;
                local_temp_V_12_reg_1609_pp0_iter1_reg <= local_temp_V_12_reg_1609;
                local_temp_V_13_reg_1614_pp0_iter1_reg <= local_temp_V_13_reg_1614;
                local_temp_V_8_reg_1589_pp0_iter1_reg <= local_temp_V_8_reg_1589;
                local_temp_V_9_reg_1594_pp0_iter1_reg <= local_temp_V_9_reg_1594;
                nf_2_reg_1527_pp0_iter1_reg <= nf_2_reg_1527;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln249_reg_1532_pp0_iter2_reg <= icmp_ln249_reg_1532_pp0_iter1_reg;
                icmp_ln272_reg_1579_pp0_iter2_reg <= icmp_ln272_reg_1579_pp0_iter1_reg;
                icmp_ln290_reg_1624_pp0_iter2_reg <= icmp_ln290_reg_1624_pp0_iter1_reg;
                local_temp_V_10_reg_1599_pp0_iter2_reg <= local_temp_V_10_reg_1599_pp0_iter1_reg;
                local_temp_V_12_reg_1609_pp0_iter2_reg <= local_temp_V_12_reg_1609_pp0_iter1_reg;
                local_temp_V_13_reg_1614_pp0_iter2_reg <= local_temp_V_13_reg_1614_pp0_iter1_reg;
                local_temp_V_8_reg_1589_pp0_iter2_reg <= local_temp_V_8_reg_1589_pp0_iter1_reg;
                nf_2_reg_1527_pp0_iter2_reg <= nf_2_reg_1527_pp0_iter1_reg;
                r_V_1_reg_1638_pp0_iter2_reg <= r_V_1_reg_1638;
                r_V_3_reg_1648_pp0_iter2_reg <= r_V_3_reg_1648;
                r_V_5_reg_1663_pp0_iter2_reg <= r_V_5_reg_1663;
                r_V_6_reg_1668_pp0_iter2_reg <= r_V_6_reg_1668;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln249_reg_1532_pp0_iter3_reg <= icmp_ln249_reg_1532_pp0_iter2_reg;
                icmp_ln272_reg_1579_pp0_iter3_reg <= icmp_ln272_reg_1579_pp0_iter2_reg;
                icmp_ln290_reg_1624_pp0_iter3_reg <= icmp_ln290_reg_1624_pp0_iter2_reg;
                nf_2_reg_1527_pp0_iter3_reg <= nf_2_reg_1527_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln249_reg_1532_pp0_iter4_reg <= icmp_ln249_reg_1532_pp0_iter3_reg;
                icmp_ln272_reg_1579_pp0_iter4_reg <= icmp_ln272_reg_1579_pp0_iter3_reg;
                icmp_ln290_reg_1624_pp0_iter4_reg <= icmp_ln290_reg_1624_pp0_iter3_reg;
                nf_2_reg_1527_pp0_iter4_reg <= nf_2_reg_1527_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7))) then
                icmp_ln249_reg_1532_pp0_iter6_reg <= icmp_ln249_reg_1532_pp0_iter5_reg;
                icmp_ln290_reg_1624_pp0_iter6_reg <= icmp_ln290_reg_1624_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0))) then
                icmp_ln272_reg_1579 <= icmp_ln272_fu_777_p2;
                icmp_ln290_reg_1624 <= icmp_ln290_fu_863_p2;
                local_temp_V_10_reg_1599 <= weights_V_TDATA(31 downto 24);
                local_temp_V_11_reg_1604 <= weights_V_TDATA(39 downto 32);
                local_temp_V_12_reg_1609 <= weights_V_TDATA(47 downto 40);
                local_temp_V_13_reg_1614 <= weights_V_TDATA(55 downto 48);
                local_temp_V_14_reg_1619 <= weights_V_TDATA(63 downto 56);
                local_temp_V_8_reg_1589 <= weights_V_TDATA(15 downto 8);
                local_temp_V_9_reg_1594 <= weights_V_TDATA(23 downto 16);
                local_temp_V_reg_1584 <= local_temp_V_fu_783_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_A))) then
                inputBuf_V_10_fu_224 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_B))) then
                inputBuf_V_11_fu_228 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_C))) then
                inputBuf_V_12_fu_232 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_D))) then
                inputBuf_V_13_fu_236 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_E))) then
                inputBuf_V_14_fu_240 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_F))) then
                inputBuf_V_15_fu_244 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_10))) then
                inputBuf_V_16_fu_248 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_11))) then
                inputBuf_V_17_fu_252 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_12))) then
                inputBuf_V_18_fu_256 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_13))) then
                inputBuf_V_19_fu_260 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1))) then
                inputBuf_V_1_fu_188 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_14))) then
                inputBuf_V_20_fu_264 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_15))) then
                inputBuf_V_21_fu_268 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_16))) then
                inputBuf_V_22_fu_272 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_17))) then
                inputBuf_V_23_fu_276 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_18))) then
                inputBuf_V_24_fu_280 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((((((((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1E)) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1F))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1D))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1C))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1B))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_1A))) or ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_19))))) then
                inputBuf_V_25_fu_284 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_2))) then
                inputBuf_V_2_fu_192 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_3))) then
                inputBuf_V_3_fu_196 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_4))) then
                inputBuf_V_4_fu_200 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_5))) then
                inputBuf_V_5_fu_204 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_6))) then
                inputBuf_V_6_fu_208 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_7))) then
                inputBuf_V_7_fu_212 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_8))) then
                inputBuf_V_8_fu_216 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_9))) then
                inputBuf_V_9_fu_220 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (trunc_ln257_fu_643_p1 = ap_const_lv5_0))) then
                inputBuf_V_fu_184 <= in0_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln290_reg_1624_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln249_reg_1532_pp0_iter5_reg = ap_const_lv1_0))) then
                p_ZL7threshs_0_load_reg_1789 <= p_ZL7threshs_0_q0;
                p_ZL7threshs_1_load_reg_1794 <= p_ZL7threshs_1_q0;
                p_ZL7threshs_2_load_reg_1799 <= p_ZL7threshs_2_q0;
                p_ZL7threshs_3_load_reg_1804 <= p_ZL7threshs_3_q0;
                p_ZL7threshs_4_load_reg_1809 <= p_ZL7threshs_4_q0;
                p_ZL7threshs_5_load_reg_1814 <= p_ZL7threshs_5_q0;
                p_ZL7threshs_6_load_reg_1819 <= p_ZL7threshs_6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (icmp_ln249_reg_1532_pp0_iter0_reg = ap_const_lv1_0))) then
                r_V_1_reg_1638 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(5 downto 3);
                r_V_2_reg_1643 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(8 downto 6);
                r_V_3_reg_1648 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(11 downto 9);
                r_V_5_reg_1663 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(17 downto 15);
                r_V_6_reg_1668 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(20 downto 18);
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_CS_iter0_fsm, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_CS_iter2_fsm, ap_CS_iter1_fsm_state2, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter3_fsm_assign_proc : process (ap_CS_iter3_fsm, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter3_fsm is
            when ap_ST_iter3_fsm_state4 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                end if;
            when ap_ST_iter3_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter3_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter4_fsm_assign_proc : process (ap_CS_iter4_fsm, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter4_fsm is
            when ap_ST_iter4_fsm_state5 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                end if;
            when ap_ST_iter4_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter4_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter5_fsm_assign_proc : process (ap_CS_iter5_fsm, ap_CS_iter4_fsm_state5, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter5_fsm is
            when ap_ST_iter5_fsm_state6 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state0;
                else
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                end if;
            when ap_ST_iter5_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                else
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter5_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter6_fsm_assign_proc : process (ap_CS_iter6_fsm, ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter6_fsm is
            when ap_ST_iter6_fsm_state7 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state0;
                else
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                end if;
            when ap_ST_iter6_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                else
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter6_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter7_fsm_assign_proc : process (ap_CS_iter7_fsm, ap_CS_iter6_fsm_state7, out_V_TREADY, icmp_ln249_reg_1532_pp0_iter6_reg, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter7_fsm is
            when ap_ST_iter7_fsm_state8 => 
                if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_0 = ap_CS_iter6_fsm_state7))) then
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state0;
                elsif (((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (icmp_ln249_reg_1532_pp0_iter6_reg = ap_const_lv1_1)) or (not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state8;
                else
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state8;
                end if;
            when ap_ST_iter7_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7))) then
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state8;
                else
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter7_fsm <= "XX";
        end case;
    end process;
    add_ln840_10_fu_1263_p2 <= std_logic_vector(unsigned(zext_ln218_2_fu_1189_p1) + unsigned(zext_ln218_3_fu_1207_p1));
    add_ln840_11_fu_1273_p2 <= std_logic_vector(unsigned(zext_ln218_4_fu_1225_p1) + unsigned(zext_ln840_fu_1243_p1));
    add_ln840_12_fu_1283_p2 <= std_logic_vector(unsigned(zext_ln840_3_fu_1279_p1) + unsigned(zext_ln840_2_fu_1269_p1));
    add_ln840_2_fu_1102_p2 <= std_logic_vector(signed(sext_ln840_2_fu_1099_p1) + signed(grp_fu_1334_p3));
    add_ln840_6_fu_1083_p2 <= std_logic_vector(signed(sext_ln840_5_fu_1080_p1) + signed(sext_ln840_3_fu_1077_p1));
    add_ln840_7_fu_1110_p2 <= std_logic_vector(signed(sext_ln840_6_fu_1107_p1) + signed(add_ln840_2_fu_1102_p2));
    add_ln840_8_fu_1247_p2 <= std_logic_vector(unsigned(zext_ln215_fu_1135_p1) + unsigned(zext_ln218_1_fu_1171_p1));
    add_ln840_9_fu_1253_p2 <= std_logic_vector(unsigned(add_ln840_8_fu_1247_p2) + unsigned(zext_ln218_fu_1153_p1));
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state0 <= ap_CS_iter2_fsm(0);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);
    ap_CS_iter3_fsm_state0 <= ap_CS_iter3_fsm(0);
    ap_CS_iter3_fsm_state4 <= ap_CS_iter3_fsm(1);
    ap_CS_iter4_fsm_state0 <= ap_CS_iter4_fsm(0);
    ap_CS_iter4_fsm_state5 <= ap_CS_iter4_fsm(1);
    ap_CS_iter5_fsm_state0 <= ap_CS_iter5_fsm(0);
    ap_CS_iter5_fsm_state6 <= ap_CS_iter5_fsm(1);
    ap_CS_iter6_fsm_state0 <= ap_CS_iter6_fsm(0);
    ap_CS_iter6_fsm_state7 <= ap_CS_iter6_fsm(1);
    ap_CS_iter7_fsm_state0 <= ap_CS_iter7_fsm(0);
    ap_CS_iter7_fsm_state8 <= ap_CS_iter7_fsm(1);

    ap_ST_iter0_fsm_state1_blk_assign_proc : process(in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)))) then 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_iter1_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_iter4_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_iter5_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_iter6_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_iter7_fsm_state8_blk_assign_proc : process(out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) then 
            ap_ST_iter7_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_iter7_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(out_V_TREADY, ap_predicate_op297_write_state8)
    begin
                ap_block_state8_io <= ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(out_V_TREADY, ap_predicate_op297_write_state8)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0));
    end process;


    ap_condition_1290_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
                ap_condition_1290 <= (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0, ap_CS_iter2_fsm_state0, ap_CS_iter3_fsm_state0, ap_CS_iter4_fsm_state0, ap_CS_iter5_fsm_state0, ap_CS_iter6_fsm_state0, ap_CS_iter7_fsm_state0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_iter7_fsm_state0) and (ap_const_logic_1 = ap_CS_iter6_fsm_state0) and (ap_const_logic_1 = ap_CS_iter5_fsm_state0) and (ap_const_logic_1 = ap_CS_iter4_fsm_state0) and (ap_const_logic_1 = ap_CS_iter3_fsm_state0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_inElem_1_reg_402 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op297_write_state8_assign_proc : process(icmp_ln249_reg_1532_pp0_iter6_reg, icmp_ln290_reg_1624_pp0_iter6_reg)
    begin
                ap_predicate_op297_write_state8 <= ((icmp_ln290_reg_1624_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln249_reg_1532_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op88_read_state1_assign_proc : process(icmp_ln249_fu_485_p2, icmp_ln253_fu_497_p2)
    begin
                ap_predicate_op88_read_state1 <= ((icmp_ln253_fu_497_p2 = ap_const_lv1_1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_i5_i3_765_load_assign_proc : process(ap_CS_iter6_fsm_state7, icmp_ln249_reg_1532_pp0_iter5_reg, add_ln840_7_fu_1110_p2, add_i5_i3_765_fu_180)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_1532_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_add_i5_i3_765_load <= add_ln840_7_fu_1110_p2;
        else 
            ap_sig_allocacmp_add_i5_i3_765_load <= add_i5_i3_765_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_iter0_fsm_state1, ap_loop_init, i_fu_176)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv18_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_176;
        end if; 
    end process;


    ap_sig_allocacmp_nf_2_assign_proc : process(ap_CS_iter0_fsm_state1, ap_loop_init, nf_1_fu_288)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_nf_2 <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_nf_2 <= nf_1_fu_288;
        end if; 
    end process;


    ap_sig_allocacmp_sf_1_assign_proc : process(ap_CS_iter0_fsm_state1, sf_fu_172, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_sf_1 <= ap_const_lv32_0_1;
        else 
            ap_sig_allocacmp_sf_1 <= sf_fu_172;
        end if; 
    end process;


    grp_fu_1300_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_1300_ce <= ap_const_logic_1;
        else 
            grp_fu_1300_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1300_p1 <= grp_fu_1300_p10(3 - 1 downto 0);
    grp_fu_1300_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_909_p1),11));

    grp_fu_1308_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_1308_ce <= ap_const_logic_1;
        else 
            grp_fu_1308_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1308_p1 <= grp_fu_1308_p10(3 - 1 downto 0);
    grp_fu_1308_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_4_fu_950_p4),11));

    grp_fu_1316_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_1316_ce <= ap_const_logic_1;
        else 
            grp_fu_1316_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1316_p1 <= grp_fu_1316_p10(3 - 1 downto 0);
    grp_fu_1316_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_fu_987_p4),11));

    grp_fu_1325_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_1325_ce <= ap_const_logic_1;
        else 
            grp_fu_1325_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1325_p1 <= grp_fu_1325_p10(3 - 1 downto 0);
    grp_fu_1325_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_reg_1643),11));

    grp_fu_1334_ce_assign_proc : process(ap_CS_iter6_fsm_state7, ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then 
            grp_fu_1334_ce <= ap_const_logic_1;
        else 
            grp_fu_1334_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1334_p1 <= grp_fu_1334_p10(3 - 1 downto 0);
    grp_fu_1334_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_5_reg_1663_pp0_iter2_reg),11));
    grp_fu_1334_p2 <= 
        ap_const_lv17_0 when (icmp_ln272_reg_1579_pp0_iter4_reg(0) = '1') else 
        ap_sig_allocacmp_add_i5_i3_765_load;
    i_2_fu_491_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv18_1));
    icmp_ln1039_1_fu_1142_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(sext_ln1039_1_fu_1139_p1)) else "0";
    icmp_ln1039_2_fu_1160_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(sext_ln1039_2_fu_1157_p1)) else "0";
    icmp_ln1039_3_fu_1178_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(sext_ln1039_3_fu_1175_p1)) else "0";
    icmp_ln1039_4_fu_1196_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(zext_ln1039_fu_1193_p1)) else "0";
    icmp_ln1039_5_fu_1214_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(zext_ln1039_1_fu_1211_p1)) else "0";
    icmp_ln1039_6_fu_1232_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(zext_ln1039_2_fu_1229_p1)) else "0";
    icmp_ln1039_fu_1124_p2 <= "1" when (signed(add_ln840_7_reg_1778) < signed(sext_ln1039_fu_1121_p1)) else "0";
    icmp_ln249_fu_485_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv18_3C130) else "0";
    icmp_ln249_reg_1532_pp0_iter0_reg <= icmp_ln249_reg_1532;
    icmp_ln253_fu_497_p2 <= "1" when (ap_sig_allocacmp_nf_2 = ap_const_lv32_0) else "0";
    icmp_ln272_fu_777_p2 <= "1" when (ap_sig_allocacmp_sf_1 = ap_const_lv32_0) else "0";
    icmp_ln290_fu_863_p2 <= "1" when (sf_2_fu_857_p2 = ap_const_lv32_1A) else "0";
    icmp_ln302_fu_880_p2 <= "1" when (nf_fu_874_p2 = ap_const_lv32_38) else "0";
    idxprom2_i_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nf_2_reg_1527_pp0_iter4_reg),64));

    in0_V_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, ap_predicate_op88_read_state1, ap_start_int)
    begin
        if (((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            in0_V_TDATA_blk_n <= in0_V_TVALID;
        else 
            in0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in0_V_TREADY_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_predicate_op88_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            in0_V_TREADY <= ap_const_logic_1;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    local_temp_V_fu_783_p1 <= weights_V_TDATA(8 - 1 downto 0);
    nf_3_fu_886_p3 <= 
        ap_const_lv32_0 when (icmp_ln302_fu_880_p2(0) = '1') else 
        nf_fu_874_p2;
    nf_fu_874_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_nf_2) + unsigned(ap_const_lv32_1));
    out_V_TDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_2_fu_1289_p2),8));

    out_V_TDATA_blk_n_assign_proc : process(out_V_TREADY, ap_predicate_op297_write_state8, ap_CS_iter7_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_predicate_op297_write_state8 = ap_const_boolean_1))) then 
            out_V_TDATA_blk_n <= out_V_TREADY;
        else 
            out_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_TVALID_assign_proc : process(out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_predicate_op297_write_state8 = ap_const_boolean_1))) then 
            out_V_TVALID <= ap_const_logic_1;
        else 
            out_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_0_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_1_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_2_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_3_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_4_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_4_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_4_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_5_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_5_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_5_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_6_address0 <= idxprom2_i_fu_1089_p1(6 - 1 downto 0);

    p_ZL7threshs_6_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_6_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_4_fu_950_p4 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(14 downto 12);
    r_V_7_fu_987_p4 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(23 downto 21);
    r_V_fu_909_p1 <= ap_phi_reg_pp0_iter1_inElem_1_reg_402(3 - 1 downto 0);
    result_V_2_fu_1289_p2 <= std_logic_vector(unsigned(add_ln840_12_fu_1283_p2) + unsigned(zext_ln840_1_fu_1259_p1));
    result_V_fu_1129_p2 <= (icmp_ln1039_fu_1124_p2 xor ap_const_lv1_1);
    ret_V_1_fu_1016_p1 <= ret_V_1_fu_1016_p10(3 - 1 downto 0);
    ret_V_1_fu_1016_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_1_reg_1638_pp0_iter2_reg),11));
    ret_V_3_fu_1032_p1 <= ret_V_3_fu_1032_p10(3 - 1 downto 0);
    ret_V_3_fu_1032_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_reg_1648_pp0_iter2_reg),11));
    ret_V_6_fu_1054_p1 <= ret_V_6_fu_1054_p10(3 - 1 downto 0);
    ret_V_6_fu_1054_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_6_reg_1668_pp0_iter2_reg),11));
        sext_ln1039_1_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_1_load_reg_1794),17));

        sext_ln1039_2_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_2_load_reg_1799),17));

        sext_ln1039_3_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_3_load_reg_1804),17));

        sext_ln1039_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL7threshs_0_load_reg_1789),17));

        sext_ln840_2_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_1_reg_1718_pp0_iter5_reg),17));

        sext_ln840_3_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_3_reg_1723),14));

        sext_ln840_5_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1325_p3),14));

        sext_ln840_6_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_6_reg_1738),17));

    sf_2_fu_857_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_sf_1) + unsigned(ap_const_lv32_1));
    tmp_fu_585_p27 <= ap_sig_allocacmp_sf_1(5 - 1 downto 0);
    trunc_ln257_fu_643_p1 <= ap_sig_allocacmp_sf_1(5 - 1 downto 0);

    weights_V_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, icmp_ln249_fu_485_p2, weights_V_TVALID, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
            weights_V_TDATA_blk_n <= weights_V_TVALID;
        else 
            weights_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_TREADY_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_485_p2, ap_predicate_op88_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op297_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op297_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_485_p2 = ap_const_lv1_0))) then 
            weights_V_TREADY <= ap_const_logic_1;
        else 
            weights_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1039_1_fu_1165_p2 <= (icmp_ln1039_2_fu_1160_p2 xor ap_const_lv1_1);
    xor_ln1039_2_fu_1183_p2 <= (icmp_ln1039_3_fu_1178_p2 xor ap_const_lv1_1);
    xor_ln1039_3_fu_1201_p2 <= (icmp_ln1039_4_fu_1196_p2 xor ap_const_lv1_1);
    xor_ln1039_4_fu_1219_p2 <= (icmp_ln1039_5_fu_1214_p2 xor ap_const_lv1_1);
    xor_ln1039_5_fu_1237_p2 <= (icmp_ln1039_6_fu_1232_p2 xor ap_const_lv1_1);
    xor_ln1039_fu_1147_p2 <= (icmp_ln1039_1_fu_1142_p2 xor ap_const_lv1_1);
    zext_ln1039_1_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_5_load_reg_1814),17));
    zext_ln1039_2_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_6_load_reg_1819),17));
    zext_ln1039_fu_1193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL7threshs_4_load_reg_1809),17));
    zext_ln215_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_fu_1129_p2),2));
    zext_ln218_1_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_1_fu_1165_p2),2));
    zext_ln218_2_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_2_fu_1183_p2),2));
    zext_ln218_3_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_3_fu_1201_p2),2));
    zext_ln218_4_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_4_fu_1219_p2),2));
    zext_ln218_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_fu_1147_p2),2));
    zext_ln840_1_fu_1259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_9_fu_1253_p2),3));
    zext_ln840_2_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_10_fu_1263_p2),3));
    zext_ln840_3_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_11_fu_1273_p2),3));
    zext_ln840_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_5_fu_1237_p2),2));
end behav;
