digraph "CFG for '_Z16RgbToGray_KernelPhS_ii' function" {
	label="CFG for '_Z16RgbToGray_KernelPhS_ii' function";

	Node0x4744630 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = mul nsw i32 %21, %2\l  %23 = add nsw i32 %22, %13\l  %24 = mul nsw i32 %23, 3\l  %25 = icmp slt i32 %13, %2\l  %26 = icmp slt i32 %21, %3\l  %27 = select i1 %25, i1 %26, i1 false\l  br i1 %27, label %28, label %51\l|{<s0>T|<s1>F}}"];
	Node0x4744630:s0 -> Node0x47482b0;
	Node0x4744630:s1 -> Node0x4748340;
	Node0x47482b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%28:\l28:                                               \l  %29 = sext i32 %24 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %32 = uitofp i8 %31 to float\l  %33 = fmul contract float %32, 0x3FBD2F1AA0000000\l  %34 = add nsw i32 %24, 1\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %35\l  %37 = load i8, i8 addrspace(1)* %36, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %38 = uitofp i8 %37 to float\l  %39 = fmul contract float %38, 0x3FE2C8B440000000\l  %40 = fadd contract float %33, %39\l  %41 = add nsw i32 %24, 2\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %42\l  %44 = load i8, i8 addrspace(1)* %43, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %45 = uitofp i8 %44 to float\l  %46 = fmul contract float %45, 0x3FD322D0E0000000\l  %47 = fadd contract float %40, %46\l  %48 = fptoui float %47 to i8\l  %49 = sext i32 %23 to i64\l  %50 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %49\l  store i8 %48, i8 addrspace(1)* %50, align 1, !tbaa !7\l  br label %51\l}"];
	Node0x47482b0 -> Node0x4748340;
	Node0x4748340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  ret void\l}"];
}
