<profile>

<section name = "Vivado HLS Report for 'Loop_neuronLoop_proc'" level="0">
<item name = "Date">Wed May  9 20:09:58 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">ANN</item>
<item name = "Solution">MASTERAXI</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">23, 25, 23, 25, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- neuronLoop">9, 9, 8, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 24, 0, 1248</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 60</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 302</column>
<column name="Register">0, -, 2245, 128</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">6, 30, 6, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="TOPANN_mux_32_32_dEe_U5">TOPANN_mux_32_32_dEe, 0, 0, 0, 15</column>
<column name="TOPANN_mux_32_32_dEe_U6">TOPANN_mux_32_32_dEe, 0, 0, 0, 15</column>
<column name="TOPANN_mux_32_32_dEe_U7">TOPANN_mux_32_32_dEe, 0, 0, 0, 15</column>
<column name="TOPANN_mux_32_32_dEe_U8">TOPANN_mux_32_32_dEe, 0, 0, 0, 15</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coeTanSig_V_U">Loop_neuronLoop_pbkb, 6, 0, 0, 4096, 25, 1, 102400</column>
<column name="layerResult_V_U">Loop_neuronLoop_pcud, 2, 0, 0, 3, 26, 1, 78</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_3_1_i_i_fu_988_p2">*, 3, 0, 20, 32, 26</column>
<column name="p_Val2_3_2_i_i_fu_1014_p2">*, 3, 0, 20, 32, 26</column>
<column name="p_Val2_3_i_i_fu_962_p2">*, 3, 0, 20, 32, 26</column>
<column name="p_Val2_8_1_i_i_fu_614_p2">*, 3, 0, 20, 32, 32</column>
<column name="p_Val2_8_2_i_i_fu_636_p2">*, 3, 0, 20, 32, 32</column>
<column name="p_Val2_8_i_i_fu_592_p2">*, 3, 0, 20, 32, 32</column>
<column name="r_V_4_fu_889_p2">*, 3, 0, 20, 32, 28</column>
<column name="r_V_5_fu_1250_p2">*, 3, 0, 20, 32, 28</column>
<column name="neuronIndex_fu_547_p2">+, 0, 0, 10, 2, 1</column>
<column name="p_Val2_13_2_i_i_fu_1208_p2">+, 0, 0, 28, 32, 32</column>
<column name="p_Val2_14_2_i_i_fu_847_p2">+, 0, 0, 28, 32, 32</column>
<column name="r_V_2_fu_880_p2">+, 0, 0, 28, 28, 28</column>
<column name="r_V_fu_1242_p2">+, 0, 0, 28, 28, 28</column>
<column name="ret_V_1_fu_924_p2">+, 0, 0, 20, 1, 13</column>
<column name="ret_V_fu_1285_p2">+, 0, 0, 20, 1, 13</column>
<column name="tmp10_i_fu_1188_p2">+, 0, 0, 28, 2, 2</column>
<column name="tmp11_i_fu_1236_p2">+, 0, 0, 28, 27, 28</column>
<column name="tmp2_i_fu_1169_p2">+, 0, 0, 28, 32, 32</column>
<column name="tmp3_i_fu_1182_p2">+, 0, 0, 28, 2, 2</column>
<column name="tmp4_i_fu_798_p2">+, 0, 0, 28, 32, 32</column>
<column name="tmp5_i_fu_790_p2">+, 0, 0, 28, 32, 32</column>
<column name="tmp6_i_fu_809_p2">+, 0, 0, 28, 2, 2</column>
<column name="tmp7_i_fu_803_p2">+, 0, 0, 28, 2, 2</column>
<column name="tmp8_i_fu_875_p2">+, 0, 0, 28, 27, 28</column>
<column name="tmp9_i_fu_1177_p2">+, 0, 0, 28, 32, 32</column>
<column name="tmpCalc_V_2_fu_1219_p2">+, 0, 0, 28, 32, 32</column>
<column name="tmpCalc_V_fu_858_p2">+, 0, 0, 28, 32, 32</column>
<column name="tmp_13_i_fu_794_p2">+, 0, 0, 35, 28, 28</column>
<column name="tmp_15_i_fu_840_p2">+, 0, 0, 28, 28, 28</column>
<column name="tmp_17_i_fu_852_p2">+, 0, 0, 28, 28, 28</column>
<column name="tmp_3_i_fu_1173_p2">+, 0, 0, 35, 28, 28</column>
<column name="tmp_7_i_fu_1213_p2">+, 0, 0, 28, 28, 28</column>
<column name="tmp_i_67_fu_1201_p2">+, 0, 0, 28, 28, 28</column>
<column name="qb_assign_1_1_i_i_fu_1124_p2">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_1_2_i_i_fu_1159_p2">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_1_i_i_fu_1089_p2">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_3_1_i_i_fu_745_p2">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_3_2_i_i_fu_780_p2">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_3_i_i_fu_710_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_i_i_fu_541_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="r_1_i_i_fu_727_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="r_2_1_i_i_fu_1106_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="r_2_2_i_i_fu_1141_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="r_2_i_i_fu_1071_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="r_i_i_62_fu_762_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="r_i_i_fu_692_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="tmp_15_i_i_fu_863_p2">icmp, 0, 0, 18, 32, 27</column>
<column name="tmp_16_i_i_fu_1230_p2">icmp, 0, 0, 18, 32, 28</column>
<column name="tmp_18_i_i_fu_869_p2">icmp, 0, 0, 18, 32, 28</column>
<column name="tmp_21_i_i_fu_1280_p2">icmp, 0, 0, 24, 48, 1</column>
<column name="tmp_23_i_i_fu_919_p2">icmp, 0, 0, 24, 48, 1</column>
<column name="tmp_i_i_69_fu_1224_p2">icmp, 0, 0, 18, 32, 27</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i1_1_i_i_fu_739_p2">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i1_2_i_i_fu_774_p2">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i1_i_i_fu_704_p2">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i_1_i_i_fu_1118_p2">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i_2_i_i_fu_1153_p2">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i_i_i_fu_1083_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_1_i_i_fu_1291_p3">select, 0, 0, 13, 1, 13</column>
<column name="p_2_i_i_fu_1299_p3">select, 0, 0, 13, 1, 13</column>
<column name="p_3_i_i_fu_938_p3">select, 0, 0, 13, 1, 13</column>
<column name="p_i_i_fu_930_p3">select, 0, 0, 13, 1, 13</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_neuronIndex_i_i_phi_fu_486_p4">9, 2, 2, 4</column>
<column name="ap_sig_ioackin_m_axi_result_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_result_V_WREADY">9, 2, 1, 2</column>
<column name="coeTanSig_V_address0">15, 3, 12, 36</column>
<column name="layerResult_V_address0">27, 5, 2, 10</column>
<column name="layerResult_V_address1">27, 5, 2, 10</column>
<column name="layerResult_V_d0">15, 3, 26, 78</column>
<column name="layerResult_V_d1">15, 3, 26, 78</column>
<column name="layerResult_V_gep24_s_reg_494">15, 3, 26, 78</column>
<column name="neuronIndex_i_i_reg_482">9, 2, 2, 4</column>
<column name="result_V_blk_n_AW">9, 2, 1, 2</column>
<column name="result_V_blk_n_B">9, 2, 1, 2</column>
<column name="result_V_blk_n_W">9, 2, 1, 2</column>
<column name="result_V_offset_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP2_V_11_i_i_reg_1328">64, 0, 64, 0</column>
<column name="OP2_V_1_1_i_i_reg_1333">64, 0, 64, 0</column>
<column name="OP2_V_1_2_i_i_reg_1338">64, 0, 64, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_result_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_result_V_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter3_tmp_14_i_reg_1485">28, 0, 28, 0</column>
<column name="exitcond1_i_i_reg_1403">1, 0, 1, 0</column>
<column name="layerResult_V_gep24_s_reg_494">26, 0, 26, 0</column>
<column name="layerResult_V_load_1_reg_1600">26, 0, 26, 0</column>
<column name="layerResult_V_load_2_reg_1610">26, 0, 26, 0</column>
<column name="layerResult_V_load_reg_1565">26, 0, 26, 0</column>
<column name="neuronIndex_i_i_reg_482">2, 0, 2, 0</column>
<column name="neuronIndex_reg_1407">2, 0, 2, 0</column>
<column name="outputLayerWeigth_0_1_reg_1590">32, 0, 32, 0</column>
<column name="outputLayerWeigth_1_1_reg_1595">32, 0, 32, 0</column>
<column name="outputLayerWeigth_2_1_reg_1605">32, 0, 32, 0</column>
<column name="p_Val2_1_reg_1506">32, 0, 32, 0</column>
<column name="p_Val2_3_1_i_i_reg_1631">58, 0, 58, 0</column>
<column name="p_Val2_3_2_i_i_reg_1647">58, 0, 58, 0</column>
<column name="p_Val2_3_i_i_reg_1615">58, 0, 58, 0</column>
<column name="p_Val2_4_1_i_i_reg_1637">32, 0, 32, 0</column>
<column name="p_Val2_4_2_i_i_reg_1653">32, 0, 32, 0</column>
<column name="p_Val2_4_i_i_reg_1621">32, 0, 32, 0</column>
<column name="p_Val2_8_1_i_i_reg_1443">64, 0, 64, 0</column>
<column name="p_Val2_8_2_i_i_reg_1459">64, 0, 64, 0</column>
<column name="p_Val2_8_i_i_reg_1427">64, 0, 64, 0</column>
<column name="p_Val2_9_1_i_i_reg_1449">32, 0, 32, 0</column>
<column name="p_Val2_9_2_i_i_reg_1465">32, 0, 32, 0</column>
<column name="p_Val2_9_i_i_reg_1433">32, 0, 32, 0</column>
<column name="p_Val2_s_reg_1699">32, 0, 32, 0</column>
<column name="r_V_2_reg_1529">28, 0, 28, 0</column>
<column name="r_V_4_reg_1534">60, 0, 60, 0</column>
<column name="r_V_5_reg_1722">60, 0, 60, 0</column>
<column name="r_V_reg_1717">28, 0, 28, 0</column>
<column name="result_V_addr_reg_1322">30, 0, 32, 2</column>
<column name="tmp10_i_reg_1693">2, 0, 2, 0</column>
<column name="tmp4_i_reg_1495">32, 0, 32, 0</column>
<column name="tmp6_i_reg_1500">2, 0, 2, 0</column>
<column name="tmp9_i_reg_1688">32, 0, 32, 0</column>
<column name="tmp_10_i_reg_1422">32, 0, 32, 0</column>
<column name="tmp_11_i_reg_1475">28, 0, 28, 0</column>
<column name="tmp_11_reg_1438">23, 0, 23, 0</column>
<column name="tmp_12_i_reg_1480">28, 0, 28, 0</column>
<column name="tmp_13_i_reg_1490">28, 0, 28, 0</column>
<column name="tmp_14_i_reg_1485">28, 0, 28, 0</column>
<column name="tmp_14_reg_1454">23, 0, 23, 0</column>
<column name="tmp_15_i_i_reg_1521">1, 0, 1, 0</column>
<column name="tmp_16_i_i_reg_1713">1, 0, 1, 0</column>
<column name="tmp_17_reg_1470">23, 0, 23, 0</column>
<column name="tmp_18_i_i_reg_1525">1, 0, 1, 0</column>
<column name="tmp_19_i_reg_1727">12, 0, 12, 0</column>
<column name="tmp_19_reg_1511">28, 0, 28, 0</column>
<column name="tmp_1_i_reg_1668">28, 0, 28, 0</column>
<column name="tmp_1_reg_1626">23, 0, 23, 0</column>
<column name="tmp_20_i_reg_1539">12, 0, 12, 0</column>
<column name="tmp_21_reg_1732">48, 0, 48, 0</column>
<column name="tmp_23_reg_1544">48, 0, 48, 0</column>
<column name="tmp_3_i_reg_1683">28, 0, 28, 0</column>
<column name="tmp_4_i_reg_1673">28, 0, 28, 0</column>
<column name="tmp_4_reg_1642">23, 0, 23, 0</column>
<column name="tmp_7_reg_1658">23, 0, 23, 0</column>
<column name="tmp_8_i_reg_1412">32, 0, 32, 0</column>
<column name="tmp_9_i_reg_1417">32, 0, 32, 0</column>
<column name="tmp_9_reg_1704">28, 0, 28, 0</column>
<column name="tmp_i_i_69_reg_1709">1, 0, 1, 0</column>
<column name="tmp_i_i_reg_1516">2, 0, 64, 62</column>
<column name="tmp_i_reg_1663">28, 0, 28, 0</column>
<column name="neuronIndex_i_i_reg_482">64, 32, 2, 0</column>
<column name="tmp_15_i_i_reg_1521">64, 32, 1, 0</column>
<column name="tmp_18_i_i_reg_1525">64, 32, 1, 0</column>
<column name="tmp_i_i_reg_1516">64, 32, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_neuronLoop_proc, return value</column>
<column name="layerWeigth_0_0_V_address0">out, 1, ap_memory, layerWeigth_0_0_V, array</column>
<column name="layerWeigth_0_0_V_ce0">out, 1, ap_memory, layerWeigth_0_0_V, array</column>
<column name="layerWeigth_0_0_V_q0">in, 32, ap_memory, layerWeigth_0_0_V, array</column>
<column name="layerWeigth_1_0_V_address0">out, 1, ap_memory, layerWeigth_1_0_V, array</column>
<column name="layerWeigth_1_0_V_ce0">out, 1, ap_memory, layerWeigth_1_0_V, array</column>
<column name="layerWeigth_1_0_V_q0">in, 32, ap_memory, layerWeigth_1_0_V, array</column>
<column name="layerWeigth_2_0_V_address0">out, 1, ap_memory, layerWeigth_2_0_V, array</column>
<column name="layerWeigth_2_0_V_ce0">out, 1, ap_memory, layerWeigth_2_0_V, array</column>
<column name="layerWeigth_2_0_V_q0">in, 32, ap_memory, layerWeigth_2_0_V, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="layerWeigth_0_1_V_address0">out, 1, ap_memory, layerWeigth_0_1_V, array</column>
<column name="layerWeigth_0_1_V_ce0">out, 1, ap_memory, layerWeigth_0_1_V, array</column>
<column name="layerWeigth_0_1_V_q0">in, 32, ap_memory, layerWeigth_0_1_V, array</column>
<column name="layerWeigth_1_1_V_address0">out, 1, ap_memory, layerWeigth_1_1_V, array</column>
<column name="layerWeigth_1_1_V_ce0">out, 1, ap_memory, layerWeigth_1_1_V, array</column>
<column name="layerWeigth_1_1_V_q0">in, 32, ap_memory, layerWeigth_1_1_V, array</column>
<column name="layerWeigth_2_1_V_address0">out, 1, ap_memory, layerWeigth_2_1_V, array</column>
<column name="layerWeigth_2_1_V_ce0">out, 1, ap_memory, layerWeigth_2_1_V, array</column>
<column name="layerWeigth_2_1_V_q0">in, 32, ap_memory, layerWeigth_2_1_V, array</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="layerWeigth_0_2_V_address0">out, 1, ap_memory, layerWeigth_0_2_V, array</column>
<column name="layerWeigth_0_2_V_ce0">out, 1, ap_memory, layerWeigth_0_2_V, array</column>
<column name="layerWeigth_0_2_V_q0">in, 32, ap_memory, layerWeigth_0_2_V, array</column>
<column name="layerWeigth_1_2_V_address0">out, 1, ap_memory, layerWeigth_1_2_V, array</column>
<column name="layerWeigth_1_2_V_ce0">out, 1, ap_memory, layerWeigth_1_2_V, array</column>
<column name="layerWeigth_1_2_V_q0">in, 32, ap_memory, layerWeigth_1_2_V, array</column>
<column name="layerWeigth_2_2_V_address0">out, 1, ap_memory, layerWeigth_2_2_V, array</column>
<column name="layerWeigth_2_2_V_ce0">out, 1, ap_memory, layerWeigth_2_2_V, array</column>
<column name="layerWeigth_2_2_V_q0">in, 32, ap_memory, layerWeigth_2_2_V, array</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="bias_0_V_address0">out, 1, ap_memory, bias_0_V, array</column>
<column name="bias_0_V_ce0">out, 1, ap_memory, bias_0_V, array</column>
<column name="bias_0_V_q0">in, 32, ap_memory, bias_0_V, array</column>
<column name="bias_1_V_address0">out, 1, ap_memory, bias_1_V, array</column>
<column name="bias_1_V_ce0">out, 1, ap_memory, bias_1_V, array</column>
<column name="bias_1_V_q0">in, 32, ap_memory, bias_1_V, array</column>
<column name="bias_2_V_address0">out, 1, ap_memory, bias_2_V, array</column>
<column name="bias_2_V_ce0">out, 1, ap_memory, bias_2_V, array</column>
<column name="bias_2_V_q0">in, 32, ap_memory, bias_2_V, array</column>
<column name="outputLayerWeigth_0_V_address0">out, 1, ap_memory, outputLayerWeigth_0_V, array</column>
<column name="outputLayerWeigth_0_V_ce0">out, 1, ap_memory, outputLayerWeigth_0_V, array</column>
<column name="outputLayerWeigth_0_V_q0">in, 32, ap_memory, outputLayerWeigth_0_V, array</column>
<column name="outputLayerWeigth_1_V_address0">out, 1, ap_memory, outputLayerWeigth_1_V, array</column>
<column name="outputLayerWeigth_1_V_ce0">out, 1, ap_memory, outputLayerWeigth_1_V, array</column>
<column name="outputLayerWeigth_1_V_q0">in, 32, ap_memory, outputLayerWeigth_1_V, array</column>
<column name="outputLayerWeigth_2_V_address0">out, 1, ap_memory, outputLayerWeigth_2_V, array</column>
<column name="outputLayerWeigth_2_V_ce0">out, 1, ap_memory, outputLayerWeigth_2_V, array</column>
<column name="outputLayerWeigth_2_V_q0">in, 32, ap_memory, outputLayerWeigth_2_V, array</column>
<column name="outputLayerBias_V_address0">out, 1, ap_memory, outputLayerBias_V, array</column>
<column name="outputLayerBias_V_ce0">out, 1, ap_memory, outputLayerBias_V, array</column>
<column name="outputLayerBias_V_q0">in, 32, ap_memory, outputLayerBias_V, array</column>
<column name="m_axi_result_V_AWVALID">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWREADY">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWADDR">out, 32, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWID">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWLEN">out, 32, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWSIZE">out, 3, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWBURST">out, 2, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWLOCK">out, 2, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWCACHE">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWPROT">out, 3, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWQOS">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWREGION">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_AWUSER">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WVALID">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WREADY">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WDATA">out, 32, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WSTRB">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WLAST">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WID">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_WUSER">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARVALID">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARREADY">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARADDR">out, 32, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARID">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARLEN">out, 32, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARSIZE">out, 3, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARBURST">out, 2, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARLOCK">out, 2, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARCACHE">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARPROT">out, 3, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARQOS">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARREGION">out, 4, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_ARUSER">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RVALID">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RREADY">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RDATA">in, 32, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RLAST">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RID">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RUSER">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_RRESP">in, 2, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_BVALID">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_BREADY">out, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_BRESP">in, 2, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_BID">in, 1, m_axi, result_V, pointer</column>
<column name="m_axi_result_V_BUSER">in, 1, m_axi, result_V, pointer</column>
<column name="result_V_offset_dout">in, 32, ap_fifo, result_V_offset, pointer</column>
<column name="result_V_offset_empty_n">in, 1, ap_fifo, result_V_offset, pointer</column>
<column name="result_V_offset_read">out, 1, ap_fifo, result_V_offset, pointer</column>
</table>
</item>
</section>
</profile>
