macro_line|#ifndef _GT64111_H_
DECL|macro|_GT64111_H_
mdefine_line|#define _GT64111_H_
DECL|macro|MASTER_INTERFACE
mdefine_line|#define MASTER_INTERFACE         0x0
DECL|macro|RAS10_LO_DEC_ADR
mdefine_line|#define RAS10_LO_DEC_ADR         0x8        
DECL|macro|RAS10_HI_DEC_ADR
mdefine_line|#define RAS10_HI_DEC_ADR         0x10
DECL|macro|RAS32_LO_DEC_ADR
mdefine_line|#define RAS32_LO_DEC_ADR         0x18
DECL|macro|RAS32_HI_DEC_ADR
mdefine_line|#define RAS32_HI_DEC_ADR         0x20
DECL|macro|CS20_LO_DEC_ADR
mdefine_line|#define CS20_LO_DEC_ADR          0x28
DECL|macro|CS20_HI_DEC_ADR
mdefine_line|#define CS20_HI_DEC_ADR          0x30
DECL|macro|CS3_LO_DEC_ADR
mdefine_line|#define CS3_LO_DEC_ADR           0x38
DECL|macro|CS3_HI_DEC_ADR
mdefine_line|#define CS3_HI_DEC_ADR           0x40
DECL|macro|PCI_IO_LO_DEC_ADR
mdefine_line|#define PCI_IO_LO_DEC_ADR        0x48
DECL|macro|PCI_IO_HI_DEC_ADR
mdefine_line|#define PCI_IO_HI_DEC_ADR        0x50
DECL|macro|PCI_MEM0_LO_DEC_ADR
mdefine_line|#define PCI_MEM0_LO_DEC_ADR      0x58
DECL|macro|PCI_MEM0_HI_DEC_ADR
mdefine_line|#define PCI_MEM0_HI_DEC_ADR      0x60
DECL|macro|INTERNAL_SPACE_DEC
mdefine_line|#define INTERNAL_SPACE_DEC       0x68
DECL|macro|BUS_ERR_ADR_LO_CPU
mdefine_line|#define BUS_ERR_ADR_LO_CPU       0x70
DECL|macro|READONLY0
mdefine_line|#define READONLY0                0x78
DECL|macro|PCI_MEM1_LO_DEC_ADR
mdefine_line|#define PCI_MEM1_LO_DEC_ADR      0x80
DECL|macro|PCI_MEM1_HI_DEC_ADR
mdefine_line|#define PCI_MEM1_HI_DEC_ADR      0x88
DECL|macro|RAS0_LO_DEC_ADR
mdefine_line|#define RAS0_LO_DEC_ADR          0x400   
DECL|macro|RAS0_HI_DEC_ADR
mdefine_line|#define RAS0_HI_DEC_ADR          0x404
DECL|macro|RAS1_LO_DEC_ADR
mdefine_line|#define RAS1_LO_DEC_ADR          0x408
DECL|macro|RAS1_HI_DEC_ADR
mdefine_line|#define RAS1_HI_DEC_ADR          0x40c
DECL|macro|RAS2_LO_DEC_ADR
mdefine_line|#define RAS2_LO_DEC_ADR          0x410
DECL|macro|RAS2_HI_DEC_ADR
mdefine_line|#define RAS2_HI_DEC_ADR          0x414
DECL|macro|RAS3_LO_DEC_ADR
mdefine_line|#define RAS3_LO_DEC_ADR          0x418
DECL|macro|RAS3_HI_DEC_ADR
mdefine_line|#define RAS3_HI_DEC_ADR          0x41c
DECL|macro|DEV_CS0_LO_DEC_ADR
mdefine_line|#define DEV_CS0_LO_DEC_ADR       0x420
DECL|macro|DEV_CS0_HI_DEC_ADR
mdefine_line|#define DEV_CS0_HI_DEC_ADR       0x424
DECL|macro|DEV_CS1_LO_DEC_ADR
mdefine_line|#define DEV_CS1_LO_DEC_ADR       0x428
DECL|macro|DEV_CS1_HI_DEC_ADR
mdefine_line|#define DEV_CS1_HI_DEC_ADR       0x42c
DECL|macro|DEV_CS2_LO_DEC_ADR
mdefine_line|#define DEV_CS2_LO_DEC_ADR       0x430
DECL|macro|DEV_CS2_HI_DEC_ADR
mdefine_line|#define DEV_CS2_HI_DEC_ADR       0x434
DECL|macro|DEV_CS3_LO_DEC_ADR
mdefine_line|#define DEV_CS3_LO_DEC_ADR       0x438
DECL|macro|DEV_CS3_HI_DEC_ADR
mdefine_line|#define DEV_CS3_HI_DEC_ADR       0x43c
DECL|macro|DEV_BOOTCS_LO_DEC_ADR
mdefine_line|#define DEV_BOOTCS_LO_DEC_ADR    0x440
DECL|macro|DEV_BOOTCS_HI_DEC_ADR
mdefine_line|#define DEV_BOOTCS_HI_DEC_ADR    0x444
DECL|macro|DEV_ADR_DEC_ERR
mdefine_line|#define DEV_ADR_DEC_ERR          0x470
DECL|macro|DRAM_CFG
mdefine_line|#define DRAM_CFG                 0x448   
DECL|macro|DRAM_BANK0_PARMS
mdefine_line|#define DRAM_BANK0_PARMS         0x44c   
DECL|macro|DRAM_BANK1_PARMS
mdefine_line|#define DRAM_BANK1_PARMS         0x450
DECL|macro|DRAM_BANK2_PARMS
mdefine_line|#define DRAM_BANK2_PARMS         0x454
DECL|macro|DRAM_BANK3_PARMS
mdefine_line|#define DRAM_BANK3_PARMS         0x458
DECL|macro|DEV_BANK0_PARMS
mdefine_line|#define DEV_BANK0_PARMS          0x45c
DECL|macro|DEV_BANK1_PARMS
mdefine_line|#define DEV_BANK1_PARMS          0x460
DECL|macro|DEV_BANK2_PARMS
mdefine_line|#define DEV_BANK2_PARMS          0x464
DECL|macro|DEV_BANK3_PARMS
mdefine_line|#define DEV_BANK3_PARMS          0x468
DECL|macro|DEV_BOOT_BANK_PARMS
mdefine_line|#define DEV_BOOT_BANK_PARMS      0x46c
DECL|macro|CH0_DMA_BYTECOUNT
mdefine_line|#define CH0_DMA_BYTECOUNT        0x800
DECL|macro|CH1_DMA_BYTECOUNT
mdefine_line|#define CH1_DMA_BYTECOUNT        0x804
DECL|macro|CH2_DMA_BYTECOUNT
mdefine_line|#define CH2_DMA_BYTECOUNT        0x808
DECL|macro|CH3_DMA_BYTECOUNT
mdefine_line|#define CH3_DMA_BYTECOUNT        0x80c
DECL|macro|CH0_DMA_SRC_ADR
mdefine_line|#define CH0_DMA_SRC_ADR          0x810
DECL|macro|CH1_DMA_SRC_ADR
mdefine_line|#define CH1_DMA_SRC_ADR          0x814
DECL|macro|CH2_DMA_SRC_ADR
mdefine_line|#define CH2_DMA_SRC_ADR          0x818
DECL|macro|CH3_DMA_SRC_ADR
mdefine_line|#define CH3_DMA_SRC_ADR          0x81c
DECL|macro|CH0_DMA_DST_ADR
mdefine_line|#define CH0_DMA_DST_ADR          0x820
DECL|macro|CH1_DMA_DST_ADR
mdefine_line|#define CH1_DMA_DST_ADR          0x824
DECL|macro|CH2_DMA_DST_ADR
mdefine_line|#define CH2_DMA_DST_ADR          0x828
DECL|macro|CH3_DMA_DST_ADR
mdefine_line|#define CH3_DMA_DST_ADR          0x82c
DECL|macro|CH0_NEXT_REC_PTR
mdefine_line|#define CH0_NEXT_REC_PTR         0x830
DECL|macro|CH1_NEXT_REC_PTR
mdefine_line|#define CH1_NEXT_REC_PTR         0x834
DECL|macro|CH2_NEXT_REC_PTR
mdefine_line|#define CH2_NEXT_REC_PTR         0x838
DECL|macro|CH3_NEXT_REC_PTR
mdefine_line|#define CH3_NEXT_REC_PTR         0x83c
DECL|macro|CH0_CTRL
mdefine_line|#define CH0_CTRL                 0x840
DECL|macro|CH1_CTRL
mdefine_line|#define CH1_CTRL                 0x844
DECL|macro|CH2_CTRL
mdefine_line|#define CH2_CTRL                 0x848
DECL|macro|CH3_CTRL
mdefine_line|#define CH3_CTRL                 0x84c
DECL|macro|DMA_ARBITER
mdefine_line|#define DMA_ARBITER              0x860
DECL|macro|TIMER0
mdefine_line|#define TIMER0                   0x850
DECL|macro|TIMER1
mdefine_line|#define TIMER1                   0x854
DECL|macro|TIMER2
mdefine_line|#define TIMER2                   0x858
DECL|macro|TIMER3
mdefine_line|#define TIMER3                   0x85c
DECL|macro|TIMER_CTRL
mdefine_line|#define TIMER_CTRL               0x864
DECL|macro|PCI_CMD
mdefine_line|#define PCI_CMD                  0xc00
DECL|macro|PCI_TIMEOUT
mdefine_line|#define PCI_TIMEOUT              0xc04
DECL|macro|PCI_RAS10_BANK_SIZE
mdefine_line|#define PCI_RAS10_BANK_SIZE      0xc08
DECL|macro|PCI_RAS32_BANK_SIZE
mdefine_line|#define PCI_RAS32_BANK_SIZE      0xc0c
DECL|macro|PCI_CS20_BANK_SIZE
mdefine_line|#define PCI_CS20_BANK_SIZE       0xc10
DECL|macro|PCI_CS3_BANK_SIZE
mdefine_line|#define PCI_CS3_BANK_SIZE        0xc14
DECL|macro|PCI_SERRMASK
mdefine_line|#define PCI_SERRMASK             0xc28
DECL|macro|PCI_INTACK
mdefine_line|#define PCI_INTACK               0xc34
DECL|macro|PCI_BAR_EN
mdefine_line|#define PCI_BAR_EN               0xc3c
DECL|macro|PCI_CFG_ADR
mdefine_line|#define PCI_CFG_ADR              0xcf8
DECL|macro|PCI_CFG_DATA
mdefine_line|#define PCI_CFG_DATA             0xcfc
DECL|macro|PCI_INTCAUSE
mdefine_line|#define PCI_INTCAUSE             0xc18
DECL|macro|PCI_MAST_MASK
mdefine_line|#define PCI_MAST_MASK            0xc1c
DECL|macro|PCI_PCIMASK
mdefine_line|#define PCI_PCIMASK              0xc24
DECL|macro|BAR_ENABLE_ADR
mdefine_line|#define BAR_ENABLE_ADR           0xc3c
multiline_comment|/* These are config registers, accessible via PCI space */
DECL|macro|PCI_CONFIG_RAS10_BASE_ADR
mdefine_line|#define PCI_CONFIG_RAS10_BASE_ADR   0x010
DECL|macro|PCI_CONFIG_RAS32_BASE_ADR
mdefine_line|#define PCI_CONFIG_RAS32_BASE_ADR   0x014
DECL|macro|PCI_CONFIG_CS20_BASE_ADR
mdefine_line|#define PCI_CONFIG_CS20_BASE_ADR    0x018
DECL|macro|PCI_CONFIG_CS3_BASE_ADR
mdefine_line|#define PCI_CONFIG_CS3_BASE_ADR     0x01c
DECL|macro|PCI_CONFIG_INT_REG_MM_ADR
mdefine_line|#define PCI_CONFIG_INT_REG_MM_ADR   0x020
DECL|macro|PCI_CONFIG_INT_REG_IO_ADR
mdefine_line|#define PCI_CONFIG_INT_REG_IO_ADR   0x024
DECL|macro|PCI_CONFIG_BOARD_VENDOR
mdefine_line|#define PCI_CONFIG_BOARD_VENDOR     0x02c
DECL|macro|PCI_CONFIG_ROM_ADR
mdefine_line|#define PCI_CONFIG_ROM_ADR          0x030
DECL|macro|PCI_CONFIG_INT_PIN_LINE
mdefine_line|#define PCI_CONFIG_INT_PIN_LINE     0x03c
macro_line|#endif
eof
