
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089c8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08008ba8  08008ba8  00018ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d0c  08008d0c  00020124  2**0
                  CONTENTS
  4 .ARM          00000008  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d14  08008d14  00020124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d14  08008d14  00018d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d18  08008d18  00018d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  08008d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  20000124  08008e40  00020124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  08008e40  00020630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a04f  00000000  00000000  00020197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000360a  00000000  00000000  0003a1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f8  00000000  00000000  0003d7f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010fc  00000000  00000000  0003ede8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a1e0  00000000  00000000  0003fee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f4c  00000000  00000000  0006a0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001145ae  00000000  00000000  00084010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006848  00000000  00000000  001985c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  0019ee08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000124 	.word	0x20000124
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008b90 	.word	0x08008b90

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000128 	.word	0x20000128
 800021c:	08008b90 	.word	0x08008b90

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	; 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f007 fa0e 	bl	8007a26 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	4b32      	ldr	r3, [pc, #200]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800060c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000612:	4b30      	ldr	r3, [pc, #192]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000614:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000618:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800061a:	4b2e      	ldr	r3, [pc, #184]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000620:	4b2c      	ldr	r3, [pc, #176]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000626:	4b2b      	ldr	r3, [pc, #172]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062c:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b28      	ldr	r3, [pc, #160]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000634:	2204      	movs	r2, #4
 8000636:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800063a:	2200      	movs	r2, #0
 800063c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063e:	4b25      	ldr	r3, [pc, #148]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000644:	4b23      	ldr	r3, [pc, #140]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000646:	2201      	movs	r2, #1
 8000648:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000658:	4b1e      	ldr	r3, [pc, #120]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000666:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000668:	2200      	movs	r2, #0
 800066a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800066c:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800066e:	2200      	movs	r2, #0
 8000670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000674:	4817      	ldr	r0, [pc, #92]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000676:	f001 fad3 	bl	8001c20 <HAL_ADC_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000680:	f000 fa90 	bl	8000ba4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000684:	2300      	movs	r3, #0
 8000686:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800068c:	4619      	mov	r1, r3
 800068e:	4811      	ldr	r0, [pc, #68]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000690:	f002 f8ee 	bl	8002870 <HAL_ADCEx_MultiModeConfigChannel>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800069a:	f000 fa83 	bl	8000ba4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_ADC1_Init+0xec>)
 80006a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a2:	2306      	movs	r3, #6
 80006a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006aa:	237f      	movs	r3, #127	; 0x7f
 80006ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ae:	2304      	movs	r3, #4
 80006b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4619      	mov	r1, r3
 80006ba:	4806      	ldr	r0, [pc, #24]	; (80006d4 <MX_ADC1_Init+0xe8>)
 80006bc:	f001 fc72 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006c6:	f000 fa6d 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	3730      	adds	r7, #48	; 0x30
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000140 	.word	0x20000140
 80006d8:	21800100 	.word	0x21800100

080006dc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006e2:	463b      	mov	r3, r7
 80006e4:	2220      	movs	r2, #32
 80006e6:	2100      	movs	r1, #0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f007 f99c 	bl	8007a26 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ee:	4b2b      	ldr	r3, [pc, #172]	; (800079c <MX_ADC2_Init+0xc0>)
 80006f0:	4a2b      	ldr	r2, [pc, #172]	; (80007a0 <MX_ADC2_Init+0xc4>)
 80006f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006f4:	4b29      	ldr	r3, [pc, #164]	; (800079c <MX_ADC2_Init+0xc0>)
 80006f6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006fa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006fc:	4b27      	ldr	r3, [pc, #156]	; (800079c <MX_ADC2_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000702:	4b26      	ldr	r3, [pc, #152]	; (800079c <MX_ADC2_Init+0xc0>)
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000708:	4b24      	ldr	r3, [pc, #144]	; (800079c <MX_ADC2_Init+0xc0>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070e:	4b23      	ldr	r3, [pc, #140]	; (800079c <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000714:	4b21      	ldr	r3, [pc, #132]	; (800079c <MX_ADC2_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800071a:	4b20      	ldr	r3, [pc, #128]	; (800079c <MX_ADC2_Init+0xc0>)
 800071c:	2200      	movs	r2, #0
 800071e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000720:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_ADC2_Init+0xc0>)
 8000722:	2200      	movs	r2, #0
 8000724:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_ADC2_Init+0xc0>)
 8000728:	2201      	movs	r2, #1
 800072a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800072c:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_ADC2_Init+0xc0>)
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000740:	4b16      	ldr	r3, [pc, #88]	; (800079c <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <MX_ADC2_Init+0xc0>)
 800074a:	2200      	movs	r2, #0
 800074c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_ADC2_Init+0xc0>)
 8000750:	2200      	movs	r2, #0
 8000752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000756:	4811      	ldr	r0, [pc, #68]	; (800079c <MX_ADC2_Init+0xc0>)
 8000758:	f001 fa62 	bl	8001c20 <HAL_ADC_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000762:	f000 fa1f 	bl	8000ba4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_ADC2_Init+0xc8>)
 8000768:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800076a:	2306      	movs	r3, #6
 800076c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000772:	237f      	movs	r3, #127	; 0x7f
 8000774:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000776:	2304      	movs	r3, #4
 8000778:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4619      	mov	r1, r3
 8000782:	4806      	ldr	r0, [pc, #24]	; (800079c <MX_ADC2_Init+0xc0>)
 8000784:	f001 fc0e 	bl	8001fa4 <HAL_ADC_ConfigChannel>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800078e:	f000 fa09 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	3720      	adds	r7, #32
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200001ac 	.word	0x200001ac
 80007a0:	50000100 	.word	0x50000100
 80007a4:	19200040 	.word	0x19200040

080007a8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b0a4      	sub	sp, #144	; 0x90
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007c4:	2254      	movs	r2, #84	; 0x54
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f007 f92c 	bl	8007a26 <memset>
  if(adcHandle->Instance==ADC1)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007d6:	d174      	bne.n	80008c2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007dc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80007e2:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007e8:	4618      	mov	r0, r3
 80007ea:	f003 fac1 	bl	8003d70 <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80007f4:	f000 f9d6 	bl	8000ba4 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80007f8:	4b63      	ldr	r3, [pc, #396]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a62      	ldr	r2, [pc, #392]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000802:	4b61      	ldr	r3, [pc, #388]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10b      	bne.n	8000822 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800080a:	4b60      	ldr	r3, [pc, #384]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	4a5f      	ldr	r2, [pc, #380]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000816:	4b5d      	ldr	r3, [pc, #372]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800081e:	627b      	str	r3, [r7, #36]	; 0x24
 8000820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000822:	4b5a      	ldr	r3, [pc, #360]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000826:	4a59      	ldr	r2, [pc, #356]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800082e:	4b57      	ldr	r3, [pc, #348]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	623b      	str	r3, [r7, #32]
 8000838:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b54      	ldr	r3, [pc, #336]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	4a53      	ldr	r2, [pc, #332]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000846:	4b51      	ldr	r3, [pc, #324]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	61fb      	str	r3, [r7, #28]
 8000850:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	4b4e      	ldr	r3, [pc, #312]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a4d      	ldr	r2, [pc, #308]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000858:	f043 0302 	orr.w	r3, r3, #2
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b4b      	ldr	r3, [pc, #300]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	61bb      	str	r3, [r7, #24]
 8000868:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800086a:	2304      	movs	r3, #4
 800086c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086e:	2303      	movs	r3, #3
 8000870:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800087e:	4619      	mov	r1, r3
 8000880:	4843      	ldr	r0, [pc, #268]	; (8000990 <HAL_ADC_MspInit+0x1e8>)
 8000882:	f002 fa9d 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8000886:	2302      	movs	r3, #2
 8000888:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088a:	2303      	movs	r3, #3
 800088c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800089a:	4619      	mov	r1, r3
 800089c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008a0:	f002 fa8e 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008a4:	2303      	movs	r3, #3
 80008a6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008a8:	2303      	movs	r3, #3
 80008aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80008b8:	4619      	mov	r1, r3
 80008ba:	4836      	ldr	r0, [pc, #216]	; (8000994 <HAL_ADC_MspInit+0x1ec>)
 80008bc:	f002 fa80 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008c0:	e05e      	b.n	8000980 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a34      	ldr	r2, [pc, #208]	; (8000998 <HAL_ADC_MspInit+0x1f0>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d159      	bne.n	8000980 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008d2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80008d6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008dc:	4618      	mov	r0, r3
 80008de:	f003 fa47 	bl	8003d70 <HAL_RCCEx_PeriphCLKConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80008e8:	f000 f95c 	bl	8000ba4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008ec:	4b26      	ldr	r3, [pc, #152]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3301      	adds	r3, #1
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008f6:	4b24      	ldr	r3, [pc, #144]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d10b      	bne.n	8000916 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008fe:	4b23      	ldr	r3, [pc, #140]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a22      	ldr	r2, [pc, #136]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000904:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b20      	ldr	r3, [pc, #128]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b1d      	ldr	r3, [pc, #116]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	4a1c      	ldr	r2, [pc, #112]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	f003 0304 	and.w	r3, r3, #4
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	4a16      	ldr	r2, [pc, #88]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000946:	230b      	movs	r3, #11
 8000948:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800094a:	2303      	movs	r3, #3
 800094c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000956:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800095a:	4619      	mov	r1, r3
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <HAL_ADC_MspInit+0x1e8>)
 800095e:	f002 fa2f 	bl	8002dc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000962:	2301      	movs	r3, #1
 8000964:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000966:	2303      	movs	r3, #3
 8000968:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000972:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000976:	4619      	mov	r1, r3
 8000978:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097c:	f002 fa20 	bl	8002dc0 <HAL_GPIO_Init>
}
 8000980:	bf00      	nop
 8000982:	3790      	adds	r7, #144	; 0x90
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000218 	.word	0x20000218
 800098c:	40021000 	.word	0x40021000
 8000990:	48000800 	.word	0x48000800
 8000994:	48000400 	.word	0x48000400
 8000998:	50000100 	.word	0x50000100

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	4b3f      	ldr	r3, [pc, #252]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	4a3e      	ldr	r2, [pc, #248]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009b8:	f043 0304 	orr.w	r3, r3, #4
 80009bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009be:	4b3c      	ldr	r3, [pc, #240]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	f003 0304 	and.w	r3, r3, #4
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ca:	4b39      	ldr	r3, [pc, #228]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ce:	4a38      	ldr	r2, [pc, #224]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009d0:	f043 0320 	orr.w	r3, r3, #32
 80009d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009d6:	4b36      	ldr	r3, [pc, #216]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	f003 0320 	and.w	r3, r3, #32
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	4b33      	ldr	r3, [pc, #204]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	4a32      	ldr	r2, [pc, #200]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ee:	4b30      	ldr	r3, [pc, #192]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	4b2d      	ldr	r3, [pc, #180]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fe:	4a2c      	ldr	r2, [pc, #176]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a06:	4b2a      	ldr	r3, [pc, #168]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a12:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a26      	ldr	r2, [pc, #152]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1e:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	f003 0308 	and.w	r3, r3, #8
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2120      	movs	r1, #32
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a32:	f002 fb47 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2104      	movs	r1, #4
 8000a3a:	481e      	ldr	r0, [pc, #120]	; (8000ab4 <MX_GPIO_Init+0x118>)
 8000a3c:	f002 fb42 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a46:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4619      	mov	r1, r3
 8000a56:	4818      	ldr	r0, [pc, #96]	; (8000ab8 <MX_GPIO_Init+0x11c>)
 8000a58:	f002 f9b2 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a5c:	2320      	movs	r3, #32
 8000a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a60:	2301      	movs	r3, #1
 8000a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	4619      	mov	r1, r3
 8000a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a76:	f002 f9a3 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	f107 0314 	add.w	r3, r7, #20
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4808      	ldr	r0, [pc, #32]	; (8000ab4 <MX_GPIO_Init+0x118>)
 8000a92:	f002 f995 	bl	8002dc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2028      	movs	r0, #40	; 0x28
 8000a9c:	f002 f8a8 	bl	8002bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aa0:	2028      	movs	r0, #40	; 0x28
 8000aa2:	f002 f8bf 	bl	8002c24 <HAL_NVIC_EnableIRQ>

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	48000c00 	.word	0x48000c00
 8000ab8:	48000800 	.word	0x48000800

08000abc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ac0:	f000 fe9d 	bl	80017fe <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ac4:	f000 f813 	bl	8000aee <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ac8:	f7ff ff68 	bl	800099c <MX_GPIO_Init>
	MX_ADC2_Init();
 8000acc:	f7ff fe06 	bl	80006dc <MX_ADC2_Init>
	MX_ADC1_Init();
 8000ad0:	f7ff fd8c 	bl	80005ec <MX_ADC1_Init>
	MX_TIM1_Init();
 8000ad4:	f000 fa26 	bl	8000f24 <MX_TIM1_Init>
	MX_TIM3_Init();
 8000ad8:	f000 fad0 	bl	800107c <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000adc:	f000 fc04 	bl	80012e8 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000ae0:	f000 fc4e 	bl	8001380 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	Shell_Init();
 8000ae4:	f000 fd40 	bl	8001568 <Shell_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 8000ae8:	f000 fd7e 	bl	80015e8 <Shell_Loop>
	{
 8000aec:	e7fc      	b.n	8000ae8 <main+0x2c>

08000aee <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b094      	sub	sp, #80	; 0x50
 8000af2:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af4:	f107 0318 	add.w	r3, r7, #24
 8000af8:	2238      	movs	r2, #56	; 0x38
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f006 ff92 	bl	8007a26 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b10:	2000      	movs	r0, #0
 8000b12:	f002 fb13 	bl	800313c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b16:	2301      	movs	r3, #1
 8000b18:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b1e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b20:	2302      	movs	r3, #2
 8000b22:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b24:	2303      	movs	r3, #3
 8000b26:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000b28:	2306      	movs	r3, #6
 8000b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000b2c:	2355      	movs	r3, #85	; 0x55
 8000b2e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b30:	2302      	movs	r3, #2
 8000b32:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b34:	2302      	movs	r3, #2
 8000b36:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3c:	f107 0318 	add.w	r3, r7, #24
 8000b40:	4618      	mov	r0, r3
 8000b42:	f002 fbaf 	bl	80032a4 <HAL_RCC_OscConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000b4c:	f000 f82a 	bl	8000ba4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b50:	230f      	movs	r3, #15
 8000b52:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b54:	2303      	movs	r3, #3
 8000b56:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	2104      	movs	r1, #4
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f002 feb3 	bl	80038d4 <HAL_RCC_ClockConfig>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000b74:	f000 f816 	bl	8000ba4 <Error_Handler>
	}
}
 8000b78:	bf00      	nop
 8000b7a:	3750      	adds	r7, #80	; 0x50
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a04      	ldr	r2, [pc, #16]	; (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d101      	bne.n	8000b96 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000b92:	f000 fe4d 	bl	8001830 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40001000 	.word	0x40001000

08000ba4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba8:	b672      	cpsid	i
}
 8000baa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000bac:	e7fe      	b.n	8000bac <Error_Handler+0x8>
	...

08000bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bba:	4a0e      	ldr	r2, [pc, #56]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6613      	str	r3, [r2, #96]	; 0x60
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd2:	4a08      	ldr	r2, [pc, #32]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd8:	6593      	str	r3, [r2, #88]	; 0x58
 8000bda:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000be6:	f002 fb4d 	bl	8003284 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08c      	sub	sp, #48	; 0x30
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c08:	4b2c      	ldr	r3, [pc, #176]	; (8000cbc <HAL_InitTick+0xc4>)
 8000c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c0c:	4a2b      	ldr	r2, [pc, #172]	; (8000cbc <HAL_InitTick+0xc4>)
 8000c0e:	f043 0310 	orr.w	r3, r3, #16
 8000c12:	6593      	str	r3, [r2, #88]	; 0x58
 8000c14:	4b29      	ldr	r3, [pc, #164]	; (8000cbc <HAL_InitTick+0xc4>)
 8000c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c18:	f003 0310 	and.w	r3, r3, #16
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c20:	f107 020c 	add.w	r2, r7, #12
 8000c24:	f107 0310 	add.w	r3, r7, #16
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f003 f828 	bl	8003c80 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c30:	f002 fffa 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 8000c34:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c38:	4a21      	ldr	r2, [pc, #132]	; (8000cc0 <HAL_InitTick+0xc8>)
 8000c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3e:	0c9b      	lsrs	r3, r3, #18
 8000c40:	3b01      	subs	r3, #1
 8000c42:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c44:	4b1f      	ldr	r3, [pc, #124]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c46:	4a20      	ldr	r2, [pc, #128]	; (8000cc8 <HAL_InitTick+0xd0>)
 8000c48:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c4a:	4b1e      	ldr	r3, [pc, #120]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c50:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c52:	4a1c      	ldr	r2, [pc, #112]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c56:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c58:	4b1a      	ldr	r3, [pc, #104]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5e:	4b19      	ldr	r3, [pc, #100]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000c64:	4817      	ldr	r0, [pc, #92]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c66:	f003 fad1 	bl	800420c <HAL_TIM_Base_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000c70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d11b      	bne.n	8000cb0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c78:	4812      	ldr	r0, [pc, #72]	; (8000cc4 <HAL_InitTick+0xcc>)
 8000c7a:	f003 fb29 	bl	80042d0 <HAL_TIM_Base_Start_IT>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000c84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d111      	bne.n	8000cb0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c8c:	2036      	movs	r0, #54	; 0x36
 8000c8e:	f001 ffc9 	bl	8002c24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b0f      	cmp	r3, #15
 8000c96:	d808      	bhi.n	8000caa <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	6879      	ldr	r1, [r7, #4]
 8000c9c:	2036      	movs	r0, #54	; 0x36
 8000c9e:	f001 ffa7 	bl	8002bf0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <HAL_InitTick+0xd4>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6013      	str	r3, [r2, #0]
 8000ca8:	e002      	b.n	8000cb0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000cb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3730      	adds	r7, #48	; 0x30
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	431bde83 	.word	0x431bde83
 8000cc4:	2000021c 	.word	0x2000021c
 8000cc8:	40001000 	.word	0x40001000
 8000ccc:	200000c0 	.word	0x200000c0

08000cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <NMI_Handler+0x4>

08000cd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cda:	e7fe      	b.n	8000cda <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce6:	e7fe      	b.n	8000ce6 <BusFault_Handler+0x4>

08000ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cec:	e7fe      	b.n	8000cec <UsageFault_Handler+0x4>

08000cee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d2c:	4802      	ldr	r0, [pc, #8]	; (8000d38 <USART2_IRQHandler+0x10>)
 8000d2e:	f004 fe19 	bl	8005964 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000304 	.word	0x20000304

08000d3c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d40:	4802      	ldr	r0, [pc, #8]	; (8000d4c <USART3_IRQHandler+0x10>)
 8000d42:	f004 fe0f 	bl	8005964 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000394 	.word	0x20000394

08000d50 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000d54:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d58:	f002 f9cc 	bl	80030f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <TIM6_DAC_IRQHandler+0x10>)
 8000d66:	f003 fb82 	bl	800446e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	2000021c 	.word	0x2000021c

08000d74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return 1;
 8000d78:	2301      	movs	r3, #1
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <_kill>:

int _kill(int pid, int sig)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d8e:	f006 fef5 	bl	8007b7c <__errno>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2216      	movs	r2, #22
 8000d96:	601a      	str	r2, [r3, #0]
  return -1;
 8000d98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <_exit>:

void _exit (int status)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000dac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff ffe7 	bl	8000d84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000db6:	e7fe      	b.n	8000db6 <_exit+0x12>

08000db8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	60f8      	str	r0, [r7, #12]
 8000dc0:	60b9      	str	r1, [r7, #8]
 8000dc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	e00a      	b.n	8000de0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dca:	f3af 8000 	nop.w
 8000dce:	4601      	mov	r1, r0
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	60ba      	str	r2, [r7, #8]
 8000dd6:	b2ca      	uxtb	r2, r1
 8000dd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	617b      	str	r3, [r7, #20]
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	dbf0      	blt.n	8000dca <_read+0x12>
  }

  return len;
 8000de8:	687b      	ldr	r3, [r7, #4]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b086      	sub	sp, #24
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	60f8      	str	r0, [r7, #12]
 8000dfa:	60b9      	str	r1, [r7, #8]
 8000dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
 8000e02:	e009      	b.n	8000e18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	1c5a      	adds	r2, r3, #1
 8000e08:	60ba      	str	r2, [r7, #8]
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	3301      	adds	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
 8000e18:	697a      	ldr	r2, [r7, #20]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	dbf1      	blt.n	8000e04 <_write+0x12>
  }
  return len;
 8000e20:	687b      	ldr	r3, [r7, #4]
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3718      	adds	r7, #24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <_close>:

int _close(int file)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
 8000e4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e52:	605a      	str	r2, [r3, #4]
  return 0;
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <_isatty>:

int _isatty(int file)
{
 8000e62:	b480      	push	{r7}
 8000e64:	b083      	sub	sp, #12
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e6a:	2301      	movs	r3, #1
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
	...

08000e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e9c:	4a14      	ldr	r2, [pc, #80]	; (8000ef0 <_sbrk+0x5c>)
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <_sbrk+0x60>)
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ea8:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <_sbrk+0x64>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d102      	bne.n	8000eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <_sbrk+0x64>)
 8000eb2:	4a12      	ldr	r2, [pc, #72]	; (8000efc <_sbrk+0x68>)
 8000eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eb6:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <_sbrk+0x64>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d207      	bcs.n	8000ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ec4:	f006 fe5a 	bl	8007b7c <__errno>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	220c      	movs	r2, #12
 8000ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ed2:	e009      	b.n	8000ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <_sbrk+0x64>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eda:	4b07      	ldr	r3, [pc, #28]	; (8000ef8 <_sbrk+0x64>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	4a05      	ldr	r2, [pc, #20]	; (8000ef8 <_sbrk+0x64>)
 8000ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	20020000 	.word	0x20020000
 8000ef4:	00000400 	.word	0x00000400
 8000ef8:	20000268 	.word	0x20000268
 8000efc:	20000630 	.word	0x20000630

08000f00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f04:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <SystemInit+0x20>)
 8000f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f0a:	4a05      	ldr	r2, [pc, #20]	; (8000f20 <SystemInit+0x20>)
 8000f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b098      	sub	sp, #96	; 0x60
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f2a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f36:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	609a      	str	r2, [r3, #8]
 8000f42:	60da      	str	r2, [r3, #12]
 8000f44:	611a      	str	r2, [r3, #16]
 8000f46:	615a      	str	r2, [r3, #20]
 8000f48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2234      	movs	r2, #52	; 0x34
 8000f4e:	2100      	movs	r1, #0
 8000f50:	4618      	mov	r0, r3
 8000f52:	f006 fd68 	bl	8007a26 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f56:	4b47      	ldr	r3, [pc, #284]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f58:	4a47      	ldr	r2, [pc, #284]	; (8001078 <MX_TIM1_Init+0x154>)
 8000f5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f5c:	4b45      	ldr	r3, [pc, #276]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f62:	4b44      	ldr	r3, [pc, #272]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000f68:	4b42      	ldr	r3, [pc, #264]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f70:	4b40      	ldr	r3, [pc, #256]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f76:	4b3f      	ldr	r3, [pc, #252]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f7c:	4b3d      	ldr	r3, [pc, #244]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f82:	483c      	ldr	r0, [pc, #240]	; (8001074 <MX_TIM1_Init+0x150>)
 8000f84:	f003 fa1c 	bl	80043c0 <HAL_TIM_PWM_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000f8e:	f7ff fe09 	bl	8000ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f92:	2300      	movs	r3, #0
 8000f94:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f96:	2300      	movs	r3, #0
 8000f98:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f9e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4833      	ldr	r0, [pc, #204]	; (8001074 <MX_TIM1_Init+0x150>)
 8000fa6:	f004 fa13 	bl	80053d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000fb0:	f7ff fdf8 	bl	8000ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb4:	2360      	movs	r3, #96	; 0x60
 8000fb6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fd0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4826      	ldr	r0, [pc, #152]	; (8001074 <MX_TIM1_Init+0x150>)
 8000fda:	f003 fbc7 	bl	800476c <HAL_TIM_PWM_ConfigChannel>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000fe4:	f7ff fdde 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fe8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fec:	2204      	movs	r2, #4
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4820      	ldr	r0, [pc, #128]	; (8001074 <MX_TIM1_Init+0x150>)
 8000ff2:	f003 fbbb 	bl	800476c <HAL_TIM_PWM_ConfigChannel>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000ffc:	f7ff fdd2 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001000:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001004:	2208      	movs	r2, #8
 8001006:	4619      	mov	r1, r3
 8001008:	481a      	ldr	r0, [pc, #104]	; (8001074 <MX_TIM1_Init+0x150>)
 800100a:	f003 fbaf 	bl	800476c <HAL_TIM_PWM_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001014:	f7ff fdc6 	bl	8000ba4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800102c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001030:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001036:	2300      	movs	r3, #0
 8001038:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800103a:	2300      	movs	r3, #0
 800103c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800103e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001042:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001048:	2300      	movs	r3, #0
 800104a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	4807      	ldr	r0, [pc, #28]	; (8001074 <MX_TIM1_Init+0x150>)
 8001056:	f004 fa51 	bl	80054fc <HAL_TIMEx_ConfigBreakDeadTime>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001060:	f7ff fda0 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001064:	4803      	ldr	r0, [pc, #12]	; (8001074 <MX_TIM1_Init+0x150>)
 8001066:	f000 f8d7 	bl	8001218 <HAL_TIM_MspPostInit>

}
 800106a:	bf00      	nop
 800106c:	3760      	adds	r7, #96	; 0x60
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	2000026c 	.word	0x2000026c
 8001078:	40012c00 	.word	0x40012c00

0800107c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001082:	f107 0310 	add.w	r3, r7, #16
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800109a:	4b1c      	ldr	r3, [pc, #112]	; (800110c <MX_TIM3_Init+0x90>)
 800109c:	4a1c      	ldr	r2, [pc, #112]	; (8001110 <MX_TIM3_Init+0x94>)
 800109e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010a0:	4b1a      	ldr	r3, [pc, #104]	; (800110c <MX_TIM3_Init+0x90>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a6:	4b19      	ldr	r3, [pc, #100]	; (800110c <MX_TIM3_Init+0x90>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <MX_TIM3_Init+0x90>)
 80010ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b4:	4b15      	ldr	r3, [pc, #84]	; (800110c <MX_TIM3_Init+0x90>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ba:	4b14      	ldr	r3, [pc, #80]	; (800110c <MX_TIM3_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010c0:	2300      	movs	r3, #0
 80010c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80010d0:	f107 0310 	add.w	r3, r7, #16
 80010d4:	4619      	mov	r1, r3
 80010d6:	480d      	ldr	r0, [pc, #52]	; (800110c <MX_TIM3_Init+0x90>)
 80010d8:	f004 f8ca 	bl	8005270 <HAL_TIMEx_HallSensor_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80010e2:	f7ff fd5f 	bl	8000ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80010e6:	2350      	movs	r3, #80	; 0x50
 80010e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4619      	mov	r1, r3
 80010f2:	4806      	ldr	r0, [pc, #24]	; (800110c <MX_TIM3_Init+0x90>)
 80010f4:	f004 f96c 	bl	80053d0 <HAL_TIMEx_MasterConfigSynchronization>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80010fe:	f7ff fd51 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200002b8 	.word	0x200002b8
 8001110:	40000400 	.word	0x40000400

08001114 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a0a      	ldr	r2, [pc, #40]	; (800114c <HAL_TIM_PWM_MspInit+0x38>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d10b      	bne.n	800113e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001126:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <HAL_TIM_PWM_MspInit+0x3c>)
 8001128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800112a:	4a09      	ldr	r2, [pc, #36]	; (8001150 <HAL_TIM_PWM_MspInit+0x3c>)
 800112c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001130:	6613      	str	r3, [r2, #96]	; 0x60
 8001132:	4b07      	ldr	r3, [pc, #28]	; (8001150 <HAL_TIM_PWM_MspInit+0x3c>)
 8001134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001136:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800113e:	bf00      	nop
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40012c00 	.word	0x40012c00
 8001150:	40021000 	.word	0x40021000

08001154 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	; 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a26      	ldr	r2, [pc, #152]	; (800120c <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d145      	bne.n	8001202 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001176:	4b26      	ldr	r3, [pc, #152]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117a:	4a25      	ldr	r2, [pc, #148]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6593      	str	r3, [r2, #88]	; 0x58
 8001182:	4b23      	ldr	r3, [pc, #140]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	4b20      	ldr	r3, [pc, #128]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001192:	4a1f      	ldr	r2, [pc, #124]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119a:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a6:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011aa:	4a19      	ldr	r2, [pc, #100]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80011be:	2350      	movs	r3, #80	; 0x50
 80011c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011ce:	2302      	movs	r3, #2
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011dc:	f001 fdf0 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011f2:	2302      	movs	r3, #2
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	; (8001214 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80011fe:	f001 fddf 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001202:	bf00      	nop
 8001204:	3728      	adds	r7, #40	; 0x28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40000400 	.word	0x40000400
 8001210:	40021000 	.word	0x40021000
 8001214:	48000800 	.word	0x48000800

08001218 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	; 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a29      	ldr	r2, [pc, #164]	; (80012dc <HAL_TIM_MspPostInit+0xc4>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d14b      	bne.n	80012d2 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b29      	ldr	r3, [pc, #164]	; (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a28      	ldr	r2, [pc, #160]	; (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	4a22      	ldr	r2, [pc, #136]	; (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125e:	4b20      	ldr	r3, [pc, #128]	; (80012e0 <HAL_TIM_MspPostInit+0xc8>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 800126a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800126e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800127c:	2306      	movs	r3, #6
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4817      	ldr	r0, [pc, #92]	; (80012e4 <HAL_TIM_MspPostInit+0xcc>)
 8001288:	f001 fd9a 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 800128c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800129e:	2304      	movs	r3, #4
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	480e      	ldr	r0, [pc, #56]	; (80012e4 <HAL_TIM_MspPostInit+0xcc>)
 80012aa:	f001 fd89 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80012ae:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80012b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012c0:	2306      	movs	r3, #6
 80012c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	4619      	mov	r1, r3
 80012ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ce:	f001 fd77 	bl	8002dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80012d2:	bf00      	nop
 80012d4:	3728      	adds	r7, #40	; 0x28
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40012c00 	.word	0x40012c00
 80012e0:	40021000 	.word	0x40021000
 80012e4:	48000400 	.word	0x48000400

080012e8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b22      	ldr	r3, [pc, #136]	; (8001378 <MX_USART2_UART_Init+0x90>)
 80012ee:	4a23      	ldr	r2, [pc, #140]	; (800137c <MX_USART2_UART_Init+0x94>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b21      	ldr	r3, [pc, #132]	; (8001378 <MX_USART2_UART_Init+0x90>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <MX_USART2_UART_Init+0x90>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <MX_USART2_UART_Init+0x90>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b17      	ldr	r3, [pc, #92]	; (8001378 <MX_USART2_UART_Init+0x90>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001324:	4b14      	ldr	r3, [pc, #80]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132a:	4b13      	ldr	r3, [pc, #76]	; (8001378 <MX_USART2_UART_Init+0x90>)
 800132c:	2200      	movs	r2, #0
 800132e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001330:	4811      	ldr	r0, [pc, #68]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001332:	f004 f9db 	bl	80056ec <HAL_UART_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800133c:	f7ff fc32 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001340:	2100      	movs	r1, #0
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001344:	f006 f97d 	bl	8007642 <HAL_UARTEx_SetTxFifoThreshold>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800134e:	f7ff fc29 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001352:	2100      	movs	r1, #0
 8001354:	4808      	ldr	r0, [pc, #32]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001356:	f006 f9b2 	bl	80076be <HAL_UARTEx_SetRxFifoThreshold>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001360:	f7ff fc20 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001364:	4804      	ldr	r0, [pc, #16]	; (8001378 <MX_USART2_UART_Init+0x90>)
 8001366:	f006 f933 	bl	80075d0 <HAL_UARTEx_DisableFifoMode>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001370:	f7ff fc18 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000304 	.word	0x20000304
 800137c:	40004400 	.word	0x40004400

08001380 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001384:	4b22      	ldr	r3, [pc, #136]	; (8001410 <MX_USART3_UART_Init+0x90>)
 8001386:	4a23      	ldr	r2, [pc, #140]	; (8001414 <MX_USART3_UART_Init+0x94>)
 8001388:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800138a:	4b21      	ldr	r3, [pc, #132]	; (8001410 <MX_USART3_UART_Init+0x90>)
 800138c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001390:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <MX_USART3_UART_Init+0x90>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <MX_USART3_UART_Init+0x90>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800139e:	4b1c      	ldr	r3, [pc, #112]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b19      	ldr	r3, [pc, #100]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b17      	ldr	r3, [pc, #92]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b6:	4b16      	ldr	r3, [pc, #88]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013bc:	4b14      	ldr	r3, [pc, #80]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013be:	2200      	movs	r2, #0
 80013c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013c2:	4b13      	ldr	r3, [pc, #76]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013c8:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013ca:	f004 f98f 	bl	80056ec <HAL_UART_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013d4:	f7ff fbe6 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d8:	2100      	movs	r1, #0
 80013da:	480d      	ldr	r0, [pc, #52]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013dc:	f006 f931 	bl	8007642 <HAL_UARTEx_SetTxFifoThreshold>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013e6:	f7ff fbdd 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ea:	2100      	movs	r1, #0
 80013ec:	4808      	ldr	r0, [pc, #32]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013ee:	f006 f966 	bl	80076be <HAL_UARTEx_SetRxFifoThreshold>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013f8:	f7ff fbd4 	bl	8000ba4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013fc:	4804      	ldr	r0, [pc, #16]	; (8001410 <MX_USART3_UART_Init+0x90>)
 80013fe:	f006 f8e7 	bl	80075d0 <HAL_UARTEx_DisableFifoMode>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001408:	f7ff fbcc 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000394 	.word	0x20000394
 8001414:	40004800 	.word	0x40004800

08001418 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b0a0      	sub	sp, #128	; 0x80
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	2254      	movs	r2, #84	; 0x54
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f006 faf4 	bl	8007a26 <memset>
  if(uartHandle->Instance==USART2)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a45      	ldr	r2, [pc, #276]	; (8001558 <HAL_UART_MspInit+0x140>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d13f      	bne.n	80014c8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001450:	f107 0318 	add.w	r3, r7, #24
 8001454:	4618      	mov	r0, r3
 8001456:	f002 fc8b 	bl	8003d70 <HAL_RCCEx_PeriphCLKConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001460:	f7ff fba0 	bl	8000ba4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001464:	4b3d      	ldr	r3, [pc, #244]	; (800155c <HAL_UART_MspInit+0x144>)
 8001466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001468:	4a3c      	ldr	r2, [pc, #240]	; (800155c <HAL_UART_MspInit+0x144>)
 800146a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800146e:	6593      	str	r3, [r2, #88]	; 0x58
 8001470:	4b3a      	ldr	r3, [pc, #232]	; (800155c <HAL_UART_MspInit+0x144>)
 8001472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001478:	617b      	str	r3, [r7, #20]
 800147a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147c:	4b37      	ldr	r3, [pc, #220]	; (800155c <HAL_UART_MspInit+0x144>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001480:	4a36      	ldr	r2, [pc, #216]	; (800155c <HAL_UART_MspInit+0x144>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001488:	4b34      	ldr	r3, [pc, #208]	; (800155c <HAL_UART_MspInit+0x144>)
 800148a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001494:	230c      	movs	r3, #12
 8001496:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014a4:	2307      	movs	r3, #7
 80014a6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014b2:	f001 fc85 	bl	8002dc0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	2026      	movs	r0, #38	; 0x26
 80014bc:	f001 fb98 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014c0:	2026      	movs	r0, #38	; 0x26
 80014c2:	f001 fbaf 	bl	8002c24 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014c6:	e043      	b.n	8001550 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a24      	ldr	r2, [pc, #144]	; (8001560 <HAL_UART_MspInit+0x148>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d13e      	bne.n	8001550 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014d2:	2304      	movs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014da:	f107 0318 	add.w	r3, r7, #24
 80014de:	4618      	mov	r0, r3
 80014e0:	f002 fc46 	bl	8003d70 <HAL_RCCEx_PeriphCLKConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80014ea:	f7ff fb5b 	bl	8000ba4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ee:	4b1b      	ldr	r3, [pc, #108]	; (800155c <HAL_UART_MspInit+0x144>)
 80014f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f2:	4a1a      	ldr	r2, [pc, #104]	; (800155c <HAL_UART_MspInit+0x144>)
 80014f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f8:	6593      	str	r3, [r2, #88]	; 0x58
 80014fa:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_UART_MspInit+0x144>)
 80014fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <HAL_UART_MspInit+0x144>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150a:	4a14      	ldr	r2, [pc, #80]	; (800155c <HAL_UART_MspInit+0x144>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_UART_MspInit+0x144>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800151e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001522:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001530:	2307      	movs	r3, #7
 8001532:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001534:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001538:	4619      	mov	r1, r3
 800153a:	480a      	ldr	r0, [pc, #40]	; (8001564 <HAL_UART_MspInit+0x14c>)
 800153c:	f001 fc40 	bl	8002dc0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2100      	movs	r1, #0
 8001544:	2027      	movs	r0, #39	; 0x27
 8001546:	f001 fb53 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800154a:	2027      	movs	r0, #39	; 0x27
 800154c:	f001 fb6a 	bl	8002c24 <HAL_NVIC_EnableIRQ>
}
 8001550:	bf00      	nop
 8001552:	3780      	adds	r7, #128	; 0x80
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40004400 	.word	0x40004400
 800155c:	40021000 	.word	0x40021000
 8001560:	40004800 	.word	0x40004800
 8001564:	48000800 	.word	0x48000800

08001568 <Shell_Init>:
char* 		argv[MAX_ARGS];
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;

void Shell_Init(void){
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 800156c:	2224      	movs	r2, #36	; 0x24
 800156e:	2100      	movs	r1, #0
 8001570:	4816      	ldr	r0, [pc, #88]	; (80015cc <Shell_Init+0x64>)
 8001572:	f006 fa58 	bl	8007a26 <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 8001576:	2240      	movs	r2, #64	; 0x40
 8001578:	2100      	movs	r1, #0
 800157a:	4815      	ldr	r0, [pc, #84]	; (80015d0 <Shell_Init+0x68>)
 800157c:	f006 fa53 	bl	8007a26 <memset>
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <Shell_Init+0x6c>)
 8001582:	2200      	movs	r2, #0
 8001584:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 8001586:	2240      	movs	r2, #64	; 0x40
 8001588:	2100      	movs	r1, #0
 800158a:	4813      	ldr	r0, [pc, #76]	; (80015d8 <Shell_Init+0x70>)
 800158c:	f006 fa4b 	bl	8007a26 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001590:	2201      	movs	r2, #1
 8001592:	4910      	ldr	r1, [pc, #64]	; (80015d4 <Shell_Init+0x6c>)
 8001594:	4811      	ldr	r0, [pc, #68]	; (80015dc <Shell_Init+0x74>)
 8001596:	f004 f98f 	bl	80058b8 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 800159a:	4811      	ldr	r0, [pc, #68]	; (80015e0 <Shell_Init+0x78>)
 800159c:	f7fe fe4a 	bl	8000234 <strlen>
 80015a0:	4603      	mov	r3, r0
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015a8:	490d      	ldr	r1, [pc, #52]	; (80015e0 <Shell_Init+0x78>)
 80015aa:	480c      	ldr	r0, [pc, #48]	; (80015dc <Shell_Init+0x74>)
 80015ac:	f004 f8ee 	bl	800578c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 80015b0:	480c      	ldr	r0, [pc, #48]	; (80015e4 <Shell_Init+0x7c>)
 80015b2:	f7fe fe3f 	bl	8000234 <strlen>
 80015b6:	4603      	mov	r3, r0
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015be:	4909      	ldr	r1, [pc, #36]	; (80015e4 <Shell_Init+0x7c>)
 80015c0:	4806      	ldr	r0, [pc, #24]	; (80015dc <Shell_Init+0x74>)
 80015c2:	f004 f8e3 	bl	800578c <HAL_UART_Transmit>
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200004b0 	.word	0x200004b0
 80015d0:	2000046c 	.word	0x2000046c
 80015d4:	20000428 	.word	0x20000428
 80015d8:	2000042c 	.word	0x2000042c
 80015dc:	20000304 	.word	0x20000304
 80015e0:	20000020 	.word	0x20000020
 80015e4:	20000004 	.word	0x20000004

080015e8 <Shell_Loop>:

void Shell_Loop(void){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 80015ee:	4b51      	ldr	r3, [pc, #324]	; (8001734 <Shell_Loop+0x14c>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d05b      	beq.n	80016ae <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 80015f6:	4b50      	ldr	r3, [pc, #320]	; (8001738 <Shell_Loop+0x150>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b08      	cmp	r3, #8
 80015fc:	d034      	beq.n	8001668 <Shell_Loop+0x80>
 80015fe:	2b0d      	cmp	r3, #13
 8001600:	d142      	bne.n	8001688 <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction  traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001602:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001606:	2203      	movs	r2, #3
 8001608:	494c      	ldr	r1, [pc, #304]	; (800173c <Shell_Loop+0x154>)
 800160a:	484d      	ldr	r0, [pc, #308]	; (8001740 <Shell_Loop+0x158>)
 800160c:	f004 f8be 	bl	800578c <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 8001610:	4b4c      	ldr	r3, [pc, #304]	; (8001744 <Shell_Loop+0x15c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a4c      	ldr	r2, [pc, #304]	; (8001748 <Shell_Loop+0x160>)
 8001616:	2100      	movs	r1, #0
 8001618:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 800161a:	4b4c      	ldr	r3, [pc, #304]	; (800174c <Shell_Loop+0x164>)
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 8001620:	494b      	ldr	r1, [pc, #300]	; (8001750 <Shell_Loop+0x168>)
 8001622:	4849      	ldr	r0, [pc, #292]	; (8001748 <Shell_Loop+0x160>)
 8001624:	f006 fa08 	bl	8007a38 <strtok>
 8001628:	4603      	mov	r3, r0
 800162a:	4a4a      	ldr	r2, [pc, #296]	; (8001754 <Shell_Loop+0x16c>)
 800162c:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 800162e:	e010      	b.n	8001652 <Shell_Loop+0x6a>
				argv[argc++] = token;
 8001630:	4b46      	ldr	r3, [pc, #280]	; (800174c <Shell_Loop+0x164>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	1c5a      	adds	r2, r3, #1
 8001636:	4945      	ldr	r1, [pc, #276]	; (800174c <Shell_Loop+0x164>)
 8001638:	600a      	str	r2, [r1, #0]
 800163a:	4a46      	ldr	r2, [pc, #280]	; (8001754 <Shell_Loop+0x16c>)
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	4946      	ldr	r1, [pc, #280]	; (8001758 <Shell_Loop+0x170>)
 8001640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8001644:	4942      	ldr	r1, [pc, #264]	; (8001750 <Shell_Loop+0x168>)
 8001646:	2000      	movs	r0, #0
 8001648:	f006 f9f6 	bl	8007a38 <strtok>
 800164c:	4603      	mov	r3, r0
 800164e:	4a41      	ldr	r2, [pc, #260]	; (8001754 <Shell_Loop+0x16c>)
 8001650:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001652:	4b40      	ldr	r3, [pc, #256]	; (8001754 <Shell_Loop+0x16c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1ea      	bne.n	8001630 <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 800165a:	4b3a      	ldr	r3, [pc, #232]	; (8001744 <Shell_Loop+0x15c>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 8001660:	4b3e      	ldr	r3, [pc, #248]	; (800175c <Shell_Loop+0x174>)
 8001662:	2201      	movs	r2, #1
 8001664:	601a      	str	r2, [r3, #0]
			break;
 8001666:	e01f      	b.n	80016a8 <Shell_Loop+0xc0>
		case ASCII_BACK: // Suppression du dernier caractre
			cmdBuffer[idx_cmd--] = '\0';
 8001668:	4b36      	ldr	r3, [pc, #216]	; (8001744 <Shell_Loop+0x15c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	1e5a      	subs	r2, r3, #1
 800166e:	4935      	ldr	r1, [pc, #212]	; (8001744 <Shell_Loop+0x15c>)
 8001670:	600a      	str	r2, [r1, #0]
 8001672:	4a35      	ldr	r2, [pc, #212]	; (8001748 <Shell_Loop+0x160>)
 8001674:	2100      	movs	r1, #0
 8001676:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 8001678:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800167c:	2204      	movs	r2, #4
 800167e:	4938      	ldr	r1, [pc, #224]	; (8001760 <Shell_Loop+0x178>)
 8001680:	482f      	ldr	r0, [pc, #188]	; (8001740 <Shell_Loop+0x158>)
 8001682:	f004 f883 	bl	800578c <HAL_UART_Transmit>
			break;
 8001686:	e00f      	b.n	80016a8 <Shell_Loop+0xc0>

		default: // Nouveau caractre
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 8001688:	4b2e      	ldr	r3, [pc, #184]	; (8001744 <Shell_Loop+0x15c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	1c5a      	adds	r2, r3, #1
 800168e:	492d      	ldr	r1, [pc, #180]	; (8001744 <Shell_Loop+0x15c>)
 8001690:	600a      	str	r2, [r1, #0]
 8001692:	4a29      	ldr	r2, [pc, #164]	; (8001738 <Shell_Loop+0x150>)
 8001694:	7811      	ldrb	r1, [r2, #0]
 8001696:	4a2c      	ldr	r2, [pc, #176]	; (8001748 <Shell_Loop+0x160>)
 8001698:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800169a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800169e:	2201      	movs	r2, #1
 80016a0:	4925      	ldr	r1, [pc, #148]	; (8001738 <Shell_Loop+0x150>)
 80016a2:	4827      	ldr	r0, [pc, #156]	; (8001740 <Shell_Loop+0x158>)
 80016a4:	f004 f872 	bl	800578c <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 80016a8:	4b22      	ldr	r3, [pc, #136]	; (8001734 <Shell_Loop+0x14c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 80016ae:	4b2b      	ldr	r3, [pc, #172]	; (800175c <Shell_Loop+0x174>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d039      	beq.n	800172a <Shell_Loop+0x142>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 80016b6:	4b28      	ldr	r3, [pc, #160]	; (8001758 <Shell_Loop+0x170>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	492a      	ldr	r1, [pc, #168]	; (8001764 <Shell_Loop+0x17c>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe fdaf 	bl	8000220 <strcmp>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d107      	bne.n	80016d8 <Shell_Loop+0xf0>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016cc:	221a      	movs	r2, #26
 80016ce:	4926      	ldr	r1, [pc, #152]	; (8001768 <Shell_Loop+0x180>)
 80016d0:	481b      	ldr	r0, [pc, #108]	; (8001740 <Shell_Loop+0x158>)
 80016d2:	f004 f85b 	bl	800578c <HAL_UART_Transmit>
 80016d6:	e01e      	b.n	8001716 <Shell_Loop+0x12e>
		}
		else if(strcmp(argv[0],"help")==0){
 80016d8:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <Shell_Loop+0x170>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4923      	ldr	r1, [pc, #140]	; (800176c <Shell_Loop+0x184>)
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe fd9e 	bl	8000220 <strcmp>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10e      	bne.n	8001708 <Shell_Loop+0x120>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
 80016ea:	4a21      	ldr	r2, [pc, #132]	; (8001770 <Shell_Loop+0x188>)
 80016ec:	2140      	movs	r1, #64	; 0x40
 80016ee:	4821      	ldr	r0, [pc, #132]	; (8001774 <Shell_Loop+0x18c>)
 80016f0:	f006 f922 	bl	8007938 <sniprintf>
 80016f4:	6078      	str	r0, [r7, #4]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016fe:	491d      	ldr	r1, [pc, #116]	; (8001774 <Shell_Loop+0x18c>)
 8001700:	480f      	ldr	r0, [pc, #60]	; (8001740 <Shell_Loop+0x158>)
 8001702:	f004 f843 	bl	800578c <HAL_UART_Transmit>
 8001706:	e006      	b.n	8001716 <Shell_Loop+0x12e>
		}
		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001708:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800170c:	2214      	movs	r2, #20
 800170e:	491a      	ldr	r1, [pc, #104]	; (8001778 <Shell_Loop+0x190>)
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <Shell_Loop+0x158>)
 8001712:	f004 f83b 	bl	800578c <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800171a:	221c      	movs	r2, #28
 800171c:	4917      	ldr	r1, [pc, #92]	; (800177c <Shell_Loop+0x194>)
 800171e:	4808      	ldr	r0, [pc, #32]	; (8001740 <Shell_Loop+0x158>)
 8001720:	f004 f834 	bl	800578c <HAL_UART_Transmit>
		newCmdReady = 0;
 8001724:	4b0d      	ldr	r3, [pc, #52]	; (800175c <Shell_Loop+0x174>)
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
	}
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000424 	.word	0x20000424
 8001738:	20000428 	.word	0x20000428
 800173c:	20000088 	.word	0x20000088
 8001740:	20000304 	.word	0x20000304
 8001744:	200004ac 	.word	0x200004ac
 8001748:	2000046c 	.word	0x2000046c
 800174c:	200004d4 	.word	0x200004d4
 8001750:	08008ba8 	.word	0x08008ba8
 8001754:	200004d8 	.word	0x200004d8
 8001758:	200004b0 	.word	0x200004b0
 800175c:	200004dc 	.word	0x200004dc
 8001760:	2000008c 	.word	0x2000008c
 8001764:	08008bac 	.word	0x08008bac
 8001768:	200000a4 	.word	0x200000a4
 800176c:	08008bbc 	.word	0x08008bbc
 8001770:	08008bc4 	.word	0x08008bc4
 8001774:	2000042c 	.word	0x2000042c
 8001778:	20000090 	.word	0x20000090
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <HAL_UART_RxCpltCallback+0x20>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800178e:	2201      	movs	r2, #1
 8001790:	4904      	ldr	r1, [pc, #16]	; (80017a4 <HAL_UART_RxCpltCallback+0x24>)
 8001792:	4805      	ldr	r0, [pc, #20]	; (80017a8 <HAL_UART_RxCpltCallback+0x28>)
 8001794:	f004 f890 	bl	80058b8 <HAL_UART_Receive_IT>
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000424 	.word	0x20000424
 80017a4:	20000428 	.word	0x20000428
 80017a8:	20000304 	.word	0x20000304

080017ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017ac:	480d      	ldr	r0, [pc, #52]	; (80017e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b0:	480d      	ldr	r0, [pc, #52]	; (80017e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80017b2:	490e      	ldr	r1, [pc, #56]	; (80017ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80017b4:	4a0e      	ldr	r2, [pc, #56]	; (80017f0 <LoopForever+0xe>)
  movs r3, #0
 80017b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017b8:	e002      	b.n	80017c0 <LoopCopyDataInit>

080017ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017be:	3304      	adds	r3, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c4:	d3f9      	bcc.n	80017ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c6:	4a0b      	ldr	r2, [pc, #44]	; (80017f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017c8:	4c0b      	ldr	r4, [pc, #44]	; (80017f8 <LoopForever+0x16>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017cc:	e001      	b.n	80017d2 <LoopFillZerobss>

080017ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d0:	3204      	adds	r2, #4

080017d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d4:	d3fb      	bcc.n	80017ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017d6:	f7ff fb93 	bl	8000f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017da:	f006 f9d5 	bl	8007b88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017de:	f7ff f96d 	bl	8000abc <main>

080017e2 <LoopForever>:

LoopForever:
    b LoopForever
 80017e2:	e7fe      	b.n	80017e2 <LoopForever>
  ldr   r0, =_estack
 80017e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ec:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 80017f0:	08008d1c 	.word	0x08008d1c
  ldr r2, =_sbss
 80017f4:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 80017f8:	20000630 	.word	0x20000630

080017fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017fc:	e7fe      	b.n	80017fc <ADC1_2_IRQHandler>

080017fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001804:	2300      	movs	r3, #0
 8001806:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001808:	2003      	movs	r0, #3
 800180a:	f001 f9e6 	bl	8002bda <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800180e:	200f      	movs	r0, #15
 8001810:	f7ff f9f2 	bl	8000bf8 <HAL_InitTick>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d002      	beq.n	8001820 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	e001      	b.n	8001824 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001820:	f7ff f9c6 	bl	8000bb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001824:	79fb      	ldrb	r3, [r7, #7]

}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001834:	4b05      	ldr	r3, [pc, #20]	; (800184c <HAL_IncTick+0x1c>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <HAL_IncTick+0x20>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4413      	add	r3, r2
 800183e:	4a03      	ldr	r2, [pc, #12]	; (800184c <HAL_IncTick+0x1c>)
 8001840:	6013      	str	r3, [r2, #0]
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	200004e0 	.word	0x200004e0
 8001850:	200000c4 	.word	0x200000c4

08001854 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return uwTick;
 8001858:	4b03      	ldr	r3, [pc, #12]	; (8001868 <HAL_GetTick+0x14>)
 800185a:	681b      	ldr	r3, [r3, #0]
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	200004e0 	.word	0x200004e0

0800186c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	431a      	orrs	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	609a      	str	r2, [r3, #8]
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
 800189a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	609a      	str	r2, [r3, #8]
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b087      	sub	sp, #28
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
 80018e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	3360      	adds	r3, #96	; 0x60
 80018e6:	461a      	mov	r2, r3
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4413      	add	r3, r2
 80018ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b08      	ldr	r3, [pc, #32]	; (8001918 <LL_ADC_SetOffset+0x44>)
 80018f6:	4013      	ands	r3, r2
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	430a      	orrs	r2, r1
 8001902:	4313      	orrs	r3, r2
 8001904:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800190c:	bf00      	nop
 800190e:	371c      	adds	r7, #28
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	03fff000 	.word	0x03fff000

0800191c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3360      	adds	r3, #96	; 0x60
 800192a:	461a      	mov	r2, r3
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800193c:	4618      	mov	r0, r3
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001948:	b480      	push	{r7}
 800194a:	b087      	sub	sp, #28
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	3360      	adds	r3, #96	; 0x60
 8001958:	461a      	mov	r2, r3
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	431a      	orrs	r2, r3
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001972:	bf00      	nop
 8001974:	371c      	adds	r7, #28
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800197e:	b480      	push	{r7}
 8001980:	b087      	sub	sp, #28
 8001982:	af00      	add	r7, sp, #0
 8001984:	60f8      	str	r0, [r7, #12]
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	3360      	adds	r3, #96	; 0x60
 800198e:	461a      	mov	r2, r3
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80019a8:	bf00      	nop
 80019aa:	371c      	adds	r7, #28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b087      	sub	sp, #28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	3360      	adds	r3, #96	; 0x60
 80019c4:	461a      	mov	r2, r3
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	4413      	add	r3, r2
 80019cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	431a      	orrs	r2, r3
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80019de:	bf00      	nop
 80019e0:	371c      	adds	r7, #28
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
 80019f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	431a      	orrs	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	615a      	str	r2, [r3, #20]
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b087      	sub	sp, #28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	3330      	adds	r3, #48	; 0x30
 8001a20:	461a      	mov	r2, r3
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	0a1b      	lsrs	r3, r3, #8
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	f003 030c 	and.w	r3, r3, #12
 8001a2c:	4413      	add	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f003 031f 	and.w	r3, r3, #31
 8001a3a:	211f      	movs	r1, #31
 8001a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a40:	43db      	mvns	r3, r3
 8001a42:	401a      	ands	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	0e9b      	lsrs	r3, r3, #26
 8001a48:	f003 011f 	and.w	r1, r3, #31
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	f003 031f 	and.w	r3, r3, #31
 8001a52:	fa01 f303 	lsl.w	r3, r1, r3
 8001a56:	431a      	orrs	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a5c:	bf00      	nop
 8001a5e:	371c      	adds	r7, #28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	3314      	adds	r3, #20
 8001a78:	461a      	mov	r2, r3
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	0e5b      	lsrs	r3, r3, #25
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	4413      	add	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	0d1b      	lsrs	r3, r3, #20
 8001a90:	f003 031f 	and.w	r3, r3, #31
 8001a94:	2107      	movs	r1, #7
 8001a96:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	401a      	ands	r2, r3
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	0d1b      	lsrs	r3, r3, #20
 8001aa2:	f003 031f 	and.w	r3, r3, #31
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	431a      	orrs	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
	...

08001ac0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a0f      	ldr	r2, [pc, #60]	; (8001b0c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d10a      	bne.n	8001aea <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001ae8:	e00a      	b.n	8001b00 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af6:	43db      	mvns	r3, r3
 8001af8:	401a      	ands	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001b00:	bf00      	nop
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	407f0000 	.word	0x407f0000

08001b10 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001b20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6093      	str	r3, [r2, #8]
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b48:	d101      	bne.n	8001b4e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001b6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001b98:	d101      	bne.n	8001b9e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d101      	bne.n	8001bc4 <LL_ADC_IsEnabled+0x18>
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e000      	b.n	8001bc6 <LL_ADC_IsEnabled+0x1a>
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	2b04      	cmp	r3, #4
 8001be4:	d101      	bne.n	8001bea <LL_ADC_REG_IsConversionOngoing+0x18>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	2b08      	cmp	r3, #8
 8001c0a:	d101      	bne.n	8001c10 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e000      	b.n	8001c12 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c20:	b590      	push	{r4, r7, lr}
 8001c22:	b089      	sub	sp, #36	; 0x24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e1af      	b.n	8001f9a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d109      	bne.n	8001c5c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7fe fdad 	bl	80007a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff ff67 	bl	8001b34 <LL_ADC_IsDeepPowerDownEnabled>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d004      	beq.n	8001c76 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff4d 	bl	8001b10 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff ff82 	bl	8001b84 <LL_ADC_IsInternalRegulatorEnabled>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d115      	bne.n	8001cb2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ff66 	bl	8001b5c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c90:	4b9f      	ldr	r3, [pc, #636]	; (8001f10 <HAL_ADC_Init+0x2f0>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	099b      	lsrs	r3, r3, #6
 8001c96:	4a9f      	ldr	r2, [pc, #636]	; (8001f14 <HAL_ADC_Init+0x2f4>)
 8001c98:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9c:	099b      	lsrs	r3, r3, #6
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ca4:	e002      	b.n	8001cac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f9      	bne.n	8001ca6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff ff64 	bl	8001b84 <LL_ADC_IsInternalRegulatorEnabled>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10d      	bne.n	8001cde <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc6:	f043 0210 	orr.w	r2, r3, #16
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cd2:	f043 0201 	orr.w	r2, r3, #1
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff ff75 	bl	8001bd2 <LL_ADC_REG_IsConversionOngoing>
 8001ce8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f040 8148 	bne.w	8001f88 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f040 8144 	bne.w	8001f88 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d04:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d08:	f043 0202 	orr.w	r2, r3, #2
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff ff49 	bl	8001bac <LL_ADC_IsEnabled>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d141      	bne.n	8001da4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d28:	d004      	beq.n	8001d34 <HAL_ADC_Init+0x114>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a7a      	ldr	r2, [pc, #488]	; (8001f18 <HAL_ADC_Init+0x2f8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d10f      	bne.n	8001d54 <HAL_ADC_Init+0x134>
 8001d34:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001d38:	f7ff ff38 	bl	8001bac <LL_ADC_IsEnabled>
 8001d3c:	4604      	mov	r4, r0
 8001d3e:	4876      	ldr	r0, [pc, #472]	; (8001f18 <HAL_ADC_Init+0x2f8>)
 8001d40:	f7ff ff34 	bl	8001bac <LL_ADC_IsEnabled>
 8001d44:	4603      	mov	r3, r0
 8001d46:	4323      	orrs	r3, r4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	bf0c      	ite	eq
 8001d4c:	2301      	moveq	r3, #1
 8001d4e:	2300      	movne	r3, #0
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	e012      	b.n	8001d7a <HAL_ADC_Init+0x15a>
 8001d54:	4871      	ldr	r0, [pc, #452]	; (8001f1c <HAL_ADC_Init+0x2fc>)
 8001d56:	f7ff ff29 	bl	8001bac <LL_ADC_IsEnabled>
 8001d5a:	4604      	mov	r4, r0
 8001d5c:	4870      	ldr	r0, [pc, #448]	; (8001f20 <HAL_ADC_Init+0x300>)
 8001d5e:	f7ff ff25 	bl	8001bac <LL_ADC_IsEnabled>
 8001d62:	4603      	mov	r3, r0
 8001d64:	431c      	orrs	r4, r3
 8001d66:	486f      	ldr	r0, [pc, #444]	; (8001f24 <HAL_ADC_Init+0x304>)
 8001d68:	f7ff ff20 	bl	8001bac <LL_ADC_IsEnabled>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4323      	orrs	r3, r4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf0c      	ite	eq
 8001d74:	2301      	moveq	r3, #1
 8001d76:	2300      	movne	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d012      	beq.n	8001da4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d86:	d004      	beq.n	8001d92 <HAL_ADC_Init+0x172>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a62      	ldr	r2, [pc, #392]	; (8001f18 <HAL_ADC_Init+0x2f8>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_ADC_Init+0x176>
 8001d92:	4a65      	ldr	r2, [pc, #404]	; (8001f28 <HAL_ADC_Init+0x308>)
 8001d94:	e000      	b.n	8001d98 <HAL_ADC_Init+0x178>
 8001d96:	4a65      	ldr	r2, [pc, #404]	; (8001f2c <HAL_ADC_Init+0x30c>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4610      	mov	r0, r2
 8001da0:	f7ff fd64 	bl	800186c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	7f5b      	ldrb	r3, [r3, #29]
 8001da8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dae:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001db4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001dba:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dc2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d106      	bne.n	8001de0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	045b      	lsls	r3, r3, #17
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d009      	beq.n	8001dfc <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dec:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	4b4b      	ldr	r3, [pc, #300]	; (8001f30 <HAL_ADC_Init+0x310>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	69b9      	ldr	r1, [r7, #24]
 8001e0c:	430b      	orrs	r3, r1
 8001e0e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	430a      	orrs	r2, r1
 8001e24:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fed1 	bl	8001bd2 <LL_ADC_REG_IsConversionOngoing>
 8001e30:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff fede 	bl	8001bf8 <LL_ADC_INJ_IsConversionOngoing>
 8001e3c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d17f      	bne.n	8001f44 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d17c      	bne.n	8001f44 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e4e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e56:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e66:	f023 0302 	bic.w	r3, r3, #2
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	69b9      	ldr	r1, [r7, #24]
 8001e70:	430b      	orrs	r3, r1
 8001e72:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d017      	beq.n	8001eac <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691a      	ldr	r2, [r3, #16]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e8a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001e94:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001e98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6911      	ldr	r1, [r2, #16]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6812      	ldr	r2, [r2, #0]
 8001ea4:	430b      	orrs	r3, r1
 8001ea6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001eaa:	e013      	b.n	8001ed4 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	691a      	ldr	r2, [r3, #16]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001eba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ecc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ed0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d12a      	bne.n	8001f34 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	691b      	ldr	r3, [r3, #16]
 8001ee4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001ee8:	f023 0304 	bic.w	r3, r3, #4
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ef4:	4311      	orrs	r1, r2
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001efa:	4311      	orrs	r1, r2
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f00:	430a      	orrs	r2, r1
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f042 0201 	orr.w	r2, r2, #1
 8001f0c:	611a      	str	r2, [r3, #16]
 8001f0e:	e019      	b.n	8001f44 <HAL_ADC_Init+0x324>
 8001f10:	20000000 	.word	0x20000000
 8001f14:	053e2d63 	.word	0x053e2d63
 8001f18:	50000100 	.word	0x50000100
 8001f1c:	50000400 	.word	0x50000400
 8001f20:	50000500 	.word	0x50000500
 8001f24:	50000600 	.word	0x50000600
 8001f28:	50000300 	.word	0x50000300
 8001f2c:	50000700 	.word	0x50000700
 8001f30:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691a      	ldr	r2, [r3, #16]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0201 	bic.w	r2, r2, #1
 8001f42:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d10c      	bne.n	8001f66 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f023 010f 	bic.w	r1, r3, #15
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	1e5a      	subs	r2, r3, #1
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	631a      	str	r2, [r3, #48]	; 0x30
 8001f64:	e007      	b.n	8001f76 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f022 020f 	bic.w	r2, r2, #15
 8001f74:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7a:	f023 0303 	bic.w	r3, r3, #3
 8001f7e:	f043 0201 	orr.w	r2, r3, #1
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f86:	e007      	b.n	8001f98 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f8c:	f043 0210 	orr.w	r2, r3, #16
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f98:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3724      	adds	r7, #36	; 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd90      	pop	{r4, r7, pc}
 8001fa2:	bf00      	nop

08001fa4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b0b6      	sub	sp, #216	; 0xd8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d102      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x24>
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	f000 bc13 	b.w	80027ee <HAL_ADC_ConfigChannel+0x84a>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fdfc 	bl	8001bd2 <LL_ADC_REG_IsConversionOngoing>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f040 83f3 	bne.w	80027c8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6818      	ldr	r0, [r3, #0]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	6859      	ldr	r1, [r3, #4]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	f7ff fd0e 	bl	8001a10 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fdea 	bl	8001bd2 <LL_ADC_REG_IsConversionOngoing>
 8001ffe:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff fdf6 	bl	8001bf8 <LL_ADC_INJ_IsConversionOngoing>
 800200c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002010:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002014:	2b00      	cmp	r3, #0
 8002016:	f040 81d9 	bne.w	80023cc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800201a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 81d4 	bne.w	80023cc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800202c:	d10f      	bne.n	800204e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6818      	ldr	r0, [r3, #0]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	4619      	mov	r1, r3
 800203a:	f7ff fd15 	bl	8001a68 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fccf 	bl	80019ea <LL_ADC_SetSamplingTimeCommonConfig>
 800204c:	e00e      	b.n	800206c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6818      	ldr	r0, [r3, #0]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	6819      	ldr	r1, [r3, #0]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	461a      	mov	r2, r3
 800205c:	f7ff fd04 	bl	8001a68 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff fcbf 	bl	80019ea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	695a      	ldr	r2, [r3, #20]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	08db      	lsrs	r3, r3, #3
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	2b04      	cmp	r3, #4
 800208c:	d022      	beq.n	80020d4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6818      	ldr	r0, [r3, #0]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	6919      	ldr	r1, [r3, #16]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800209e:	f7ff fc19 	bl	80018d4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	6919      	ldr	r1, [r3, #16]
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	461a      	mov	r2, r3
 80020b0:	f7ff fc65 	bl	800197e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6818      	ldr	r0, [r3, #0]
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	6919      	ldr	r1, [r3, #16]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	7f1b      	ldrb	r3, [r3, #28]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d102      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x126>
 80020c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020c8:	e000      	b.n	80020cc <HAL_ADC_ConfigChannel+0x128>
 80020ca:	2300      	movs	r3, #0
 80020cc:	461a      	mov	r2, r3
 80020ce:	f7ff fc71 	bl	80019b4 <LL_ADC_SetOffsetSaturation>
 80020d2:	e17b      	b.n	80023cc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2100      	movs	r1, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fc1e 	bl	800191c <LL_ADC_GetOffsetChannel>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d10a      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x15c>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2100      	movs	r1, #0
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fc13 	bl	800191c <LL_ADC_GetOffsetChannel>
 80020f6:	4603      	mov	r3, r0
 80020f8:	0e9b      	lsrs	r3, r3, #26
 80020fa:	f003 021f 	and.w	r2, r3, #31
 80020fe:	e01e      	b.n	800213e <HAL_ADC_ConfigChannel+0x19a>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fc08 	bl	800191c <LL_ADC_GetOffsetChannel>
 800210c:	4603      	mov	r3, r0
 800210e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002112:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002116:	fa93 f3a3 	rbit	r3, r3
 800211a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800211e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002122:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002126:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800212e:	2320      	movs	r3, #32
 8002130:	e004      	b.n	800213c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002132:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002136:	fab3 f383 	clz	r3, r3
 800213a:	b2db      	uxtb	r3, r3
 800213c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002146:	2b00      	cmp	r3, #0
 8002148:	d105      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x1b2>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	0e9b      	lsrs	r3, r3, #26
 8002150:	f003 031f 	and.w	r3, r3, #31
 8002154:	e018      	b.n	8002188 <HAL_ADC_ConfigChannel+0x1e4>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002162:	fa93 f3a3 	rbit	r3, r3
 8002166:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800216a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800216e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002172:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800217a:	2320      	movs	r3, #32
 800217c:	e004      	b.n	8002188 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800217e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002188:	429a      	cmp	r2, r3
 800218a:	d106      	bne.n	800219a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2200      	movs	r2, #0
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fbd7 	bl	8001948 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2101      	movs	r1, #1
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff fbbb 	bl	800191c <LL_ADC_GetOffsetChannel>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10a      	bne.n	80021c6 <HAL_ADC_ConfigChannel+0x222>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2101      	movs	r1, #1
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff fbb0 	bl	800191c <LL_ADC_GetOffsetChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	0e9b      	lsrs	r3, r3, #26
 80021c0:	f003 021f 	and.w	r2, r3, #31
 80021c4:	e01e      	b.n	8002204 <HAL_ADC_ConfigChannel+0x260>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2101      	movs	r1, #1
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff fba5 	bl	800191c <LL_ADC_GetOffsetChannel>
 80021d2:	4603      	mov	r3, r0
 80021d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80021dc:	fa93 f3a3 	rbit	r3, r3
 80021e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80021e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80021e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80021ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80021f4:	2320      	movs	r3, #32
 80021f6:	e004      	b.n	8002202 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80021f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021fc:	fab3 f383 	clz	r3, r3
 8002200:	b2db      	uxtb	r3, r3
 8002202:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220c:	2b00      	cmp	r3, #0
 800220e:	d105      	bne.n	800221c <HAL_ADC_ConfigChannel+0x278>
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	0e9b      	lsrs	r3, r3, #26
 8002216:	f003 031f 	and.w	r3, r3, #31
 800221a:	e018      	b.n	800224e <HAL_ADC_ConfigChannel+0x2aa>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002224:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002228:	fa93 f3a3 	rbit	r3, r3
 800222c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002230:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002234:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002238:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002240:	2320      	movs	r3, #32
 8002242:	e004      	b.n	800224e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002244:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002248:	fab3 f383 	clz	r3, r3
 800224c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800224e:	429a      	cmp	r2, r3
 8002250:	d106      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2200      	movs	r2, #0
 8002258:	2101      	movs	r1, #1
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff fb74 	bl	8001948 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2102      	movs	r1, #2
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fb58 	bl	800191c <LL_ADC_GetOffsetChannel>
 800226c:	4603      	mov	r3, r0
 800226e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10a      	bne.n	800228c <HAL_ADC_ConfigChannel+0x2e8>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2102      	movs	r1, #2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff fb4d 	bl	800191c <LL_ADC_GetOffsetChannel>
 8002282:	4603      	mov	r3, r0
 8002284:	0e9b      	lsrs	r3, r3, #26
 8002286:	f003 021f 	and.w	r2, r3, #31
 800228a:	e01e      	b.n	80022ca <HAL_ADC_ConfigChannel+0x326>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2102      	movs	r1, #2
 8002292:	4618      	mov	r0, r3
 8002294:	f7ff fb42 	bl	800191c <LL_ADC_GetOffsetChannel>
 8002298:	4603      	mov	r3, r0
 800229a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80022aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80022b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80022ba:	2320      	movs	r3, #32
 80022bc:	e004      	b.n	80022c8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80022be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022c2:	fab3 f383 	clz	r3, r3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d105      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x33e>
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	0e9b      	lsrs	r3, r3, #26
 80022dc:	f003 031f 	and.w	r3, r3, #31
 80022e0:	e016      	b.n	8002310 <HAL_ADC_ConfigChannel+0x36c>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80022ee:	fa93 f3a3 	rbit	r3, r3
 80022f2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80022f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80022f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80022fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002302:	2320      	movs	r3, #32
 8002304:	e004      	b.n	8002310 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002306:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800230a:	fab3 f383 	clz	r3, r3
 800230e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002310:	429a      	cmp	r2, r3
 8002312:	d106      	bne.n	8002322 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2200      	movs	r2, #0
 800231a:	2102      	movs	r1, #2
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fb13 	bl	8001948 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2103      	movs	r1, #3
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff faf7 	bl	800191c <LL_ADC_GetOffsetChannel>
 800232e:	4603      	mov	r3, r0
 8002330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002334:	2b00      	cmp	r3, #0
 8002336:	d10a      	bne.n	800234e <HAL_ADC_ConfigChannel+0x3aa>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2103      	movs	r1, #3
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff faec 	bl	800191c <LL_ADC_GetOffsetChannel>
 8002344:	4603      	mov	r3, r0
 8002346:	0e9b      	lsrs	r3, r3, #26
 8002348:	f003 021f 	and.w	r2, r3, #31
 800234c:	e017      	b.n	800237e <HAL_ADC_ConfigChannel+0x3da>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2103      	movs	r1, #3
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fae1 	bl	800191c <LL_ADC_GetOffsetChannel>
 800235a:	4603      	mov	r3, r0
 800235c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002360:	fa93 f3a3 	rbit	r3, r3
 8002364:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002366:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002368:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800236a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800236c:	2b00      	cmp	r3, #0
 800236e:	d101      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002370:	2320      	movs	r3, #32
 8002372:	e003      	b.n	800237c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002374:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002376:	fab3 f383 	clz	r3, r3
 800237a:	b2db      	uxtb	r3, r3
 800237c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002386:	2b00      	cmp	r3, #0
 8002388:	d105      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x3f2>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	0e9b      	lsrs	r3, r3, #26
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	e011      	b.n	80023ba <HAL_ADC_ConfigChannel+0x416>
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800239e:	fa93 f3a3 	rbit	r3, r3
 80023a2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80023a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023a6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80023a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80023ae:	2320      	movs	r3, #32
 80023b0:	e003      	b.n	80023ba <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80023b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023b4:	fab3 f383 	clz	r3, r3
 80023b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d106      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2200      	movs	r2, #0
 80023c4:	2103      	movs	r1, #3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fabe 	bl	8001948 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff fbeb 	bl	8001bac <LL_ADC_IsEnabled>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f040 813d 	bne.w	8002658 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	6819      	ldr	r1, [r3, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	461a      	mov	r2, r3
 80023ec:	f7ff fb68 	bl	8001ac0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	4aa2      	ldr	r2, [pc, #648]	; (8002680 <HAL_ADC_ConfigChannel+0x6dc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	f040 812e 	bne.w	8002658 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10b      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x480>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	0e9b      	lsrs	r3, r3, #26
 8002412:	3301      	adds	r3, #1
 8002414:	f003 031f 	and.w	r3, r3, #31
 8002418:	2b09      	cmp	r3, #9
 800241a:	bf94      	ite	ls
 800241c:	2301      	movls	r3, #1
 800241e:	2300      	movhi	r3, #0
 8002420:	b2db      	uxtb	r3, r3
 8002422:	e019      	b.n	8002458 <HAL_ADC_ConfigChannel+0x4b4>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800242c:	fa93 f3a3 	rbit	r3, r3
 8002430:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002432:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002434:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002436:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800243c:	2320      	movs	r3, #32
 800243e:	e003      	b.n	8002448 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002440:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002442:	fab3 f383 	clz	r3, r3
 8002446:	b2db      	uxtb	r3, r3
 8002448:	3301      	adds	r3, #1
 800244a:	f003 031f 	and.w	r3, r3, #31
 800244e:	2b09      	cmp	r3, #9
 8002450:	bf94      	ite	ls
 8002452:	2301      	movls	r3, #1
 8002454:	2300      	movhi	r3, #0
 8002456:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002458:	2b00      	cmp	r3, #0
 800245a:	d079      	beq.n	8002550 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002464:	2b00      	cmp	r3, #0
 8002466:	d107      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x4d4>
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	0e9b      	lsrs	r3, r3, #26
 800246e:	3301      	adds	r3, #1
 8002470:	069b      	lsls	r3, r3, #26
 8002472:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002476:	e015      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x500>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002480:	fa93 f3a3 	rbit	r3, r3
 8002484:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002486:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002488:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800248a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002490:	2320      	movs	r3, #32
 8002492:	e003      	b.n	800249c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002496:	fab3 f383 	clz	r3, r3
 800249a:	b2db      	uxtb	r3, r3
 800249c:	3301      	adds	r3, #1
 800249e:	069b      	lsls	r3, r3, #26
 80024a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d109      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x520>
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	0e9b      	lsrs	r3, r3, #26
 80024b6:	3301      	adds	r3, #1
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	e017      	b.n	80024f4 <HAL_ADC_ConfigChannel+0x550>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024cc:	fa93 f3a3 	rbit	r3, r3
 80024d0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80024d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024d4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80024d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80024dc:	2320      	movs	r3, #32
 80024de:	e003      	b.n	80024e8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80024e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024e2:	fab3 f383 	clz	r3, r3
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	3301      	adds	r3, #1
 80024ea:	f003 031f 	and.w	r3, r3, #31
 80024ee:	2101      	movs	r1, #1
 80024f0:	fa01 f303 	lsl.w	r3, r1, r3
 80024f4:	ea42 0103 	orr.w	r1, r2, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002500:	2b00      	cmp	r3, #0
 8002502:	d10a      	bne.n	800251a <HAL_ADC_ConfigChannel+0x576>
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	0e9b      	lsrs	r3, r3, #26
 800250a:	3301      	adds	r3, #1
 800250c:	f003 021f 	and.w	r2, r3, #31
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	051b      	lsls	r3, r3, #20
 8002518:	e018      	b.n	800254c <HAL_ADC_ConfigChannel+0x5a8>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002522:	fa93 f3a3 	rbit	r3, r3
 8002526:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800252a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800252c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002532:	2320      	movs	r3, #32
 8002534:	e003      	b.n	800253e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002538:	fab3 f383 	clz	r3, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	3301      	adds	r3, #1
 8002540:	f003 021f 	and.w	r2, r3, #31
 8002544:	4613      	mov	r3, r2
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	4413      	add	r3, r2
 800254a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800254c:	430b      	orrs	r3, r1
 800254e:	e07e      	b.n	800264e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002558:	2b00      	cmp	r3, #0
 800255a:	d107      	bne.n	800256c <HAL_ADC_ConfigChannel+0x5c8>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	0e9b      	lsrs	r3, r3, #26
 8002562:	3301      	adds	r3, #1
 8002564:	069b      	lsls	r3, r3, #26
 8002566:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800256a:	e015      	b.n	8002598 <HAL_ADC_ConfigChannel+0x5f4>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002574:	fa93 f3a3 	rbit	r3, r3
 8002578:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800257a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800257c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800257e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002584:	2320      	movs	r3, #32
 8002586:	e003      	b.n	8002590 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258a:	fab3 f383 	clz	r3, r3
 800258e:	b2db      	uxtb	r3, r3
 8002590:	3301      	adds	r3, #1
 8002592:	069b      	lsls	r3, r3, #26
 8002594:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d109      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x614>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	0e9b      	lsrs	r3, r3, #26
 80025aa:	3301      	adds	r3, #1
 80025ac:	f003 031f 	and.w	r3, r3, #31
 80025b0:	2101      	movs	r1, #1
 80025b2:	fa01 f303 	lsl.w	r3, r1, r3
 80025b6:	e017      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x644>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025be:	6a3b      	ldr	r3, [r7, #32]
 80025c0:	fa93 f3a3 	rbit	r3, r3
 80025c4:	61fb      	str	r3, [r7, #28]
  return result;
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80025d0:	2320      	movs	r3, #32
 80025d2:	e003      	b.n	80025dc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80025d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d6:	fab3 f383 	clz	r3, r3
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	3301      	adds	r3, #1
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	2101      	movs	r1, #1
 80025e4:	fa01 f303 	lsl.w	r3, r1, r3
 80025e8:	ea42 0103 	orr.w	r1, r2, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10d      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x670>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	0e9b      	lsrs	r3, r3, #26
 80025fe:	3301      	adds	r3, #1
 8002600:	f003 021f 	and.w	r2, r3, #31
 8002604:	4613      	mov	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	3b1e      	subs	r3, #30
 800260c:	051b      	lsls	r3, r3, #20
 800260e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002612:	e01b      	b.n	800264c <HAL_ADC_ConfigChannel+0x6a8>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	fa93 f3a3 	rbit	r3, r3
 8002620:	613b      	str	r3, [r7, #16]
  return result;
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800262c:	2320      	movs	r3, #32
 800262e:	e003      	b.n	8002638 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	fab3 f383 	clz	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	3301      	adds	r3, #1
 800263a:	f003 021f 	and.w	r2, r3, #31
 800263e:	4613      	mov	r3, r2
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	4413      	add	r3, r2
 8002644:	3b1e      	subs	r3, #30
 8002646:	051b      	lsls	r3, r3, #20
 8002648:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800264c:	430b      	orrs	r3, r1
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	6892      	ldr	r2, [r2, #8]
 8002652:	4619      	mov	r1, r3
 8002654:	f7ff fa08 	bl	8001a68 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <HAL_ADC_ConfigChannel+0x6e0>)
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80be 	beq.w	80027e2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800266e:	d004      	beq.n	800267a <HAL_ADC_ConfigChannel+0x6d6>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a04      	ldr	r2, [pc, #16]	; (8002688 <HAL_ADC_ConfigChannel+0x6e4>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d10a      	bne.n	8002690 <HAL_ADC_ConfigChannel+0x6ec>
 800267a:	4b04      	ldr	r3, [pc, #16]	; (800268c <HAL_ADC_ConfigChannel+0x6e8>)
 800267c:	e009      	b.n	8002692 <HAL_ADC_ConfigChannel+0x6ee>
 800267e:	bf00      	nop
 8002680:	407f0000 	.word	0x407f0000
 8002684:	80080000 	.word	0x80080000
 8002688:	50000100 	.word	0x50000100
 800268c:	50000300 	.word	0x50000300
 8002690:	4b59      	ldr	r3, [pc, #356]	; (80027f8 <HAL_ADC_ConfigChannel+0x854>)
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff f910 	bl	80018b8 <LL_ADC_GetCommonPathInternalCh>
 8002698:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a56      	ldr	r2, [pc, #344]	; (80027fc <HAL_ADC_ConfigChannel+0x858>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d004      	beq.n	80026b0 <HAL_ADC_ConfigChannel+0x70c>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a55      	ldr	r2, [pc, #340]	; (8002800 <HAL_ADC_ConfigChannel+0x85c>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d13a      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80026b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d134      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026c4:	d005      	beq.n	80026d2 <HAL_ADC_ConfigChannel+0x72e>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a4e      	ldr	r2, [pc, #312]	; (8002804 <HAL_ADC_ConfigChannel+0x860>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	f040 8085 	bne.w	80027dc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026da:	d004      	beq.n	80026e6 <HAL_ADC_ConfigChannel+0x742>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a49      	ldr	r2, [pc, #292]	; (8002808 <HAL_ADC_ConfigChannel+0x864>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d101      	bne.n	80026ea <HAL_ADC_ConfigChannel+0x746>
 80026e6:	4a49      	ldr	r2, [pc, #292]	; (800280c <HAL_ADC_ConfigChannel+0x868>)
 80026e8:	e000      	b.n	80026ec <HAL_ADC_ConfigChannel+0x748>
 80026ea:	4a43      	ldr	r2, [pc, #268]	; (80027f8 <HAL_ADC_ConfigChannel+0x854>)
 80026ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80026f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026f4:	4619      	mov	r1, r3
 80026f6:	4610      	mov	r0, r2
 80026f8:	f7ff f8cb 	bl	8001892 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026fc:	4b44      	ldr	r3, [pc, #272]	; (8002810 <HAL_ADC_ConfigChannel+0x86c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	099b      	lsrs	r3, r3, #6
 8002702:	4a44      	ldr	r2, [pc, #272]	; (8002814 <HAL_ADC_ConfigChannel+0x870>)
 8002704:	fba2 2303 	umull	r2, r3, r2, r3
 8002708:	099b      	lsrs	r3, r3, #6
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	4613      	mov	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	4413      	add	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002716:	e002      	b.n	800271e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	3b01      	subs	r3, #1
 800271c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1f9      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002724:	e05a      	b.n	80027dc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a3b      	ldr	r2, [pc, #236]	; (8002818 <HAL_ADC_ConfigChannel+0x874>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d125      	bne.n	800277c <HAL_ADC_ConfigChannel+0x7d8>
 8002730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002734:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d11f      	bne.n	800277c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a31      	ldr	r2, [pc, #196]	; (8002808 <HAL_ADC_ConfigChannel+0x864>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d104      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x7ac>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a34      	ldr	r2, [pc, #208]	; (800281c <HAL_ADC_ConfigChannel+0x878>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d047      	beq.n	80027e0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002758:	d004      	beq.n	8002764 <HAL_ADC_ConfigChannel+0x7c0>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a2a      	ldr	r2, [pc, #168]	; (8002808 <HAL_ADC_ConfigChannel+0x864>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d101      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x7c4>
 8002764:	4a29      	ldr	r2, [pc, #164]	; (800280c <HAL_ADC_ConfigChannel+0x868>)
 8002766:	e000      	b.n	800276a <HAL_ADC_ConfigChannel+0x7c6>
 8002768:	4a23      	ldr	r2, [pc, #140]	; (80027f8 <HAL_ADC_ConfigChannel+0x854>)
 800276a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800276e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002772:	4619      	mov	r1, r3
 8002774:	4610      	mov	r0, r2
 8002776:	f7ff f88c 	bl	8001892 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800277a:	e031      	b.n	80027e0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a27      	ldr	r2, [pc, #156]	; (8002820 <HAL_ADC_ConfigChannel+0x87c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d12d      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002786:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800278a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d127      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <HAL_ADC_ConfigChannel+0x864>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d022      	beq.n	80027e2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027a4:	d004      	beq.n	80027b0 <HAL_ADC_ConfigChannel+0x80c>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a17      	ldr	r2, [pc, #92]	; (8002808 <HAL_ADC_ConfigChannel+0x864>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d101      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x810>
 80027b0:	4a16      	ldr	r2, [pc, #88]	; (800280c <HAL_ADC_ConfigChannel+0x868>)
 80027b2:	e000      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x812>
 80027b4:	4a10      	ldr	r2, [pc, #64]	; (80027f8 <HAL_ADC_ConfigChannel+0x854>)
 80027b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027be:	4619      	mov	r1, r3
 80027c0:	4610      	mov	r0, r2
 80027c2:	f7ff f866 	bl	8001892 <LL_ADC_SetCommonPathInternalCh>
 80027c6:	e00c      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027cc:	f043 0220 	orr.w	r2, r3, #32
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80027da:	e002      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027dc:	bf00      	nop
 80027de:	e000      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80027ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	37d8      	adds	r7, #216	; 0xd8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	50000700 	.word	0x50000700
 80027fc:	c3210000 	.word	0xc3210000
 8002800:	90c00010 	.word	0x90c00010
 8002804:	50000600 	.word	0x50000600
 8002808:	50000100 	.word	0x50000100
 800280c:	50000300 	.word	0x50000300
 8002810:	20000000 	.word	0x20000000
 8002814:	053e2d63 	.word	0x053e2d63
 8002818:	c7520000 	.word	0xc7520000
 800281c:	50000500 	.word	0x50000500
 8002820:	cb840000 	.word	0xcb840000

08002824 <LL_ADC_IsEnabled>:
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <LL_ADC_IsEnabled+0x18>
 8002838:	2301      	movs	r3, #1
 800283a:	e000      	b.n	800283e <LL_ADC_IsEnabled+0x1a>
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <LL_ADC_REG_IsConversionOngoing>:
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b04      	cmp	r3, #4
 800285c:	d101      	bne.n	8002862 <LL_ADC_REG_IsConversionOngoing+0x18>
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002870:	b590      	push	{r4, r7, lr}
 8002872:	b0a1      	sub	sp, #132	; 0x84
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800288a:	2302      	movs	r3, #2
 800288c:	e0e7      	b.n	8002a5e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002896:	2300      	movs	r3, #0
 8002898:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800289a:	2300      	movs	r3, #0
 800289c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028a6:	d102      	bne.n	80028ae <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028a8:	4b6f      	ldr	r3, [pc, #444]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	e009      	b.n	80028c2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a6e      	ldr	r2, [pc, #440]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d102      	bne.n	80028be <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80028b8:	4b6d      	ldr	r3, [pc, #436]	; (8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	e001      	b.n	80028c2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d10b      	bne.n	80028e0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028cc:	f043 0220 	orr.w	r2, r3, #32
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0be      	b.n	8002a5e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff ffb1 	bl	800284a <LL_ADC_REG_IsConversionOngoing>
 80028e8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff ffab 	bl	800284a <LL_ADC_REG_IsConversionOngoing>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f040 80a0 	bne.w	8002a3c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80028fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f040 809c 	bne.w	8002a3c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800290c:	d004      	beq.n	8002918 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a55      	ldr	r2, [pc, #340]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d101      	bne.n	800291c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002918:	4b56      	ldr	r3, [pc, #344]	; (8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800291a:	e000      	b.n	800291e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800291c:	4b56      	ldr	r3, [pc, #344]	; (8002a78 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800291e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d04b      	beq.n	80029c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002928:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800293a:	035b      	lsls	r3, r3, #13
 800293c:	430b      	orrs	r3, r1
 800293e:	431a      	orrs	r2, r3
 8002940:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002942:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800294c:	d004      	beq.n	8002958 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a45      	ldr	r2, [pc, #276]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d10f      	bne.n	8002978 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002958:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800295c:	f7ff ff62 	bl	8002824 <LL_ADC_IsEnabled>
 8002960:	4604      	mov	r4, r0
 8002962:	4841      	ldr	r0, [pc, #260]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002964:	f7ff ff5e 	bl	8002824 <LL_ADC_IsEnabled>
 8002968:	4603      	mov	r3, r0
 800296a:	4323      	orrs	r3, r4
 800296c:	2b00      	cmp	r3, #0
 800296e:	bf0c      	ite	eq
 8002970:	2301      	moveq	r3, #1
 8002972:	2300      	movne	r3, #0
 8002974:	b2db      	uxtb	r3, r3
 8002976:	e012      	b.n	800299e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002978:	483c      	ldr	r0, [pc, #240]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800297a:	f7ff ff53 	bl	8002824 <LL_ADC_IsEnabled>
 800297e:	4604      	mov	r4, r0
 8002980:	483b      	ldr	r0, [pc, #236]	; (8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002982:	f7ff ff4f 	bl	8002824 <LL_ADC_IsEnabled>
 8002986:	4603      	mov	r3, r0
 8002988:	431c      	orrs	r4, r3
 800298a:	483c      	ldr	r0, [pc, #240]	; (8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800298c:	f7ff ff4a 	bl	8002824 <LL_ADC_IsEnabled>
 8002990:	4603      	mov	r3, r0
 8002992:	4323      	orrs	r3, r4
 8002994:	2b00      	cmp	r3, #0
 8002996:	bf0c      	ite	eq
 8002998:	2301      	moveq	r3, #1
 800299a:	2300      	movne	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d056      	beq.n	8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029aa:	f023 030f 	bic.w	r3, r3, #15
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	6811      	ldr	r1, [r2, #0]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	6892      	ldr	r2, [r2, #8]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	431a      	orrs	r2, r3
 80029ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029bc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029be:	e047      	b.n	8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029ca:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029d4:	d004      	beq.n	80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a23      	ldr	r2, [pc, #140]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d10f      	bne.n	8002a00 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80029e0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029e4:	f7ff ff1e 	bl	8002824 <LL_ADC_IsEnabled>
 80029e8:	4604      	mov	r4, r0
 80029ea:	481f      	ldr	r0, [pc, #124]	; (8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80029ec:	f7ff ff1a 	bl	8002824 <LL_ADC_IsEnabled>
 80029f0:	4603      	mov	r3, r0
 80029f2:	4323      	orrs	r3, r4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	bf0c      	ite	eq
 80029f8:	2301      	moveq	r3, #1
 80029fa:	2300      	movne	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	e012      	b.n	8002a26 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002a00:	481a      	ldr	r0, [pc, #104]	; (8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002a02:	f7ff ff0f 	bl	8002824 <LL_ADC_IsEnabled>
 8002a06:	4604      	mov	r4, r0
 8002a08:	4819      	ldr	r0, [pc, #100]	; (8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002a0a:	f7ff ff0b 	bl	8002824 <LL_ADC_IsEnabled>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	431c      	orrs	r4, r3
 8002a12:	481a      	ldr	r0, [pc, #104]	; (8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002a14:	f7ff ff06 	bl	8002824 <LL_ADC_IsEnabled>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	4323      	orrs	r3, r4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	bf0c      	ite	eq
 8002a20:	2301      	moveq	r3, #1
 8002a22:	2300      	movne	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d012      	beq.n	8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a32:	f023 030f 	bic.w	r3, r3, #15
 8002a36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002a38:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a3a:	e009      	b.n	8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002a4e:	e000      	b.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a50:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a5a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3784      	adds	r7, #132	; 0x84
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd90      	pop	{r4, r7, pc}
 8002a66:	bf00      	nop
 8002a68:	50000100 	.word	0x50000100
 8002a6c:	50000400 	.word	0x50000400
 8002a70:	50000500 	.word	0x50000500
 8002a74:	50000300 	.word	0x50000300
 8002a78:	50000700 	.word	0x50000700
 8002a7c:	50000600 	.word	0x50000600

08002a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ab2:	4a04      	ldr	r2, [pc, #16]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	60d3      	str	r3, [r2, #12]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4907      	ldr	r1, [pc, #28]	; (8002b1c <__NVIC_EnableIRQ+0x38>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	db0a      	blt.n	8002b4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	490c      	ldr	r1, [pc, #48]	; (8002b6c <__NVIC_SetPriority+0x4c>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	0112      	lsls	r2, r2, #4
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	440b      	add	r3, r1
 8002b44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b48:	e00a      	b.n	8002b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4908      	ldr	r1, [pc, #32]	; (8002b70 <__NVIC_SetPriority+0x50>)
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3b04      	subs	r3, #4
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	761a      	strb	r2, [r3, #24]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000e100 	.word	0xe000e100
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b089      	sub	sp, #36	; 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f1c3 0307 	rsb	r3, r3, #7
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	bf28      	it	cs
 8002b92:	2304      	movcs	r3, #4
 8002b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d902      	bls.n	8002ba4 <NVIC_EncodePriority+0x30>
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3b03      	subs	r3, #3
 8002ba2:	e000      	b.n	8002ba6 <NVIC_EncodePriority+0x32>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc6:	43d9      	mvns	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	4313      	orrs	r3, r2
         );
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	; 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff ff4c 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
 8002bfc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bfe:	f7ff ff63 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	6978      	ldr	r0, [r7, #20]
 8002c0a:	f7ff ffb3 	bl	8002b74 <NVIC_EncodePriority>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c14:	4611      	mov	r1, r2
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff82 	bl	8002b20 <__NVIC_SetPriority>
}
 8002c1c:	bf00      	nop
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff ff56 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002c38:	bf00      	nop
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d005      	beq.n	8002c64 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2204      	movs	r2, #4
 8002c5c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	73fb      	strb	r3, [r7, #15]
 8002c62:	e037      	b.n	8002cd4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 020e 	bic.w	r2, r2, #14
 8002c72:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c82:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0201 	bic.w	r2, r2, #1
 8002c92:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c98:	f003 021f 	and.w	r2, r3, #31
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca6:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002cb0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00c      	beq.n	8002cd4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cc8:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002cd2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b084      	sub	sp, #16
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d00d      	beq.n	8002d26 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2204      	movs	r2, #4
 8002d0e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	73fb      	strb	r3, [r7, #15]
 8002d24:	e047      	b.n	8002db6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 020e 	bic.w	r2, r2, #14
 8002d34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f022 0201 	bic.w	r2, r2, #1
 8002d44:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	f003 021f 	and.w	r2, r3, #31
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	2101      	movs	r1, #1
 8002d64:	fa01 f202 	lsl.w	r2, r1, r2
 8002d68:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002d72:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00c      	beq.n	8002d96 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d8a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002d94:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	4798      	blx	r3
    }
  }
  return status;
 8002db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b087      	sub	sp, #28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dce:	e15a      	b.n	8003086 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ddc:	4013      	ands	r3, r2
 8002dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f000 814c 	beq.w	8003080 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 0303 	and.w	r3, r3, #3
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d005      	beq.n	8002e00 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d130      	bne.n	8002e62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e36:	2201      	movs	r2, #1
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4013      	ands	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	091b      	lsrs	r3, r3, #4
 8002e4c:	f003 0201 	and.w	r2, r3, #1
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	2b03      	cmp	r3, #3
 8002e6c:	d017      	beq.n	8002e9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	2203      	movs	r2, #3
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	4013      	ands	r3, r2
 8002e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d123      	bne.n	8002ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	08da      	lsrs	r2, r3, #3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3208      	adds	r2, #8
 8002eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	220f      	movs	r2, #15
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	08da      	lsrs	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3208      	adds	r2, #8
 8002eec:	6939      	ldr	r1, [r7, #16]
 8002eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	2203      	movs	r2, #3
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0203 	and.w	r2, r3, #3
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 80a6 	beq.w	8003080 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f34:	4b5b      	ldr	r3, [pc, #364]	; (80030a4 <HAL_GPIO_Init+0x2e4>)
 8002f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f38:	4a5a      	ldr	r2, [pc, #360]	; (80030a4 <HAL_GPIO_Init+0x2e4>)
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	6613      	str	r3, [r2, #96]	; 0x60
 8002f40:	4b58      	ldr	r3, [pc, #352]	; (80030a4 <HAL_GPIO_Init+0x2e4>)
 8002f42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	60bb      	str	r3, [r7, #8]
 8002f4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f4c:	4a56      	ldr	r2, [pc, #344]	; (80030a8 <HAL_GPIO_Init+0x2e8>)
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	089b      	lsrs	r3, r3, #2
 8002f52:	3302      	adds	r3, #2
 8002f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	220f      	movs	r2, #15
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f76:	d01f      	beq.n	8002fb8 <HAL_GPIO_Init+0x1f8>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a4c      	ldr	r2, [pc, #304]	; (80030ac <HAL_GPIO_Init+0x2ec>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d019      	beq.n	8002fb4 <HAL_GPIO_Init+0x1f4>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a4b      	ldr	r2, [pc, #300]	; (80030b0 <HAL_GPIO_Init+0x2f0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d013      	beq.n	8002fb0 <HAL_GPIO_Init+0x1f0>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a4a      	ldr	r2, [pc, #296]	; (80030b4 <HAL_GPIO_Init+0x2f4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d00d      	beq.n	8002fac <HAL_GPIO_Init+0x1ec>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a49      	ldr	r2, [pc, #292]	; (80030b8 <HAL_GPIO_Init+0x2f8>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d007      	beq.n	8002fa8 <HAL_GPIO_Init+0x1e8>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a48      	ldr	r2, [pc, #288]	; (80030bc <HAL_GPIO_Init+0x2fc>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d101      	bne.n	8002fa4 <HAL_GPIO_Init+0x1e4>
 8002fa0:	2305      	movs	r3, #5
 8002fa2:	e00a      	b.n	8002fba <HAL_GPIO_Init+0x1fa>
 8002fa4:	2306      	movs	r3, #6
 8002fa6:	e008      	b.n	8002fba <HAL_GPIO_Init+0x1fa>
 8002fa8:	2304      	movs	r3, #4
 8002faa:	e006      	b.n	8002fba <HAL_GPIO_Init+0x1fa>
 8002fac:	2303      	movs	r3, #3
 8002fae:	e004      	b.n	8002fba <HAL_GPIO_Init+0x1fa>
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	e002      	b.n	8002fba <HAL_GPIO_Init+0x1fa>
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e000      	b.n	8002fba <HAL_GPIO_Init+0x1fa>
 8002fb8:	2300      	movs	r3, #0
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	f002 0203 	and.w	r2, r2, #3
 8002fc0:	0092      	lsls	r2, r2, #2
 8002fc2:	4093      	lsls	r3, r2
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fca:	4937      	ldr	r1, [pc, #220]	; (80030a8 <HAL_GPIO_Init+0x2e8>)
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	089b      	lsrs	r3, r3, #2
 8002fd0:	3302      	adds	r3, #2
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fd8:	4b39      	ldr	r3, [pc, #228]	; (80030c0 <HAL_GPIO_Init+0x300>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ffc:	4a30      	ldr	r2, [pc, #192]	; (80030c0 <HAL_GPIO_Init+0x300>)
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003002:	4b2f      	ldr	r3, [pc, #188]	; (80030c0 <HAL_GPIO_Init+0x300>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	43db      	mvns	r3, r3
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	4013      	ands	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4313      	orrs	r3, r2
 8003024:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003026:	4a26      	ldr	r2, [pc, #152]	; (80030c0 <HAL_GPIO_Init+0x300>)
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800302c:	4b24      	ldr	r3, [pc, #144]	; (80030c0 <HAL_GPIO_Init+0x300>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	43db      	mvns	r3, r3
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4013      	ands	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d003      	beq.n	8003050 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003050:	4a1b      	ldr	r2, [pc, #108]	; (80030c0 <HAL_GPIO_Init+0x300>)
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003056:	4b1a      	ldr	r3, [pc, #104]	; (80030c0 <HAL_GPIO_Init+0x300>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	43db      	mvns	r3, r3
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	4013      	ands	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800307a:	4a11      	ldr	r2, [pc, #68]	; (80030c0 <HAL_GPIO_Init+0x300>)
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	3301      	adds	r3, #1
 8003084:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	fa22 f303 	lsr.w	r3, r2, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	f47f ae9d 	bne.w	8002dd0 <HAL_GPIO_Init+0x10>
  }
}
 8003096:	bf00      	nop
 8003098:	bf00      	nop
 800309a:	371c      	adds	r7, #28
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40010000 	.word	0x40010000
 80030ac:	48000400 	.word	0x48000400
 80030b0:	48000800 	.word	0x48000800
 80030b4:	48000c00 	.word	0x48000c00
 80030b8:	48001000 	.word	0x48001000
 80030bc:	48001400 	.word	0x48001400
 80030c0:	40010400 	.word	0x40010400

080030c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	807b      	strh	r3, [r7, #2]
 80030d0:	4613      	mov	r3, r2
 80030d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030d4:	787b      	ldrb	r3, [r7, #1]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030e0:	e002      	b.n	80030e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030e2:	887a      	ldrh	r2, [r7, #2]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030fe:	4b08      	ldr	r3, [pc, #32]	; (8003120 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	88fb      	ldrh	r3, [r7, #6]
 8003104:	4013      	ands	r3, r2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d006      	beq.n	8003118 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800310a:	4a05      	ldr	r2, [pc, #20]	; (8003120 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800310c:	88fb      	ldrh	r3, [r7, #6]
 800310e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f806 	bl	8003124 <HAL_GPIO_EXTI_Callback>
  }
}
 8003118:	bf00      	nop
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40010400 	.word	0x40010400

08003124 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d141      	bne.n	80031ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800314a:	4b4b      	ldr	r3, [pc, #300]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003156:	d131      	bne.n	80031bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003158:	4b47      	ldr	r3, [pc, #284]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800315a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800315e:	4a46      	ldr	r2, [pc, #280]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003160:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003164:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003168:	4b43      	ldr	r3, [pc, #268]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003170:	4a41      	ldr	r2, [pc, #260]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003172:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003176:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003178:	4b40      	ldr	r3, [pc, #256]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2232      	movs	r2, #50	; 0x32
 800317e:	fb02 f303 	mul.w	r3, r2, r3
 8003182:	4a3f      	ldr	r2, [pc, #252]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003184:	fba2 2303 	umull	r2, r3, r2, r3
 8003188:	0c9b      	lsrs	r3, r3, #18
 800318a:	3301      	adds	r3, #1
 800318c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800318e:	e002      	b.n	8003196 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	3b01      	subs	r3, #1
 8003194:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003196:	4b38      	ldr	r3, [pc, #224]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031a2:	d102      	bne.n	80031aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f2      	bne.n	8003190 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031aa:	4b33      	ldr	r3, [pc, #204]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031b6:	d158      	bne.n	800326a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e057      	b.n	800326c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031bc:	4b2e      	ldr	r3, [pc, #184]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031c2:	4a2d      	ldr	r2, [pc, #180]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80031cc:	e04d      	b.n	800326a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031d4:	d141      	bne.n	800325a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031d6:	4b28      	ldr	r3, [pc, #160]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e2:	d131      	bne.n	8003248 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031e4:	4b24      	ldr	r3, [pc, #144]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031ea:	4a23      	ldr	r2, [pc, #140]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031f4:	4b20      	ldr	r3, [pc, #128]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031fc:	4a1e      	ldr	r2, [pc, #120]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003202:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003204:	4b1d      	ldr	r3, [pc, #116]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2232      	movs	r2, #50	; 0x32
 800320a:	fb02 f303 	mul.w	r3, r2, r3
 800320e:	4a1c      	ldr	r2, [pc, #112]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003210:	fba2 2303 	umull	r2, r3, r2, r3
 8003214:	0c9b      	lsrs	r3, r3, #18
 8003216:	3301      	adds	r3, #1
 8003218:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800321a:	e002      	b.n	8003222 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	3b01      	subs	r3, #1
 8003220:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003222:	4b15      	ldr	r3, [pc, #84]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800322a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800322e:	d102      	bne.n	8003236 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1f2      	bne.n	800321c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003236:	4b10      	ldr	r3, [pc, #64]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003242:	d112      	bne.n	800326a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e011      	b.n	800326c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003248:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800324a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800324e:	4a0a      	ldr	r2, [pc, #40]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003254:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003258:	e007      	b.n	800326a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800325a:	4b07      	ldr	r3, [pc, #28]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003262:	4a05      	ldr	r2, [pc, #20]	; (8003278 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003264:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003268:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	40007000 	.word	0x40007000
 800327c:	20000000 	.word	0x20000000
 8003280:	431bde83 	.word	0x431bde83

08003284 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	4a04      	ldr	r2, [pc, #16]	; (80032a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800328e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003292:	6093      	str	r3, [r2, #8]
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	40007000 	.word	0x40007000

080032a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e306      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d075      	beq.n	80033ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032c2:	4b97      	ldr	r3, [pc, #604]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 030c 	and.w	r3, r3, #12
 80032ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032cc:	4b94      	ldr	r3, [pc, #592]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 0303 	and.w	r3, r3, #3
 80032d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	2b0c      	cmp	r3, #12
 80032da:	d102      	bne.n	80032e2 <HAL_RCC_OscConfig+0x3e>
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d002      	beq.n	80032e8 <HAL_RCC_OscConfig+0x44>
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d10b      	bne.n	8003300 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032e8:	4b8d      	ldr	r3, [pc, #564]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d05b      	beq.n	80033ac <HAL_RCC_OscConfig+0x108>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d157      	bne.n	80033ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e2e1      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003308:	d106      	bne.n	8003318 <HAL_RCC_OscConfig+0x74>
 800330a:	4b85      	ldr	r3, [pc, #532]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a84      	ldr	r2, [pc, #528]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	e01d      	b.n	8003354 <HAL_RCC_OscConfig+0xb0>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003320:	d10c      	bne.n	800333c <HAL_RCC_OscConfig+0x98>
 8003322:	4b7f      	ldr	r3, [pc, #508]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a7e      	ldr	r2, [pc, #504]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	4b7c      	ldr	r3, [pc, #496]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a7b      	ldr	r2, [pc, #492]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	e00b      	b.n	8003354 <HAL_RCC_OscConfig+0xb0>
 800333c:	4b78      	ldr	r3, [pc, #480]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a77      	ldr	r2, [pc, #476]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	4b75      	ldr	r3, [pc, #468]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a74      	ldr	r2, [pc, #464]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800334e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d013      	beq.n	8003384 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7fe fa7a 	bl	8001854 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003364:	f7fe fa76 	bl	8001854 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b64      	cmp	r3, #100	; 0x64
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e2a6      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003376:	4b6a      	ldr	r3, [pc, #424]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f0      	beq.n	8003364 <HAL_RCC_OscConfig+0xc0>
 8003382:	e014      	b.n	80033ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003384:	f7fe fa66 	bl	8001854 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800338c:	f7fe fa62 	bl	8001854 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b64      	cmp	r3, #100	; 0x64
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e292      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800339e:	4b60      	ldr	r3, [pc, #384]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0xe8>
 80033aa:	e000      	b.n	80033ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d075      	beq.n	80034a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033ba:	4b59      	ldr	r3, [pc, #356]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 030c 	and.w	r3, r3, #12
 80033c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c4:	4b56      	ldr	r3, [pc, #344]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	2b0c      	cmp	r3, #12
 80033d2:	d102      	bne.n	80033da <HAL_RCC_OscConfig+0x136>
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d002      	beq.n	80033e0 <HAL_RCC_OscConfig+0x13c>
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d11f      	bne.n	8003420 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033e0:	4b4f      	ldr	r3, [pc, #316]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_OscConfig+0x154>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e265      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f8:	4b49      	ldr	r3, [pc, #292]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	061b      	lsls	r3, r3, #24
 8003406:	4946      	ldr	r1, [pc, #280]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003408:	4313      	orrs	r3, r2
 800340a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800340c:	4b45      	ldr	r3, [pc, #276]	; (8003524 <HAL_RCC_OscConfig+0x280>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f7fd fbf1 	bl	8000bf8 <HAL_InitTick>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d043      	beq.n	80034a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e251      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d023      	beq.n	8003470 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003428:	4b3d      	ldr	r3, [pc, #244]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a3c      	ldr	r2, [pc, #240]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800342e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003434:	f7fe fa0e 	bl	8001854 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800343c:	f7fe fa0a 	bl	8001854 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e23a      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800344e:	4b34      	ldr	r3, [pc, #208]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800345a:	4b31      	ldr	r3, [pc, #196]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	061b      	lsls	r3, r3, #24
 8003468:	492d      	ldr	r1, [pc, #180]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 800346a:	4313      	orrs	r3, r2
 800346c:	604b      	str	r3, [r1, #4]
 800346e:	e01a      	b.n	80034a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003470:	4b2b      	ldr	r3, [pc, #172]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a2a      	ldr	r2, [pc, #168]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003476:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800347a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347c:	f7fe f9ea 	bl	8001854 <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003484:	f7fe f9e6 	bl	8001854 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e216      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003496:	4b22      	ldr	r3, [pc, #136]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1f0      	bne.n	8003484 <HAL_RCC_OscConfig+0x1e0>
 80034a2:	e000      	b.n	80034a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d041      	beq.n	8003536 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d01c      	beq.n	80034f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ba:	4b19      	ldr	r3, [pc, #100]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80034bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80034c2:	f043 0301 	orr.w	r3, r3, #1
 80034c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ca:	f7fe f9c3 	bl	8001854 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d2:	f7fe f9bf 	bl	8001854 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e1ef      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034e4:	4b0e      	ldr	r3, [pc, #56]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80034e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0ef      	beq.n	80034d2 <HAL_RCC_OscConfig+0x22e>
 80034f2:	e020      	b.n	8003536 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034f4:	4b0a      	ldr	r3, [pc, #40]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80034f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034fa:	4a09      	ldr	r2, [pc, #36]	; (8003520 <HAL_RCC_OscConfig+0x27c>)
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003504:	f7fe f9a6 	bl	8001854 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800350a:	e00d      	b.n	8003528 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800350c:	f7fe f9a2 	bl	8001854 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b02      	cmp	r3, #2
 8003518:	d906      	bls.n	8003528 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e1d2      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
 800351e:	bf00      	nop
 8003520:	40021000 	.word	0x40021000
 8003524:	200000c0 	.word	0x200000c0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003528:	4b8c      	ldr	r3, [pc, #560]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800352a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1ea      	bne.n	800350c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0304 	and.w	r3, r3, #4
 800353e:	2b00      	cmp	r3, #0
 8003540:	f000 80a6 	beq.w	8003690 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003544:	2300      	movs	r3, #0
 8003546:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003548:	4b84      	ldr	r3, [pc, #528]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800354a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800354c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_RCC_OscConfig+0x2b4>
 8003554:	2301      	movs	r3, #1
 8003556:	e000      	b.n	800355a <HAL_RCC_OscConfig+0x2b6>
 8003558:	2300      	movs	r3, #0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00d      	beq.n	800357a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800355e:	4b7f      	ldr	r3, [pc, #508]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003562:	4a7e      	ldr	r2, [pc, #504]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003568:	6593      	str	r3, [r2, #88]	; 0x58
 800356a:	4b7c      	ldr	r3, [pc, #496]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800356c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003576:	2301      	movs	r3, #1
 8003578:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800357a:	4b79      	ldr	r3, [pc, #484]	; (8003760 <HAL_RCC_OscConfig+0x4bc>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003582:	2b00      	cmp	r3, #0
 8003584:	d118      	bne.n	80035b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003586:	4b76      	ldr	r3, [pc, #472]	; (8003760 <HAL_RCC_OscConfig+0x4bc>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a75      	ldr	r2, [pc, #468]	; (8003760 <HAL_RCC_OscConfig+0x4bc>)
 800358c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003592:	f7fe f95f 	bl	8001854 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800359a:	f7fe f95b 	bl	8001854 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e18b      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035ac:	4b6c      	ldr	r3, [pc, #432]	; (8003760 <HAL_RCC_OscConfig+0x4bc>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f0      	beq.n	800359a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d108      	bne.n	80035d2 <HAL_RCC_OscConfig+0x32e>
 80035c0:	4b66      	ldr	r3, [pc, #408]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c6:	4a65      	ldr	r2, [pc, #404]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035d0:	e024      	b.n	800361c <HAL_RCC_OscConfig+0x378>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	2b05      	cmp	r3, #5
 80035d8:	d110      	bne.n	80035fc <HAL_RCC_OscConfig+0x358>
 80035da:	4b60      	ldr	r3, [pc, #384]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e0:	4a5e      	ldr	r2, [pc, #376]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035e2:	f043 0304 	orr.w	r3, r3, #4
 80035e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035ea:	4b5c      	ldr	r3, [pc, #368]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f0:	4a5a      	ldr	r2, [pc, #360]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035f2:	f043 0301 	orr.w	r3, r3, #1
 80035f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035fa:	e00f      	b.n	800361c <HAL_RCC_OscConfig+0x378>
 80035fc:	4b57      	ldr	r3, [pc, #348]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80035fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003602:	4a56      	ldr	r2, [pc, #344]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003604:	f023 0301 	bic.w	r3, r3, #1
 8003608:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800360c:	4b53      	ldr	r3, [pc, #332]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003612:	4a52      	ldr	r2, [pc, #328]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003614:	f023 0304 	bic.w	r3, r3, #4
 8003618:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d016      	beq.n	8003652 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003624:	f7fe f916 	bl	8001854 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800362a:	e00a      	b.n	8003642 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362c:	f7fe f912 	bl	8001854 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	; 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e140      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003642:	4b46      	ldr	r3, [pc, #280]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0ed      	beq.n	800362c <HAL_RCC_OscConfig+0x388>
 8003650:	e015      	b.n	800367e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003652:	f7fe f8ff 	bl	8001854 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003658:	e00a      	b.n	8003670 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fe f8fb 	bl	8001854 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	; 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e129      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003670:	4b3a      	ldr	r3, [pc, #232]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1ed      	bne.n	800365a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800367e:	7ffb      	ldrb	r3, [r7, #31]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d105      	bne.n	8003690 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003684:	4b35      	ldr	r3, [pc, #212]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003688:	4a34      	ldr	r2, [pc, #208]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800368a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800368e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0320 	and.w	r3, r3, #32
 8003698:	2b00      	cmp	r3, #0
 800369a:	d03c      	beq.n	8003716 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d01c      	beq.n	80036de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036a4:	4b2d      	ldr	r3, [pc, #180]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80036a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036aa:	4a2c      	ldr	r2, [pc, #176]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80036ac:	f043 0301 	orr.w	r3, r3, #1
 80036b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b4:	f7fe f8ce 	bl	8001854 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036bc:	f7fe f8ca 	bl	8001854 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e0fa      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036ce:	4b23      	ldr	r3, [pc, #140]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80036d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0ef      	beq.n	80036bc <HAL_RCC_OscConfig+0x418>
 80036dc:	e01b      	b.n	8003716 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036de:	4b1f      	ldr	r3, [pc, #124]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80036e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036e4:	4a1d      	ldr	r2, [pc, #116]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 80036e6:	f023 0301 	bic.w	r3, r3, #1
 80036ea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ee:	f7fe f8b1 	bl	8001854 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036f6:	f7fe f8ad 	bl	8001854 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e0dd      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003708:	4b14      	ldr	r3, [pc, #80]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800370a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1ef      	bne.n	80036f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 80d1 	beq.w	80038c2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003720:	4b0e      	ldr	r3, [pc, #56]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f003 030c 	and.w	r3, r3, #12
 8003728:	2b0c      	cmp	r3, #12
 800372a:	f000 808b 	beq.w	8003844 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d15e      	bne.n	80037f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003736:	4b09      	ldr	r3, [pc, #36]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a08      	ldr	r2, [pc, #32]	; (800375c <HAL_RCC_OscConfig+0x4b8>)
 800373c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003740:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003742:	f7fe f887 	bl	8001854 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003748:	e00c      	b.n	8003764 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374a:	f7fe f883 	bl	8001854 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d905      	bls.n	8003764 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e0b3      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003764:	4b59      	ldr	r3, [pc, #356]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1ec      	bne.n	800374a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003770:	4b56      	ldr	r3, [pc, #344]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003772:	68da      	ldr	r2, [r3, #12]
 8003774:	4b56      	ldr	r3, [pc, #344]	; (80038d0 <HAL_RCC_OscConfig+0x62c>)
 8003776:	4013      	ands	r3, r2
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6a11      	ldr	r1, [r2, #32]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003780:	3a01      	subs	r2, #1
 8003782:	0112      	lsls	r2, r2, #4
 8003784:	4311      	orrs	r1, r2
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800378a:	0212      	lsls	r2, r2, #8
 800378c:	4311      	orrs	r1, r2
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003792:	0852      	lsrs	r2, r2, #1
 8003794:	3a01      	subs	r2, #1
 8003796:	0552      	lsls	r2, r2, #21
 8003798:	4311      	orrs	r1, r2
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800379e:	0852      	lsrs	r2, r2, #1
 80037a0:	3a01      	subs	r2, #1
 80037a2:	0652      	lsls	r2, r2, #25
 80037a4:	4311      	orrs	r1, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80037aa:	06d2      	lsls	r2, r2, #27
 80037ac:	430a      	orrs	r2, r1
 80037ae:	4947      	ldr	r1, [pc, #284]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b4:	4b45      	ldr	r3, [pc, #276]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a44      	ldr	r2, [pc, #272]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037c0:	4b42      	ldr	r3, [pc, #264]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	4a41      	ldr	r2, [pc, #260]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037cc:	f7fe f842 	bl	8001854 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d4:	f7fe f83e 	bl	8001854 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e06e      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037e6:	4b39      	ldr	r3, [pc, #228]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0x530>
 80037f2:	e066      	b.n	80038c2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f4:	4b35      	ldr	r3, [pc, #212]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a34      	ldr	r2, [pc, #208]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 80037fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037fe:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003800:	4b32      	ldr	r3, [pc, #200]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	4a31      	ldr	r2, [pc, #196]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003806:	f023 0303 	bic.w	r3, r3, #3
 800380a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800380c:	4b2f      	ldr	r3, [pc, #188]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	4a2e      	ldr	r2, [pc, #184]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003812:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381c:	f7fe f81a 	bl	8001854 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003824:	f7fe f816 	bl	8001854 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e046      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003836:	4b25      	ldr	r3, [pc, #148]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x580>
 8003842:	e03e      	b.n	80038c2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e039      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003850:	4b1e      	ldr	r3, [pc, #120]	; (80038cc <HAL_RCC_OscConfig+0x628>)
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f003 0203 	and.w	r2, r3, #3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	429a      	cmp	r2, r3
 8003862:	d12c      	bne.n	80038be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	3b01      	subs	r3, #1
 8003870:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003872:	429a      	cmp	r2, r3
 8003874:	d123      	bne.n	80038be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003880:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003882:	429a      	cmp	r2, r3
 8003884:	d11b      	bne.n	80038be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003890:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003892:	429a      	cmp	r2, r3
 8003894:	d113      	bne.n	80038be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a0:	085b      	lsrs	r3, r3, #1
 80038a2:	3b01      	subs	r3, #1
 80038a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d109      	bne.n	80038be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b4:	085b      	lsrs	r3, r3, #1
 80038b6:	3b01      	subs	r3, #1
 80038b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d001      	beq.n	80038c2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3720      	adds	r7, #32
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000
 80038d0:	019f800c 	.word	0x019f800c

080038d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e11e      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038ec:	4b91      	ldr	r3, [pc, #580]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 030f 	and.w	r3, r3, #15
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d910      	bls.n	800391c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038fa:	4b8e      	ldr	r3, [pc, #568]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f023 020f 	bic.w	r2, r3, #15
 8003902:	498c      	ldr	r1, [pc, #560]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	4313      	orrs	r3, r2
 8003908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800390a:	4b8a      	ldr	r3, [pc, #552]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	429a      	cmp	r2, r3
 8003916:	d001      	beq.n	800391c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e106      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	d073      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b03      	cmp	r3, #3
 800392e:	d129      	bne.n	8003984 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003930:	4b81      	ldr	r3, [pc, #516]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e0f4      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003940:	f000 f9d0 	bl	8003ce4 <RCC_GetSysClockFreqFromPLLSource>
 8003944:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	4a7c      	ldr	r2, [pc, #496]	; (8003b3c <HAL_RCC_ClockConfig+0x268>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d93f      	bls.n	80039ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800394e:	4b7a      	ldr	r3, [pc, #488]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003962:	2b00      	cmp	r3, #0
 8003964:	d033      	beq.n	80039ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800396a:	2b00      	cmp	r3, #0
 800396c:	d12f      	bne.n	80039ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800396e:	4b72      	ldr	r3, [pc, #456]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003976:	4a70      	ldr	r2, [pc, #448]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800397c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	e024      	b.n	80039ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b02      	cmp	r3, #2
 800398a:	d107      	bne.n	800399c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800398c:	4b6a      	ldr	r3, [pc, #424]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d109      	bne.n	80039ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e0c6      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800399c:	4b66      	ldr	r3, [pc, #408]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e0be      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80039ac:	f000 f8ce 	bl	8003b4c <HAL_RCC_GetSysClockFreq>
 80039b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	4a61      	ldr	r2, [pc, #388]	; (8003b3c <HAL_RCC_ClockConfig+0x268>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d909      	bls.n	80039ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80039ba:	4b5f      	ldr	r3, [pc, #380]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039c2:	4a5d      	ldr	r2, [pc, #372]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 80039c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80039ca:	2380      	movs	r3, #128	; 0x80
 80039cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039ce:	4b5a      	ldr	r3, [pc, #360]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f023 0203 	bic.w	r2, r3, #3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	4957      	ldr	r1, [pc, #348]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e0:	f7fd ff38 	bl	8001854 <HAL_GetTick>
 80039e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e6:	e00a      	b.n	80039fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e8:	f7fd ff34 	bl	8001854 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e095      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039fe:	4b4e      	ldr	r3, [pc, #312]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 020c 	and.w	r2, r3, #12
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d1eb      	bne.n	80039e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d023      	beq.n	8003a64 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a28:	4b43      	ldr	r3, [pc, #268]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	4a42      	ldr	r2, [pc, #264]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a2e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a32:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d007      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a40:	4b3d      	ldr	r3, [pc, #244]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003a48:	4a3b      	ldr	r2, [pc, #236]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a4a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a4e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a50:	4b39      	ldr	r3, [pc, #228]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	4936      	ldr	r1, [pc, #216]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	608b      	str	r3, [r1, #8]
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2b80      	cmp	r3, #128	; 0x80
 8003a68:	d105      	bne.n	8003a76 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a6a:	4b33      	ldr	r3, [pc, #204]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	4a32      	ldr	r2, [pc, #200]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003a70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a74:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a76:	4b2f      	ldr	r3, [pc, #188]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 030f 	and.w	r3, r3, #15
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d21d      	bcs.n	8003ac0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a84:	4b2b      	ldr	r3, [pc, #172]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f023 020f 	bic.w	r2, r3, #15
 8003a8c:	4929      	ldr	r1, [pc, #164]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a94:	f7fd fede 	bl	8001854 <HAL_GetTick>
 8003a98:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a9a:	e00a      	b.n	8003ab2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a9c:	f7fd feda 	bl	8001854 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e03b      	b.n	8003b2a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab2:	4b20      	ldr	r3, [pc, #128]	; (8003b34 <HAL_RCC_ClockConfig+0x260>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 030f 	and.w	r3, r3, #15
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d1ed      	bne.n	8003a9c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d008      	beq.n	8003ade <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003acc:	4b1a      	ldr	r3, [pc, #104]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	4917      	ldr	r1, [pc, #92]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d009      	beq.n	8003afe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aea:	4b13      	ldr	r3, [pc, #76]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	490f      	ldr	r1, [pc, #60]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003afe:	f000 f825 	bl	8003b4c <HAL_RCC_GetSysClockFreq>
 8003b02:	4602      	mov	r2, r0
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <HAL_RCC_ClockConfig+0x264>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	091b      	lsrs	r3, r3, #4
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	490c      	ldr	r1, [pc, #48]	; (8003b40 <HAL_RCC_ClockConfig+0x26c>)
 8003b10:	5ccb      	ldrb	r3, [r1, r3]
 8003b12:	f003 031f 	and.w	r3, r3, #31
 8003b16:	fa22 f303 	lsr.w	r3, r2, r3
 8003b1a:	4a0a      	ldr	r2, [pc, #40]	; (8003b44 <HAL_RCC_ClockConfig+0x270>)
 8003b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <HAL_RCC_ClockConfig+0x274>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fd f868 	bl	8000bf8 <HAL_InitTick>
 8003b28:	4603      	mov	r3, r0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40022000 	.word	0x40022000
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	04c4b400 	.word	0x04c4b400
 8003b40:	08008bec 	.word	0x08008bec
 8003b44:	20000000 	.word	0x20000000
 8003b48:	200000c0 	.word	0x200000c0

08003b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b087      	sub	sp, #28
 8003b50:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b52:	4b2c      	ldr	r3, [pc, #176]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d102      	bne.n	8003b64 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b5e:	4b2a      	ldr	r3, [pc, #168]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	e047      	b.n	8003bf4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b64:	4b27      	ldr	r3, [pc, #156]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 030c 	and.w	r3, r3, #12
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d102      	bne.n	8003b76 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b70:	4b26      	ldr	r3, [pc, #152]	; (8003c0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b72:	613b      	str	r3, [r7, #16]
 8003b74:	e03e      	b.n	8003bf4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b76:	4b23      	ldr	r3, [pc, #140]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
 8003b7e:	2b0c      	cmp	r3, #12
 8003b80:	d136      	bne.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b82:	4b20      	ldr	r3, [pc, #128]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b8c:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	3301      	adds	r3, #1
 8003b98:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2b03      	cmp	r3, #3
 8003b9e:	d10c      	bne.n	8003bba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ba0:	4a1a      	ldr	r2, [pc, #104]	; (8003c0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba8:	4a16      	ldr	r2, [pc, #88]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003baa:	68d2      	ldr	r2, [r2, #12]
 8003bac:	0a12      	lsrs	r2, r2, #8
 8003bae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	617b      	str	r3, [r7, #20]
      break;
 8003bb8:	e00c      	b.n	8003bd4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bba:	4a13      	ldr	r2, [pc, #76]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc2:	4a10      	ldr	r2, [pc, #64]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bc4:	68d2      	ldr	r2, [r2, #12]
 8003bc6:	0a12      	lsrs	r2, r2, #8
 8003bc8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003bcc:	fb02 f303 	mul.w	r3, r2, r3
 8003bd0:	617b      	str	r3, [r7, #20]
      break;
 8003bd2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bd4:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	0e5b      	lsrs	r3, r3, #25
 8003bda:	f003 0303 	and.w	r3, r3, #3
 8003bde:	3301      	adds	r3, #1
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	e001      	b.n	8003bf4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003bf4:	693b      	ldr	r3, [r7, #16]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	40021000 	.word	0x40021000
 8003c08:	00f42400 	.word	0x00f42400
 8003c0c:	016e3600 	.word	0x016e3600

08003c10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c14:	4b03      	ldr	r3, [pc, #12]	; (8003c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c16:	681b      	ldr	r3, [r3, #0]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	20000000 	.word	0x20000000

08003c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c2c:	f7ff fff0 	bl	8003c10 <HAL_RCC_GetHCLKFreq>
 8003c30:	4602      	mov	r2, r0
 8003c32:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	0a1b      	lsrs	r3, r3, #8
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	4904      	ldr	r1, [pc, #16]	; (8003c50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c3e:	5ccb      	ldrb	r3, [r1, r3]
 8003c40:	f003 031f 	and.w	r3, r3, #31
 8003c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	08008bfc 	.word	0x08008bfc

08003c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c58:	f7ff ffda 	bl	8003c10 <HAL_RCC_GetHCLKFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	0adb      	lsrs	r3, r3, #11
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	4904      	ldr	r1, [pc, #16]	; (8003c7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c6a:	5ccb      	ldrb	r3, [r1, r3]
 8003c6c:	f003 031f 	and.w	r3, r3, #31
 8003c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	08008bfc 	.word	0x08008bfc

08003c80 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	220f      	movs	r2, #15
 8003c8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003c90:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <HAL_RCC_GetClockConfig+0x5c>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 0203 	and.w	r2, r3, #3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <HAL_RCC_GetClockConfig+0x5c>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003ca8:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <HAL_RCC_GetClockConfig+0x5c>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003cb4:	4b09      	ldr	r3, [pc, #36]	; (8003cdc <HAL_RCC_GetClockConfig+0x5c>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	08db      	lsrs	r3, r3, #3
 8003cba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003cc2:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <HAL_RCC_GetClockConfig+0x60>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 020f 	and.w	r2, r3, #15
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	601a      	str	r2, [r3, #0]
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40022000 	.word	0x40022000

08003ce4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cea:	4b1e      	ldr	r3, [pc, #120]	; (8003d64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	; (8003d64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	091b      	lsrs	r3, r3, #4
 8003cfa:	f003 030f 	and.w	r3, r3, #15
 8003cfe:	3301      	adds	r3, #1
 8003d00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	2b03      	cmp	r3, #3
 8003d06:	d10c      	bne.n	8003d22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d08:	4a17      	ldr	r2, [pc, #92]	; (8003d68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d10:	4a14      	ldr	r2, [pc, #80]	; (8003d64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d12:	68d2      	ldr	r2, [r2, #12]
 8003d14:	0a12      	lsrs	r2, r2, #8
 8003d16:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d1a:	fb02 f303 	mul.w	r3, r2, r3
 8003d1e:	617b      	str	r3, [r7, #20]
    break;
 8003d20:	e00c      	b.n	8003d3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d22:	4a12      	ldr	r2, [pc, #72]	; (8003d6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2a:	4a0e      	ldr	r2, [pc, #56]	; (8003d64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d2c:	68d2      	ldr	r2, [r2, #12]
 8003d2e:	0a12      	lsrs	r2, r2, #8
 8003d30:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d34:	fb02 f303 	mul.w	r3, r2, r3
 8003d38:	617b      	str	r3, [r7, #20]
    break;
 8003d3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d3c:	4b09      	ldr	r3, [pc, #36]	; (8003d64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	0e5b      	lsrs	r3, r3, #25
 8003d42:	f003 0303 	and.w	r3, r3, #3
 8003d46:	3301      	adds	r3, #1
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003d56:	687b      	ldr	r3, [r7, #4]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	371c      	adds	r7, #28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	40021000 	.word	0x40021000
 8003d68:	016e3600 	.word	0x016e3600
 8003d6c:	00f42400 	.word	0x00f42400

08003d70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d78:	2300      	movs	r3, #0
 8003d7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f000 8098 	beq.w	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d92:	4b43      	ldr	r3, [pc, #268]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10d      	bne.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d9e:	4b40      	ldr	r3, [pc, #256]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da2:	4a3f      	ldr	r2, [pc, #252]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003da8:	6593      	str	r3, [r2, #88]	; 0x58
 8003daa:	4b3d      	ldr	r3, [pc, #244]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003db6:	2301      	movs	r3, #1
 8003db8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dba:	4b3a      	ldr	r3, [pc, #232]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a39      	ldr	r2, [pc, #228]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dc6:	f7fd fd45 	bl	8001854 <HAL_GetTick>
 8003dca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dcc:	e009      	b.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dce:	f7fd fd41 	bl	8001854 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d902      	bls.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	74fb      	strb	r3, [r7, #19]
        break;
 8003de0:	e005      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003de2:	4b30      	ldr	r3, [pc, #192]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0ef      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003dee:	7cfb      	ldrb	r3, [r7, #19]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d159      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003df4:	4b2a      	ldr	r3, [pc, #168]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dfe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d01e      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d019      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e10:	4b23      	ldr	r3, [pc, #140]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e1c:	4b20      	ldr	r3, [pc, #128]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e22:	4a1f      	ldr	r2, [pc, #124]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e32:	4a1b      	ldr	r2, [pc, #108]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e3c:	4a18      	ldr	r2, [pc, #96]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d016      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7fd fd01 	bl	8001854 <HAL_GetTick>
 8003e52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e54:	e00b      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fd fcfd 	bl	8001854 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d902      	bls.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	74fb      	strb	r3, [r7, #19]
            break;
 8003e6c:	e006      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0ec      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003e7c:	7cfb      	ldrb	r3, [r7, #19]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d10b      	bne.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e82:	4b07      	ldr	r3, [pc, #28]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e90:	4903      	ldr	r1, [pc, #12]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e98:	e008      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e9a:	7cfb      	ldrb	r3, [r7, #19]
 8003e9c:	74bb      	strb	r3, [r7, #18]
 8003e9e:	e005      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	7cfb      	ldrb	r3, [r7, #19]
 8003eaa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003eac:	7c7b      	ldrb	r3, [r7, #17]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d105      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eb2:	4ba7      	ldr	r3, [pc, #668]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb6:	4aa6      	ldr	r2, [pc, #664]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ebc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eca:	4ba1      	ldr	r3, [pc, #644]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed0:	f023 0203 	bic.w	r2, r3, #3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	499d      	ldr	r1, [pc, #628]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003eec:	4b98      	ldr	r3, [pc, #608]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef2:	f023 020c 	bic.w	r2, r3, #12
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	4995      	ldr	r1, [pc, #596]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f0e:	4b90      	ldr	r3, [pc, #576]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	498c      	ldr	r1, [pc, #560]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0308 	and.w	r3, r3, #8
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00a      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f30:	4b87      	ldr	r3, [pc, #540]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f36:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	4984      	ldr	r1, [pc, #528]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0310 	and.w	r3, r3, #16
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00a      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f52:	4b7f      	ldr	r3, [pc, #508]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	497b      	ldr	r1, [pc, #492]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0320 	and.w	r3, r3, #32
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f74:	4b76      	ldr	r3, [pc, #472]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	4973      	ldr	r1, [pc, #460]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00a      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f96:	4b6e      	ldr	r3, [pc, #440]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	496a      	ldr	r1, [pc, #424]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00a      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fb8:	4b65      	ldr	r3, [pc, #404]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fbe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	4962      	ldr	r1, [pc, #392]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00a      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fda:	4b5d      	ldr	r3, [pc, #372]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	4959      	ldr	r1, [pc, #356]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d00a      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ffc:	4b54      	ldr	r3, [pc, #336]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004002:	f023 0203 	bic.w	r2, r3, #3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400a:	4951      	ldr	r1, [pc, #324]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00a      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800401e:	4b4c      	ldr	r3, [pc, #304]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004024:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	4948      	ldr	r1, [pc, #288]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800402e:	4313      	orrs	r3, r2
 8004030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800403c:	2b00      	cmp	r3, #0
 800403e:	d015      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004040:	4b43      	ldr	r3, [pc, #268]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004046:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404e:	4940      	ldr	r1, [pc, #256]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004050:	4313      	orrs	r3, r2
 8004052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800405e:	d105      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004060:	4b3b      	ldr	r3, [pc, #236]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	4a3a      	ldr	r2, [pc, #232]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004066:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800406a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004074:	2b00      	cmp	r3, #0
 8004076:	d015      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004078:	4b35      	ldr	r3, [pc, #212]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004086:	4932      	ldr	r1, [pc, #200]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004096:	d105      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004098:	4b2d      	ldr	r3, [pc, #180]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4a2c      	ldr	r2, [pc, #176]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040a2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d015      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80040b0:	4b27      	ldr	r3, [pc, #156]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040be:	4924      	ldr	r1, [pc, #144]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040ce:	d105      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040d0:	4b1f      	ldr	r3, [pc, #124]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	4a1e      	ldr	r2, [pc, #120]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d015      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040e8:	4b19      	ldr	r3, [pc, #100]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f6:	4916      	ldr	r1, [pc, #88]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004102:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004106:	d105      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004108:	4b11      	ldr	r3, [pc, #68]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a10      	ldr	r2, [pc, #64]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004112:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d019      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004126:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	4908      	ldr	r1, [pc, #32]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800413e:	d109      	bne.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004140:	4b03      	ldr	r3, [pc, #12]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4a02      	ldr	r2, [pc, #8]	; (8004150 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004146:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800414a:	60d3      	str	r3, [r2, #12]
 800414c:	e002      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800414e:	bf00      	nop
 8004150:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d015      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004160:	4b29      	ldr	r3, [pc, #164]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004166:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416e:	4926      	ldr	r1, [pc, #152]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004170:	4313      	orrs	r3, r2
 8004172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800417e:	d105      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004180:	4b21      	ldr	r3, [pc, #132]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	4a20      	ldr	r2, [pc, #128]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004186:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800418a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d015      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004198:	4b1b      	ldr	r3, [pc, #108]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a6:	4918      	ldr	r1, [pc, #96]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b6:	d105      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041b8:	4b13      	ldr	r3, [pc, #76]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4a12      	ldr	r2, [pc, #72]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041c2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d015      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80041d0:	4b0d      	ldr	r3, [pc, #52]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041de:	490a      	ldr	r1, [pc, #40]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041ee:	d105      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	4a04      	ldr	r2, [pc, #16]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80041fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3718      	adds	r7, #24
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	40021000 	.word	0x40021000

0800420c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e049      	b.n	80042b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d106      	bne.n	8004238 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f841 	bl	80042ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3304      	adds	r3, #4
 8004248:	4619      	mov	r1, r3
 800424a:	4610      	mov	r0, r2
 800424c:	f000 fbca 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b083      	sub	sp, #12
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
	...

080042d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b085      	sub	sp, #20
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d001      	beq.n	80042e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e054      	b.n	8004392 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2202      	movs	r2, #2
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68da      	ldr	r2, [r3, #12]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0201 	orr.w	r2, r2, #1
 80042fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a26      	ldr	r2, [pc, #152]	; (80043a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d022      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004312:	d01d      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a22      	ldr	r2, [pc, #136]	; (80043a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d018      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a21      	ldr	r2, [pc, #132]	; (80043a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d013      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a1f      	ldr	r2, [pc, #124]	; (80043ac <HAL_TIM_Base_Start_IT+0xdc>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d00e      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a1e      	ldr	r2, [pc, #120]	; (80043b0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d009      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1c      	ldr	r2, [pc, #112]	; (80043b4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d004      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0x80>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a1b      	ldr	r2, [pc, #108]	; (80043b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d115      	bne.n	800437c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	4b19      	ldr	r3, [pc, #100]	; (80043bc <HAL_TIM_Base_Start_IT+0xec>)
 8004358:	4013      	ands	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b06      	cmp	r3, #6
 8004360:	d015      	beq.n	800438e <HAL_TIM_Base_Start_IT+0xbe>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004368:	d011      	beq.n	800438e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f042 0201 	orr.w	r2, r2, #1
 8004378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800437a:	e008      	b.n	800438e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0201 	orr.w	r2, r2, #1
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	e000      	b.n	8004390 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40000400 	.word	0x40000400
 80043a8:	40000800 	.word	0x40000800
 80043ac:	40000c00 	.word	0x40000c00
 80043b0:	40013400 	.word	0x40013400
 80043b4:	40014000 	.word	0x40014000
 80043b8:	40015000 	.word	0x40015000
 80043bc:	00010007 	.word	0x00010007

080043c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e049      	b.n	8004466 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d106      	bne.n	80043ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7fc fe94 	bl	8001114 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3304      	adds	r3, #4
 80043fc:	4619      	mov	r1, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	f000 faf0 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b082      	sub	sp, #8
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b02      	cmp	r3, #2
 8004482:	d122      	bne.n	80044ca <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b02      	cmp	r3, #2
 8004490:	d11b      	bne.n	80044ca <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f06f 0202 	mvn.w	r2, #2
 800449a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 fa79 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 80044b6:	e005      	b.n	80044c4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fa6b 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fa7c 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d122      	bne.n	800451e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	f003 0304 	and.w	r3, r3, #4
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d11b      	bne.n	800451e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f06f 0204 	mvn.w	r2, #4
 80044ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004500:	2b00      	cmp	r3, #0
 8004502:	d003      	beq.n	800450c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fa4f 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 800450a:	e005      	b.n	8004518 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fa41 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fa52 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	f003 0308 	and.w	r3, r3, #8
 8004528:	2b08      	cmp	r3, #8
 800452a:	d122      	bne.n	8004572 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f003 0308 	and.w	r3, r3, #8
 8004536:	2b08      	cmp	r3, #8
 8004538:	d11b      	bne.n	8004572 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f06f 0208 	mvn.w	r2, #8
 8004542:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2204      	movs	r2, #4
 8004548:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fa25 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 800455e:	e005      	b.n	800456c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 fa17 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fa28 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	f003 0310 	and.w	r3, r3, #16
 800457c:	2b10      	cmp	r3, #16
 800457e:	d122      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	f003 0310 	and.w	r3, r3, #16
 800458a:	2b10      	cmp	r3, #16
 800458c:	d11b      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f06f 0210 	mvn.w	r2, #16
 8004596:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2208      	movs	r2, #8
 800459c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	69db      	ldr	r3, [r3, #28]
 80045a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 f9fb 	bl	80049a8 <HAL_TIM_IC_CaptureCallback>
 80045b2:	e005      	b.n	80045c0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 f9ed 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f9fe 	bl	80049bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d10e      	bne.n	80045f2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d107      	bne.n	80045f2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f06f 0201 	mvn.w	r2, #1
 80045ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f7fc fac7 	bl	8000b80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045fc:	2b80      	cmp	r3, #128	; 0x80
 80045fe:	d10e      	bne.n	800461e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800460a:	2b80      	cmp	r3, #128	; 0x80
 800460c:	d107      	bne.n	800461e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f001 f82b 	bl	8005674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004628:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800462c:	d10e      	bne.n	800464c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004638:	2b80      	cmp	r3, #128	; 0x80
 800463a:	d107      	bne.n	800464c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f001 f81e 	bl	8005688 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004656:	2b40      	cmp	r3, #64	; 0x40
 8004658:	d10e      	bne.n	8004678 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004664:	2b40      	cmp	r3, #64	; 0x40
 8004666:	d107      	bne.n	8004678 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f9ac 	bl	80049d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b20      	cmp	r3, #32
 8004684:	d10e      	bne.n	80046a4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f003 0320 	and.w	r3, r3, #32
 8004690:	2b20      	cmp	r3, #32
 8004692:	d107      	bne.n	80046a4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f06f 0220 	mvn.w	r2, #32
 800469c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 ffde 	bl	8005660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046b2:	d10f      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046c2:	d107      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80046cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 ffe4 	bl	800569c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046e2:	d10f      	bne.n	8004704 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046f2:	d107      	bne.n	8004704 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80046fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 ffd6 	bl	80056b0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800470e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004712:	d10f      	bne.n	8004734 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800471e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004722:	d107      	bne.n	8004734 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800472c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 ffc8 	bl	80056c4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800473e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004742:	d10f      	bne.n	8004764 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800474e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004752:	d107      	bne.n	8004764 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800475c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 ffba 	bl	80056d8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004764:	bf00      	nop
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004778:	2300      	movs	r3, #0
 800477a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004782:	2b01      	cmp	r3, #1
 8004784:	d101      	bne.n	800478a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004786:	2302      	movs	r3, #2
 8004788:	e0ff      	b.n	800498a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b14      	cmp	r3, #20
 8004796:	f200 80f0 	bhi.w	800497a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800479a:	a201      	add	r2, pc, #4	; (adr r2, 80047a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800479c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a0:	080047f5 	.word	0x080047f5
 80047a4:	0800497b 	.word	0x0800497b
 80047a8:	0800497b 	.word	0x0800497b
 80047ac:	0800497b 	.word	0x0800497b
 80047b0:	08004835 	.word	0x08004835
 80047b4:	0800497b 	.word	0x0800497b
 80047b8:	0800497b 	.word	0x0800497b
 80047bc:	0800497b 	.word	0x0800497b
 80047c0:	08004877 	.word	0x08004877
 80047c4:	0800497b 	.word	0x0800497b
 80047c8:	0800497b 	.word	0x0800497b
 80047cc:	0800497b 	.word	0x0800497b
 80047d0:	080048b7 	.word	0x080048b7
 80047d4:	0800497b 	.word	0x0800497b
 80047d8:	0800497b 	.word	0x0800497b
 80047dc:	0800497b 	.word	0x0800497b
 80047e0:	080048f9 	.word	0x080048f9
 80047e4:	0800497b 	.word	0x0800497b
 80047e8:	0800497b 	.word	0x0800497b
 80047ec:	0800497b 	.word	0x0800497b
 80047f0:	08004939 	.word	0x08004939
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68b9      	ldr	r1, [r7, #8]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 f99a 	bl	8004b34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699a      	ldr	r2, [r3, #24]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0208 	orr.w	r2, r2, #8
 800480e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699a      	ldr	r2, [r3, #24]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f022 0204 	bic.w	r2, r2, #4
 800481e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6999      	ldr	r1, [r3, #24]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	691a      	ldr	r2, [r3, #16]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	619a      	str	r2, [r3, #24]
      break;
 8004832:	e0a5      	b.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	4618      	mov	r0, r3
 800483c:	f000 fa14 	bl	8004c68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800484e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699a      	ldr	r2, [r3, #24]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800485e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6999      	ldr	r1, [r3, #24]
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	021a      	lsls	r2, r3, #8
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	430a      	orrs	r2, r1
 8004872:	619a      	str	r2, [r3, #24]
      break;
 8004874:	e084      	b.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68b9      	ldr	r1, [r7, #8]
 800487c:	4618      	mov	r0, r3
 800487e:	f000 fa87 	bl	8004d90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69da      	ldr	r2, [r3, #28]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f042 0208 	orr.w	r2, r2, #8
 8004890:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	69da      	ldr	r2, [r3, #28]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0204 	bic.w	r2, r2, #4
 80048a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	69d9      	ldr	r1, [r3, #28]
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	61da      	str	r2, [r3, #28]
      break;
 80048b4:	e064      	b.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 faf9 	bl	8004eb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69da      	ldr	r2, [r3, #28]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	69d9      	ldr	r1, [r3, #28]
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	021a      	lsls	r2, r3, #8
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	61da      	str	r2, [r3, #28]
      break;
 80048f6:	e043      	b.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68b9      	ldr	r1, [r7, #8]
 80048fe:	4618      	mov	r0, r3
 8004900:	f000 fb6c 	bl	8004fdc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0208 	orr.w	r2, r2, #8
 8004912:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 0204 	bic.w	r2, r2, #4
 8004922:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	430a      	orrs	r2, r1
 8004934:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004936:	e023      	b.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68b9      	ldr	r1, [r7, #8]
 800493e:	4618      	mov	r0, r3
 8004940:	f000 fbb6 	bl	80050b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004952:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004962:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	021a      	lsls	r2, r3, #8
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004978:	e002      	b.n	8004980 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	75fb      	strb	r3, [r7, #23]
      break;
 800497e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004988:	7dfb      	ldrb	r3, [r7, #23]
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop

08004994 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a46      	ldr	r2, [pc, #280]	; (8004b10 <TIM_Base_SetConfig+0x12c>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d017      	beq.n	8004a2c <TIM_Base_SetConfig+0x48>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a02:	d013      	beq.n	8004a2c <TIM_Base_SetConfig+0x48>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a43      	ldr	r2, [pc, #268]	; (8004b14 <TIM_Base_SetConfig+0x130>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00f      	beq.n	8004a2c <TIM_Base_SetConfig+0x48>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a42      	ldr	r2, [pc, #264]	; (8004b18 <TIM_Base_SetConfig+0x134>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d00b      	beq.n	8004a2c <TIM_Base_SetConfig+0x48>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a41      	ldr	r2, [pc, #260]	; (8004b1c <TIM_Base_SetConfig+0x138>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d007      	beq.n	8004a2c <TIM_Base_SetConfig+0x48>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a40      	ldr	r2, [pc, #256]	; (8004b20 <TIM_Base_SetConfig+0x13c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d003      	beq.n	8004a2c <TIM_Base_SetConfig+0x48>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a3f      	ldr	r2, [pc, #252]	; (8004b24 <TIM_Base_SetConfig+0x140>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d108      	bne.n	8004a3e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a33      	ldr	r2, [pc, #204]	; (8004b10 <TIM_Base_SetConfig+0x12c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d023      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a4c:	d01f      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a30      	ldr	r2, [pc, #192]	; (8004b14 <TIM_Base_SetConfig+0x130>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d01b      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a2f      	ldr	r2, [pc, #188]	; (8004b18 <TIM_Base_SetConfig+0x134>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d017      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a2e      	ldr	r2, [pc, #184]	; (8004b1c <TIM_Base_SetConfig+0x138>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d013      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a2d      	ldr	r2, [pc, #180]	; (8004b20 <TIM_Base_SetConfig+0x13c>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d00f      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a2d      	ldr	r2, [pc, #180]	; (8004b28 <TIM_Base_SetConfig+0x144>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d00b      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a2c      	ldr	r2, [pc, #176]	; (8004b2c <TIM_Base_SetConfig+0x148>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d007      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a2b      	ldr	r2, [pc, #172]	; (8004b30 <TIM_Base_SetConfig+0x14c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d003      	beq.n	8004a8e <TIM_Base_SetConfig+0xaa>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a26      	ldr	r2, [pc, #152]	; (8004b24 <TIM_Base_SetConfig+0x140>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d108      	bne.n	8004aa0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a12      	ldr	r2, [pc, #72]	; (8004b10 <TIM_Base_SetConfig+0x12c>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d013      	beq.n	8004af4 <TIM_Base_SetConfig+0x110>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a14      	ldr	r2, [pc, #80]	; (8004b20 <TIM_Base_SetConfig+0x13c>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00f      	beq.n	8004af4 <TIM_Base_SetConfig+0x110>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a14      	ldr	r2, [pc, #80]	; (8004b28 <TIM_Base_SetConfig+0x144>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00b      	beq.n	8004af4 <TIM_Base_SetConfig+0x110>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a13      	ldr	r2, [pc, #76]	; (8004b2c <TIM_Base_SetConfig+0x148>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d007      	beq.n	8004af4 <TIM_Base_SetConfig+0x110>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a12      	ldr	r2, [pc, #72]	; (8004b30 <TIM_Base_SetConfig+0x14c>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d003      	beq.n	8004af4 <TIM_Base_SetConfig+0x110>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a0d      	ldr	r2, [pc, #52]	; (8004b24 <TIM_Base_SetConfig+0x140>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d103      	bne.n	8004afc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	691a      	ldr	r2, [r3, #16]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	615a      	str	r2, [r3, #20]
}
 8004b02:	bf00      	nop
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	40012c00 	.word	0x40012c00
 8004b14:	40000400 	.word	0x40000400
 8004b18:	40000800 	.word	0x40000800
 8004b1c:	40000c00 	.word	0x40000c00
 8004b20:	40013400 	.word	0x40013400
 8004b24:	40015000 	.word	0x40015000
 8004b28:	40014000 	.word	0x40014000
 8004b2c:	40014400 	.word	0x40014400
 8004b30:	40014800 	.word	0x40014800

08004b34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b087      	sub	sp, #28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	f023 0201 	bic.w	r2, r3, #1
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f023 0303 	bic.w	r3, r3, #3
 8004b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f023 0302 	bic.w	r3, r3, #2
 8004b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	697a      	ldr	r2, [r7, #20]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a30      	ldr	r2, [pc, #192]	; (8004c50 <TIM_OC1_SetConfig+0x11c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d013      	beq.n	8004bbc <TIM_OC1_SetConfig+0x88>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a2f      	ldr	r2, [pc, #188]	; (8004c54 <TIM_OC1_SetConfig+0x120>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d00f      	beq.n	8004bbc <TIM_OC1_SetConfig+0x88>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a2e      	ldr	r2, [pc, #184]	; (8004c58 <TIM_OC1_SetConfig+0x124>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00b      	beq.n	8004bbc <TIM_OC1_SetConfig+0x88>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a2d      	ldr	r2, [pc, #180]	; (8004c5c <TIM_OC1_SetConfig+0x128>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d007      	beq.n	8004bbc <TIM_OC1_SetConfig+0x88>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a2c      	ldr	r2, [pc, #176]	; (8004c60 <TIM_OC1_SetConfig+0x12c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d003      	beq.n	8004bbc <TIM_OC1_SetConfig+0x88>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a2b      	ldr	r2, [pc, #172]	; (8004c64 <TIM_OC1_SetConfig+0x130>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d10c      	bne.n	8004bd6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f023 0308 	bic.w	r3, r3, #8
 8004bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f023 0304 	bic.w	r3, r3, #4
 8004bd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a1d      	ldr	r2, [pc, #116]	; (8004c50 <TIM_OC1_SetConfig+0x11c>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d013      	beq.n	8004c06 <TIM_OC1_SetConfig+0xd2>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a1c      	ldr	r2, [pc, #112]	; (8004c54 <TIM_OC1_SetConfig+0x120>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d00f      	beq.n	8004c06 <TIM_OC1_SetConfig+0xd2>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a1b      	ldr	r2, [pc, #108]	; (8004c58 <TIM_OC1_SetConfig+0x124>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d00b      	beq.n	8004c06 <TIM_OC1_SetConfig+0xd2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a1a      	ldr	r2, [pc, #104]	; (8004c5c <TIM_OC1_SetConfig+0x128>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d007      	beq.n	8004c06 <TIM_OC1_SetConfig+0xd2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a19      	ldr	r2, [pc, #100]	; (8004c60 <TIM_OC1_SetConfig+0x12c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d003      	beq.n	8004c06 <TIM_OC1_SetConfig+0xd2>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a18      	ldr	r2, [pc, #96]	; (8004c64 <TIM_OC1_SetConfig+0x130>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d111      	bne.n	8004c2a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	693a      	ldr	r2, [r7, #16]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	621a      	str	r2, [r3, #32]
}
 8004c44:	bf00      	nop
 8004c46:	371c      	adds	r7, #28
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	40012c00 	.word	0x40012c00
 8004c54:	40013400 	.word	0x40013400
 8004c58:	40014000 	.word	0x40014000
 8004c5c:	40014400 	.word	0x40014400
 8004c60:	40014800 	.word	0x40014800
 8004c64:	40015000 	.word	0x40015000

08004c68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	f023 0210 	bic.w	r2, r3, #16
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f023 0320 	bic.w	r3, r3, #32
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a2c      	ldr	r2, [pc, #176]	; (8004d78 <TIM_OC2_SetConfig+0x110>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d007      	beq.n	8004cdc <TIM_OC2_SetConfig+0x74>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a2b      	ldr	r2, [pc, #172]	; (8004d7c <TIM_OC2_SetConfig+0x114>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d003      	beq.n	8004cdc <TIM_OC2_SetConfig+0x74>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a2a      	ldr	r2, [pc, #168]	; (8004d80 <TIM_OC2_SetConfig+0x118>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d10d      	bne.n	8004cf8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cf6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a1f      	ldr	r2, [pc, #124]	; (8004d78 <TIM_OC2_SetConfig+0x110>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d013      	beq.n	8004d28 <TIM_OC2_SetConfig+0xc0>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a1e      	ldr	r2, [pc, #120]	; (8004d7c <TIM_OC2_SetConfig+0x114>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d00f      	beq.n	8004d28 <TIM_OC2_SetConfig+0xc0>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a1e      	ldr	r2, [pc, #120]	; (8004d84 <TIM_OC2_SetConfig+0x11c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00b      	beq.n	8004d28 <TIM_OC2_SetConfig+0xc0>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a1d      	ldr	r2, [pc, #116]	; (8004d88 <TIM_OC2_SetConfig+0x120>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d007      	beq.n	8004d28 <TIM_OC2_SetConfig+0xc0>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a1c      	ldr	r2, [pc, #112]	; (8004d8c <TIM_OC2_SetConfig+0x124>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d003      	beq.n	8004d28 <TIM_OC2_SetConfig+0xc0>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a17      	ldr	r2, [pc, #92]	; (8004d80 <TIM_OC2_SetConfig+0x118>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d113      	bne.n	8004d50 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	695b      	ldr	r3, [r3, #20]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	621a      	str	r2, [r3, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	371c      	adds	r7, #28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	40012c00 	.word	0x40012c00
 8004d7c:	40013400 	.word	0x40013400
 8004d80:	40015000 	.word	0x40015000
 8004d84:	40014000 	.word	0x40014000
 8004d88:	40014400 	.word	0x40014400
 8004d8c:	40014800 	.word	0x40014800

08004d90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b087      	sub	sp, #28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0303 	bic.w	r3, r3, #3
 8004dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	021b      	lsls	r3, r3, #8
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a2b      	ldr	r2, [pc, #172]	; (8004e9c <TIM_OC3_SetConfig+0x10c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d007      	beq.n	8004e02 <TIM_OC3_SetConfig+0x72>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a2a      	ldr	r2, [pc, #168]	; (8004ea0 <TIM_OC3_SetConfig+0x110>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d003      	beq.n	8004e02 <TIM_OC3_SetConfig+0x72>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a29      	ldr	r2, [pc, #164]	; (8004ea4 <TIM_OC3_SetConfig+0x114>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d10d      	bne.n	8004e1e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	021b      	lsls	r3, r3, #8
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a1e      	ldr	r2, [pc, #120]	; (8004e9c <TIM_OC3_SetConfig+0x10c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d013      	beq.n	8004e4e <TIM_OC3_SetConfig+0xbe>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a1d      	ldr	r2, [pc, #116]	; (8004ea0 <TIM_OC3_SetConfig+0x110>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00f      	beq.n	8004e4e <TIM_OC3_SetConfig+0xbe>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a1d      	ldr	r2, [pc, #116]	; (8004ea8 <TIM_OC3_SetConfig+0x118>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d00b      	beq.n	8004e4e <TIM_OC3_SetConfig+0xbe>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a1c      	ldr	r2, [pc, #112]	; (8004eac <TIM_OC3_SetConfig+0x11c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d007      	beq.n	8004e4e <TIM_OC3_SetConfig+0xbe>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a1b      	ldr	r2, [pc, #108]	; (8004eb0 <TIM_OC3_SetConfig+0x120>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d003      	beq.n	8004e4e <TIM_OC3_SetConfig+0xbe>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a16      	ldr	r2, [pc, #88]	; (8004ea4 <TIM_OC3_SetConfig+0x114>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d113      	bne.n	8004e76 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	011b      	lsls	r3, r3, #4
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	40012c00 	.word	0x40012c00
 8004ea0:	40013400 	.word	0x40013400
 8004ea4:	40015000 	.word	0x40015000
 8004ea8:	40014000 	.word	0x40014000
 8004eac:	40014400 	.word	0x40014400
 8004eb0:	40014800 	.word	0x40014800

08004eb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	021b      	lsls	r3, r3, #8
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	031b      	lsls	r3, r3, #12
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a2c      	ldr	r2, [pc, #176]	; (8004fc4 <TIM_OC4_SetConfig+0x110>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d007      	beq.n	8004f28 <TIM_OC4_SetConfig+0x74>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a2b      	ldr	r2, [pc, #172]	; (8004fc8 <TIM_OC4_SetConfig+0x114>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d003      	beq.n	8004f28 <TIM_OC4_SetConfig+0x74>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a2a      	ldr	r2, [pc, #168]	; (8004fcc <TIM_OC4_SetConfig+0x118>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d10d      	bne.n	8004f44 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	031b      	lsls	r3, r3, #12
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a1f      	ldr	r2, [pc, #124]	; (8004fc4 <TIM_OC4_SetConfig+0x110>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d013      	beq.n	8004f74 <TIM_OC4_SetConfig+0xc0>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a1e      	ldr	r2, [pc, #120]	; (8004fc8 <TIM_OC4_SetConfig+0x114>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d00f      	beq.n	8004f74 <TIM_OC4_SetConfig+0xc0>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a1e      	ldr	r2, [pc, #120]	; (8004fd0 <TIM_OC4_SetConfig+0x11c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d00b      	beq.n	8004f74 <TIM_OC4_SetConfig+0xc0>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a1d      	ldr	r2, [pc, #116]	; (8004fd4 <TIM_OC4_SetConfig+0x120>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d007      	beq.n	8004f74 <TIM_OC4_SetConfig+0xc0>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a1c      	ldr	r2, [pc, #112]	; (8004fd8 <TIM_OC4_SetConfig+0x124>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d003      	beq.n	8004f74 <TIM_OC4_SetConfig+0xc0>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a17      	ldr	r2, [pc, #92]	; (8004fcc <TIM_OC4_SetConfig+0x118>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d113      	bne.n	8004f9c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f7a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f82:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	019b      	lsls	r3, r3, #6
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	019b      	lsls	r3, r3, #6
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	621a      	str	r2, [r3, #32]
}
 8004fb6:	bf00      	nop
 8004fb8:	371c      	adds	r7, #28
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	40013400 	.word	0x40013400
 8004fcc:	40015000 	.word	0x40015000
 8004fd0:	40014000 	.word	0x40014000
 8004fd4:	40014400 	.word	0x40014400
 8004fd8:	40014800 	.word	0x40014800

08004fdc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800500a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800500e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005020:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	041b      	lsls	r3, r3, #16
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	4313      	orrs	r3, r2
 800502c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a19      	ldr	r2, [pc, #100]	; (8005098 <TIM_OC5_SetConfig+0xbc>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d013      	beq.n	800505e <TIM_OC5_SetConfig+0x82>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a18      	ldr	r2, [pc, #96]	; (800509c <TIM_OC5_SetConfig+0xc0>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d00f      	beq.n	800505e <TIM_OC5_SetConfig+0x82>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a17      	ldr	r2, [pc, #92]	; (80050a0 <TIM_OC5_SetConfig+0xc4>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d00b      	beq.n	800505e <TIM_OC5_SetConfig+0x82>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a16      	ldr	r2, [pc, #88]	; (80050a4 <TIM_OC5_SetConfig+0xc8>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d007      	beq.n	800505e <TIM_OC5_SetConfig+0x82>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a15      	ldr	r2, [pc, #84]	; (80050a8 <TIM_OC5_SetConfig+0xcc>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d003      	beq.n	800505e <TIM_OC5_SetConfig+0x82>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a14      	ldr	r2, [pc, #80]	; (80050ac <TIM_OC5_SetConfig+0xd0>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d109      	bne.n	8005072 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005064:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	021b      	lsls	r3, r3, #8
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	4313      	orrs	r3, r2
 8005070:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	621a      	str	r2, [r3, #32]
}
 800508c:	bf00      	nop
 800508e:	371c      	adds	r7, #28
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	40012c00 	.word	0x40012c00
 800509c:	40013400 	.word	0x40013400
 80050a0:	40014000 	.word	0x40014000
 80050a4:	40014400 	.word	0x40014400
 80050a8:	40014800 	.word	0x40014800
 80050ac:	40015000 	.word	0x40015000

080050b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	021b      	lsls	r3, r3, #8
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80050f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	051b      	lsls	r3, r3, #20
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a1a      	ldr	r2, [pc, #104]	; (8005170 <TIM_OC6_SetConfig+0xc0>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d013      	beq.n	8005134 <TIM_OC6_SetConfig+0x84>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a19      	ldr	r2, [pc, #100]	; (8005174 <TIM_OC6_SetConfig+0xc4>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00f      	beq.n	8005134 <TIM_OC6_SetConfig+0x84>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a18      	ldr	r2, [pc, #96]	; (8005178 <TIM_OC6_SetConfig+0xc8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00b      	beq.n	8005134 <TIM_OC6_SetConfig+0x84>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a17      	ldr	r2, [pc, #92]	; (800517c <TIM_OC6_SetConfig+0xcc>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d007      	beq.n	8005134 <TIM_OC6_SetConfig+0x84>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a16      	ldr	r2, [pc, #88]	; (8005180 <TIM_OC6_SetConfig+0xd0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d003      	beq.n	8005134 <TIM_OC6_SetConfig+0x84>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a15      	ldr	r2, [pc, #84]	; (8005184 <TIM_OC6_SetConfig+0xd4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d109      	bne.n	8005148 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800513a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	029b      	lsls	r3, r3, #10
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	4313      	orrs	r3, r2
 8005146:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685a      	ldr	r2, [r3, #4]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	621a      	str	r2, [r3, #32]
}
 8005162:	bf00      	nop
 8005164:	371c      	adds	r7, #28
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	40012c00 	.word	0x40012c00
 8005174:	40013400 	.word	0x40013400
 8005178:	40014000 	.word	0x40014000
 800517c:	40014400 	.word	0x40014400
 8005180:	40014800 	.word	0x40014800
 8005184:	40015000 	.word	0x40015000

08005188 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
 8005194:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	f023 0201 	bic.w	r2, r3, #1
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4a28      	ldr	r2, [pc, #160]	; (8005254 <TIM_TI1_SetConfig+0xcc>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d01b      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051bc:	d017      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	4a25      	ldr	r2, [pc, #148]	; (8005258 <TIM_TI1_SetConfig+0xd0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d013      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	4a24      	ldr	r2, [pc, #144]	; (800525c <TIM_TI1_SetConfig+0xd4>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00f      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4a23      	ldr	r2, [pc, #140]	; (8005260 <TIM_TI1_SetConfig+0xd8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00b      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	4a22      	ldr	r2, [pc, #136]	; (8005264 <TIM_TI1_SetConfig+0xdc>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d007      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4a21      	ldr	r2, [pc, #132]	; (8005268 <TIM_TI1_SetConfig+0xe0>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_TI1_SetConfig+0x66>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	4a20      	ldr	r2, [pc, #128]	; (800526c <TIM_TI1_SetConfig+0xe4>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d101      	bne.n	80051f2 <TIM_TI1_SetConfig+0x6a>
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <TIM_TI1_SetConfig+0x6c>
 80051f2:	2300      	movs	r3, #0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d008      	beq.n	800520a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f023 0303 	bic.w	r3, r3, #3
 80051fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4313      	orrs	r3, r2
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	e003      	b.n	8005212 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f043 0301 	orr.w	r3, r3, #1
 8005210:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005218:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	b2db      	uxtb	r3, r3
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	4313      	orrs	r3, r2
 8005224:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	f023 030a 	bic.w	r3, r3, #10
 800522c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	f003 030a 	and.w	r3, r3, #10
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4313      	orrs	r3, r2
 8005238:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	621a      	str	r2, [r3, #32]
}
 8005246:	bf00      	nop
 8005248:	371c      	adds	r7, #28
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40012c00 	.word	0x40012c00
 8005258:	40000400 	.word	0x40000400
 800525c:	40000800 	.word	0x40000800
 8005260:	40000c00 	.word	0x40000c00
 8005264:	40013400 	.word	0x40013400
 8005268:	40014000 	.word	0x40014000
 800526c:	40015000 	.word	0x40015000

08005270 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08a      	sub	sp, #40	; 0x28
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e0a0      	b.n	80053c6 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7fb ff5b 	bl	8001154 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3304      	adds	r3, #4
 80052ae:	4619      	mov	r1, r3
 80052b0:	4610      	mov	r0, r2
 80052b2:	f7ff fb97 	bl	80049e4 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	6819      	ldr	r1, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	2203      	movs	r2, #3
 80052c4:	f7ff ff60 	bl	8005188 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699a      	ldr	r2, [r3, #24]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 020c 	bic.w	r2, r2, #12
 80052d6:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6999      	ldr	r1, [r3, #24]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052f8:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6812      	ldr	r2, [r2, #0]
 8005304:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530c:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800531c:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	6812      	ldr	r2, [r2, #0]
 8005328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800532c:	f023 0307 	bic.w	r3, r3, #7
 8005330:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f042 0204 	orr.w	r2, r2, #4
 8005340:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005342:	2300      	movs	r3, #0
 8005344:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005346:	2300      	movs	r3, #0
 8005348:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800534a:	2370      	movs	r3, #112	; 0x70
 800534c:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800534e:	2300      	movs	r3, #0
 8005350:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005352:	2300      	movs	r3, #0
 8005354:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005356:	2300      	movs	r3, #0
 8005358:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f107 020c 	add.w	r2, r7, #12
 8005368:	4611      	mov	r1, r2
 800536a:	4618      	mov	r0, r3
 800536c:	f7ff fc7c 	bl	8004c68 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	6812      	ldr	r2, [r2, #0]
 800537a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800537e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005382:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8005392:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3728      	adds	r7, #40	; 0x28
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
	...

080053d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053e4:	2302      	movs	r3, #2
 80053e6:	e074      	b.n	80054d2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a34      	ldr	r2, [pc, #208]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d009      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a33      	ldr	r2, [pc, #204]	; (80054e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d004      	beq.n	8005426 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a31      	ldr	r2, [pc, #196]	; (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d108      	bne.n	8005438 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800542c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800543e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005442:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a21      	ldr	r2, [pc, #132]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d022      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005468:	d01d      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a1f      	ldr	r2, [pc, #124]	; (80054ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d018      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a1d      	ldr	r2, [pc, #116]	; (80054f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d013      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a1c      	ldr	r2, [pc, #112]	; (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d00e      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a15      	ldr	r2, [pc, #84]	; (80054e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d009      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a18      	ldr	r2, [pc, #96]	; (80054f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d004      	beq.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a11      	ldr	r2, [pc, #68]	; (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d10c      	bne.n	80054c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	40012c00 	.word	0x40012c00
 80054e4:	40013400 	.word	0x40013400
 80054e8:	40015000 	.word	0x40015000
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40014000 	.word	0x40014000

080054fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005510:	2b01      	cmp	r3, #1
 8005512:	d101      	bne.n	8005518 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005514:	2302      	movs	r3, #2
 8005516:	e096      	b.n	8005646 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	4313      	orrs	r3, r2
 800553a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4313      	orrs	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	4313      	orrs	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	041b      	lsls	r3, r3, #16
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a2f      	ldr	r2, [pc, #188]	; (8005654 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d009      	beq.n	80055b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a2d      	ldr	r2, [pc, #180]	; (8005658 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d004      	beq.n	80055b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a2c      	ldr	r2, [pc, #176]	; (800565c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d106      	bne.n	80055be <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a24      	ldr	r2, [pc, #144]	; (8005654 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d009      	beq.n	80055dc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a22      	ldr	r2, [pc, #136]	; (8005658 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d004      	beq.n	80055dc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a21      	ldr	r2, [pc, #132]	; (800565c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d12b      	bne.n	8005634 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e6:	051b      	lsls	r3, r3, #20
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	4313      	orrs	r3, r2
 8005606:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a11      	ldr	r2, [pc, #68]	; (8005654 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d009      	beq.n	8005626 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a10      	ldr	r2, [pc, #64]	; (8005658 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d004      	beq.n	8005626 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a0e      	ldr	r2, [pc, #56]	; (800565c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d106      	bne.n	8005634 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005630:	4313      	orrs	r3, r2
 8005632:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3714      	adds	r7, #20
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	40012c00 	.word	0x40012c00
 8005658:	40013400 	.word	0x40013400
 800565c:	40015000 	.word	0x40015000

08005660 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e042      	b.n	8005784 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005704:	2b00      	cmp	r3, #0
 8005706:	d106      	bne.n	8005716 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7fb fe81 	bl	8001418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2224      	movs	r2, #36	; 0x24
 800571a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0201 	bic.w	r2, r2, #1
 800572c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 fc50 	bl	8005fd4 <UART_SetConfig>
 8005734:	4603      	mov	r3, r0
 8005736:	2b01      	cmp	r3, #1
 8005738:	d101      	bne.n	800573e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e022      	b.n	8005784 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005742:	2b00      	cmp	r3, #0
 8005744:	d002      	beq.n	800574c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 ff40 	bl	80065cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800575a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689a      	ldr	r2, [r3, #8]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800576a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0201 	orr.w	r2, r2, #1
 800577a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 ffc7 	bl	8006710 <UART_CheckIdleState>
 8005782:	4603      	mov	r3, r0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08a      	sub	sp, #40	; 0x28
 8005790:	af02      	add	r7, sp, #8
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	603b      	str	r3, [r7, #0]
 8005798:	4613      	mov	r3, r2
 800579a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	f040 8083 	bne.w	80058ae <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d002      	beq.n	80057b4 <HAL_UART_Transmit+0x28>
 80057ae:	88fb      	ldrh	r3, [r7, #6]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e07b      	b.n	80058b0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d101      	bne.n	80057c6 <HAL_UART_Transmit+0x3a>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e074      	b.n	80058b0 <HAL_UART_Transmit+0x124>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2221      	movs	r2, #33	; 0x21
 80057da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057de:	f7fc f839 	bl	8001854 <HAL_GetTick>
 80057e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	88fa      	ldrh	r2, [r7, #6]
 80057e8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	88fa      	ldrh	r2, [r7, #6]
 80057f0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057fc:	d108      	bne.n	8005810 <HAL_UART_Transmit+0x84>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d104      	bne.n	8005810 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005806:	2300      	movs	r3, #0
 8005808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	61bb      	str	r3, [r7, #24]
 800580e:	e003      	b.n	8005818 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005814:	2300      	movs	r3, #0
 8005816:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005820:	e02c      	b.n	800587c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2200      	movs	r2, #0
 800582a:	2180      	movs	r1, #128	; 0x80
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 ffba 	bl	80067a6 <UART_WaitOnFlagUntilTimeout>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e039      	b.n	80058b0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10b      	bne.n	800585a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	881b      	ldrh	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005850:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	3302      	adds	r3, #2
 8005856:	61bb      	str	r3, [r7, #24]
 8005858:	e007      	b.n	800586a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	781a      	ldrb	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	3301      	adds	r3, #1
 8005868:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005870:	b29b      	uxth	r3, r3
 8005872:	3b01      	subs	r3, #1
 8005874:	b29a      	uxth	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1cc      	bne.n	8005822 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	2200      	movs	r2, #0
 8005890:	2140      	movs	r1, #64	; 0x40
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f000 ff87 	bl	80067a6 <UART_WaitOnFlagUntilTimeout>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e006      	b.n	80058b0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e000      	b.n	80058b0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80058ae:	2302      	movs	r3, #2
  }
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3720      	adds	r7, #32
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b08a      	sub	sp, #40	; 0x28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	4613      	mov	r3, r2
 80058c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058cc:	2b20      	cmp	r3, #32
 80058ce:	d142      	bne.n	8005956 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <HAL_UART_Receive_IT+0x24>
 80058d6:	88fb      	ldrh	r3, [r7, #6]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d101      	bne.n	80058e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e03b      	b.n	8005958 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d101      	bne.n	80058ee <HAL_UART_Receive_IT+0x36>
 80058ea:	2302      	movs	r3, #2
 80058ec:	e034      	b.n	8005958 <HAL_UART_Receive_IT+0xa0>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a17      	ldr	r2, [pc, #92]	; (8005960 <HAL_UART_Receive_IT+0xa8>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d01f      	beq.n	8005946 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d018      	beq.n	8005946 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	613b      	str	r3, [r7, #16]
   return(result);
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005928:	627b      	str	r3, [r7, #36]	; 0x24
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	461a      	mov	r2, r3
 8005930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005932:	623b      	str	r3, [r7, #32]
 8005934:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	69f9      	ldr	r1, [r7, #28]
 8005938:	6a3a      	ldr	r2, [r7, #32]
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e6      	bne.n	8005914 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	461a      	mov	r2, r3
 800594a:	68b9      	ldr	r1, [r7, #8]
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 fff3 	bl	8006938 <UART_Start_Receive_IT>
 8005952:	4603      	mov	r3, r0
 8005954:	e000      	b.n	8005958 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
  }
}
 8005958:	4618      	mov	r0, r3
 800595a:	3728      	adds	r7, #40	; 0x28
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40008000 	.word	0x40008000

08005964 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b0ba      	sub	sp, #232	; 0xe8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800598a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800598e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005992:	4013      	ands	r3, r2
 8005994:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005998:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800599c:	2b00      	cmp	r3, #0
 800599e:	d11b      	bne.n	80059d8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80059a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d015      	beq.n	80059d8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80059ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059b0:	f003 0320 	and.w	r3, r3, #32
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d105      	bne.n	80059c4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80059b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d009      	beq.n	80059d8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 82d6 	beq.w	8005f7a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	4798      	blx	r3
      }
      return;
 80059d6:	e2d0      	b.n	8005f7a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80059d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 811f 	beq.w	8005c20 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80059e2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80059e6:	4b8b      	ldr	r3, [pc, #556]	; (8005c14 <HAL_UART_IRQHandler+0x2b0>)
 80059e8:	4013      	ands	r3, r2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80059ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80059f2:	4b89      	ldr	r3, [pc, #548]	; (8005c18 <HAL_UART_IRQHandler+0x2b4>)
 80059f4:	4013      	ands	r3, r2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	f000 8112 	beq.w	8005c20 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80059fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d011      	beq.n	8005a2c <HAL_UART_IRQHandler+0xc8>
 8005a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00b      	beq.n	8005a2c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a22:	f043 0201 	orr.w	r2, r3, #1
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d011      	beq.n	8005a5c <HAL_UART_IRQHandler+0xf8>
 8005a38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00b      	beq.n	8005a5c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2202      	movs	r2, #2
 8005a4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a52:	f043 0204 	orr.w	r2, r3, #4
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a60:	f003 0304 	and.w	r3, r3, #4
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d011      	beq.n	8005a8c <HAL_UART_IRQHandler+0x128>
 8005a68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00b      	beq.n	8005a8c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2204      	movs	r2, #4
 8005a7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a82:	f043 0202 	orr.w	r2, r3, #2
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d017      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a9c:	f003 0320 	and.w	r3, r3, #32
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d105      	bne.n	8005ab0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005aa4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005aa8:	4b5a      	ldr	r3, [pc, #360]	; (8005c14 <HAL_UART_IRQHandler+0x2b0>)
 8005aaa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00b      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2208      	movs	r2, #8
 8005ab6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005abe:	f043 0208 	orr.w	r2, r3, #8
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005acc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d012      	beq.n	8005afa <HAL_UART_IRQHandler+0x196>
 8005ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ad8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00c      	beq.n	8005afa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ae8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005af0:	f043 0220 	orr.w	r2, r3, #32
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 823c 	beq.w	8005f7e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b0a:	f003 0320 	and.w	r3, r3, #32
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d013      	beq.n	8005b3a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d105      	bne.n	8005b2a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d007      	beq.n	8005b3a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b40:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b4e:	2b40      	cmp	r3, #64	; 0x40
 8005b50:	d005      	beq.n	8005b5e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b56:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d04f      	beq.n	8005bfe <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f001 f814 	bl	8006b8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6e:	2b40      	cmp	r3, #64	; 0x40
 8005b70:	d141      	bne.n	8005bf6 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3308      	adds	r3, #8
 8005b78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b80:	e853 3f00 	ldrex	r3, [r3]
 8005b84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	3308      	adds	r3, #8
 8005b9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005ba2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005baa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005bb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1d9      	bne.n	8005b72 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d013      	beq.n	8005bee <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bca:	4a14      	ldr	r2, [pc, #80]	; (8005c1c <HAL_UART_IRQHandler+0x2b8>)
 8005bcc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fd f88d 	bl	8002cf2 <HAL_DMA_Abort_IT>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d017      	beq.n	8005c0e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005be8:	4610      	mov	r0, r2
 8005bea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bec:	e00f      	b.n	8005c0e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f9da 	bl	8005fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bf4:	e00b      	b.n	8005c0e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f9d6 	bl	8005fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bfc:	e007      	b.n	8005c0e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f9d2 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005c0c:	e1b7      	b.n	8005f7e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c0e:	bf00      	nop
    return;
 8005c10:	e1b5      	b.n	8005f7e <HAL_UART_IRQHandler+0x61a>
 8005c12:	bf00      	nop
 8005c14:	10000001 	.word	0x10000001
 8005c18:	04000120 	.word	0x04000120
 8005c1c:	08006c59 	.word	0x08006c59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	f040 814a 	bne.w	8005ebe <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f000 8143 	beq.w	8005ebe <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 813c 	beq.w	8005ebe <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2210      	movs	r2, #16
 8005c4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c58:	2b40      	cmp	r3, #64	; 0x40
 8005c5a:	f040 80b5 	bne.w	8005dc8 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f000 8187 	beq.w	8005f82 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	f080 817f 	bcs.w	8005f82 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c8a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0320 	and.w	r3, r3, #32
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f040 8086 	bne.w	8005dac <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cac:	e853 3f00 	ldrex	r3, [r3]
 8005cb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005cb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005cca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005cce:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005cd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ce2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1da      	bne.n	8005ca0 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	3308      	adds	r3, #8
 8005cf0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005cfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cfc:	f023 0301 	bic.w	r3, r3, #1
 8005d00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3308      	adds	r3, #8
 8005d0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d1a:	e841 2300 	strex	r3, r2, [r1]
 8005d1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1e1      	bne.n	8005cea <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3308      	adds	r3, #8
 8005d2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3308      	adds	r3, #8
 8005d46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d52:	e841 2300 	strex	r3, r2, [r1]
 8005d56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1e3      	bne.n	8005d26 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d74:	e853 3f00 	ldrex	r3, [r3]
 8005d78:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d7c:	f023 0310 	bic.w	r3, r3, #16
 8005d80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	461a      	mov	r2, r3
 8005d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005d8e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d90:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e4      	bne.n	8005d6c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005da6:	4618      	mov	r0, r3
 8005da8:	f7fc ff4a 	bl	8002c40 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f8fb 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dc6:	e0dc      	b.n	8005f82 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 80ce 	beq.w	8005f86 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8005dea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f000 80c9 	beq.w	8005f86 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	461a      	mov	r2, r3
 8005e12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e16:	647b      	str	r3, [r7, #68]	; 0x44
 8005e18:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e4      	bne.n	8005df4 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3308      	adds	r3, #8
 8005e30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e34:	e853 3f00 	ldrex	r3, [r3]
 8005e38:	623b      	str	r3, [r7, #32]
   return(result);
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3308      	adds	r3, #8
 8005e4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e52:	633a      	str	r2, [r7, #48]	; 0x30
 8005e54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e5a:	e841 2300 	strex	r3, r2, [r1]
 8005e5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1e1      	bne.n	8005e2a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	e853 3f00 	ldrex	r3, [r3]
 8005e86:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f023 0310 	bic.w	r3, r3, #16
 8005e8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005e9c:	61fb      	str	r3, [r7, #28]
 8005e9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	69b9      	ldr	r1, [r7, #24]
 8005ea2:	69fa      	ldr	r2, [r7, #28]
 8005ea4:	e841 2300 	strex	r3, r2, [r1]
 8005ea8:	617b      	str	r3, [r7, #20]
   return(result);
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1e4      	bne.n	8005e7a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005eb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 f880 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ebc:	e063      	b.n	8005f86 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00e      	beq.n	8005ee8 <HAL_UART_IRQHandler+0x584>
 8005eca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005ede:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f001 fb57 	bl	8007594 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ee6:	e051      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005ee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d014      	beq.n	8005f1e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d105      	bne.n	8005f0c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d008      	beq.n	8005f1e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d03a      	beq.n	8005f8a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	4798      	blx	r3
    }
    return;
 8005f1c:	e035      	b.n	8005f8a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <HAL_UART_IRQHandler+0x5da>
 8005f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d003      	beq.n	8005f3e <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fea4 	bl	8006c84 <UART_EndTransmit_IT>
    return;
 8005f3c:	e026      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d009      	beq.n	8005f5e <HAL_UART_IRQHandler+0x5fa>
 8005f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f4e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f001 fb30 	bl	80075bc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f5c:	e016      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d010      	beq.n	8005f8c <HAL_UART_IRQHandler+0x628>
 8005f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	da0c      	bge.n	8005f8c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f001 fb18 	bl	80075a8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f78:	e008      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
      return;
 8005f7a:	bf00      	nop
 8005f7c:	e006      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
    return;
 8005f7e:	bf00      	nop
 8005f80:	e004      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
      return;
 8005f82:	bf00      	nop
 8005f84:	e002      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
      return;
 8005f86:	bf00      	nop
 8005f88:	e000      	b.n	8005f8c <HAL_UART_IRQHandler+0x628>
    return;
 8005f8a:	bf00      	nop
  }
}
 8005f8c:	37e8      	adds	r7, #232	; 0xe8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop

08005f94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fd8:	b08c      	sub	sp, #48	; 0x30
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	431a      	orrs	r2, r3
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	69db      	ldr	r3, [r3, #28]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	4baa      	ldr	r3, [pc, #680]	; (80062ac <UART_SetConfig+0x2d8>)
 8006004:	4013      	ands	r3, r2
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800600c:	430b      	orrs	r3, r1
 800600e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	699b      	ldr	r3, [r3, #24]
 800602a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a9f      	ldr	r2, [pc, #636]	; (80062b0 <UART_SetConfig+0x2dc>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d004      	beq.n	8006040 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800603c:	4313      	orrs	r3, r2
 800603e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800604a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	6812      	ldr	r2, [r2, #0]
 8006052:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006054:	430b      	orrs	r3, r1
 8006056:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605e:	f023 010f 	bic.w	r1, r3, #15
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	430a      	orrs	r2, r1
 800606c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a90      	ldr	r2, [pc, #576]	; (80062b4 <UART_SetConfig+0x2e0>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d125      	bne.n	80060c4 <UART_SetConfig+0xf0>
 8006078:	4b8f      	ldr	r3, [pc, #572]	; (80062b8 <UART_SetConfig+0x2e4>)
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	f003 0303 	and.w	r3, r3, #3
 8006082:	2b03      	cmp	r3, #3
 8006084:	d81a      	bhi.n	80060bc <UART_SetConfig+0xe8>
 8006086:	a201      	add	r2, pc, #4	; (adr r2, 800608c <UART_SetConfig+0xb8>)
 8006088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608c:	0800609d 	.word	0x0800609d
 8006090:	080060ad 	.word	0x080060ad
 8006094:	080060a5 	.word	0x080060a5
 8006098:	080060b5 	.word	0x080060b5
 800609c:	2301      	movs	r3, #1
 800609e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060a2:	e116      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80060a4:	2302      	movs	r3, #2
 80060a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060aa:	e112      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80060ac:	2304      	movs	r3, #4
 80060ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060b2:	e10e      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80060b4:	2308      	movs	r3, #8
 80060b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060ba:	e10a      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80060bc:	2310      	movs	r3, #16
 80060be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060c2:	e106      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a7c      	ldr	r2, [pc, #496]	; (80062bc <UART_SetConfig+0x2e8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d138      	bne.n	8006140 <UART_SetConfig+0x16c>
 80060ce:	4b7a      	ldr	r3, [pc, #488]	; (80062b8 <UART_SetConfig+0x2e4>)
 80060d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060d4:	f003 030c 	and.w	r3, r3, #12
 80060d8:	2b0c      	cmp	r3, #12
 80060da:	d82d      	bhi.n	8006138 <UART_SetConfig+0x164>
 80060dc:	a201      	add	r2, pc, #4	; (adr r2, 80060e4 <UART_SetConfig+0x110>)
 80060de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e2:	bf00      	nop
 80060e4:	08006119 	.word	0x08006119
 80060e8:	08006139 	.word	0x08006139
 80060ec:	08006139 	.word	0x08006139
 80060f0:	08006139 	.word	0x08006139
 80060f4:	08006129 	.word	0x08006129
 80060f8:	08006139 	.word	0x08006139
 80060fc:	08006139 	.word	0x08006139
 8006100:	08006139 	.word	0x08006139
 8006104:	08006121 	.word	0x08006121
 8006108:	08006139 	.word	0x08006139
 800610c:	08006139 	.word	0x08006139
 8006110:	08006139 	.word	0x08006139
 8006114:	08006131 	.word	0x08006131
 8006118:	2300      	movs	r3, #0
 800611a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800611e:	e0d8      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006120:	2302      	movs	r3, #2
 8006122:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006126:	e0d4      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006128:	2304      	movs	r3, #4
 800612a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800612e:	e0d0      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006130:	2308      	movs	r3, #8
 8006132:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006136:	e0cc      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006138:	2310      	movs	r3, #16
 800613a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800613e:	e0c8      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a5e      	ldr	r2, [pc, #376]	; (80062c0 <UART_SetConfig+0x2ec>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d125      	bne.n	8006196 <UART_SetConfig+0x1c2>
 800614a:	4b5b      	ldr	r3, [pc, #364]	; (80062b8 <UART_SetConfig+0x2e4>)
 800614c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006150:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006154:	2b30      	cmp	r3, #48	; 0x30
 8006156:	d016      	beq.n	8006186 <UART_SetConfig+0x1b2>
 8006158:	2b30      	cmp	r3, #48	; 0x30
 800615a:	d818      	bhi.n	800618e <UART_SetConfig+0x1ba>
 800615c:	2b20      	cmp	r3, #32
 800615e:	d00a      	beq.n	8006176 <UART_SetConfig+0x1a2>
 8006160:	2b20      	cmp	r3, #32
 8006162:	d814      	bhi.n	800618e <UART_SetConfig+0x1ba>
 8006164:	2b00      	cmp	r3, #0
 8006166:	d002      	beq.n	800616e <UART_SetConfig+0x19a>
 8006168:	2b10      	cmp	r3, #16
 800616a:	d008      	beq.n	800617e <UART_SetConfig+0x1aa>
 800616c:	e00f      	b.n	800618e <UART_SetConfig+0x1ba>
 800616e:	2300      	movs	r3, #0
 8006170:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006174:	e0ad      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006176:	2302      	movs	r3, #2
 8006178:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800617c:	e0a9      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800617e:	2304      	movs	r3, #4
 8006180:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006184:	e0a5      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006186:	2308      	movs	r3, #8
 8006188:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800618c:	e0a1      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800618e:	2310      	movs	r3, #16
 8006190:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006194:	e09d      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a4a      	ldr	r2, [pc, #296]	; (80062c4 <UART_SetConfig+0x2f0>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d125      	bne.n	80061ec <UART_SetConfig+0x218>
 80061a0:	4b45      	ldr	r3, [pc, #276]	; (80062b8 <UART_SetConfig+0x2e4>)
 80061a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061a6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80061aa:	2bc0      	cmp	r3, #192	; 0xc0
 80061ac:	d016      	beq.n	80061dc <UART_SetConfig+0x208>
 80061ae:	2bc0      	cmp	r3, #192	; 0xc0
 80061b0:	d818      	bhi.n	80061e4 <UART_SetConfig+0x210>
 80061b2:	2b80      	cmp	r3, #128	; 0x80
 80061b4:	d00a      	beq.n	80061cc <UART_SetConfig+0x1f8>
 80061b6:	2b80      	cmp	r3, #128	; 0x80
 80061b8:	d814      	bhi.n	80061e4 <UART_SetConfig+0x210>
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <UART_SetConfig+0x1f0>
 80061be:	2b40      	cmp	r3, #64	; 0x40
 80061c0:	d008      	beq.n	80061d4 <UART_SetConfig+0x200>
 80061c2:	e00f      	b.n	80061e4 <UART_SetConfig+0x210>
 80061c4:	2300      	movs	r3, #0
 80061c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ca:	e082      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80061cc:	2302      	movs	r3, #2
 80061ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061d2:	e07e      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80061d4:	2304      	movs	r3, #4
 80061d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061da:	e07a      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80061dc:	2308      	movs	r3, #8
 80061de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061e2:	e076      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80061e4:	2310      	movs	r3, #16
 80061e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ea:	e072      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a35      	ldr	r2, [pc, #212]	; (80062c8 <UART_SetConfig+0x2f4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d12a      	bne.n	800624c <UART_SetConfig+0x278>
 80061f6:	4b30      	ldr	r3, [pc, #192]	; (80062b8 <UART_SetConfig+0x2e4>)
 80061f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006204:	d01a      	beq.n	800623c <UART_SetConfig+0x268>
 8006206:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800620a:	d81b      	bhi.n	8006244 <UART_SetConfig+0x270>
 800620c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006210:	d00c      	beq.n	800622c <UART_SetConfig+0x258>
 8006212:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006216:	d815      	bhi.n	8006244 <UART_SetConfig+0x270>
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <UART_SetConfig+0x250>
 800621c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006220:	d008      	beq.n	8006234 <UART_SetConfig+0x260>
 8006222:	e00f      	b.n	8006244 <UART_SetConfig+0x270>
 8006224:	2300      	movs	r3, #0
 8006226:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800622a:	e052      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800622c:	2302      	movs	r3, #2
 800622e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006232:	e04e      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006234:	2304      	movs	r3, #4
 8006236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800623a:	e04a      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800623c:	2308      	movs	r3, #8
 800623e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006242:	e046      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006244:	2310      	movs	r3, #16
 8006246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800624a:	e042      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a17      	ldr	r2, [pc, #92]	; (80062b0 <UART_SetConfig+0x2dc>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d13a      	bne.n	80062cc <UART_SetConfig+0x2f8>
 8006256:	4b18      	ldr	r3, [pc, #96]	; (80062b8 <UART_SetConfig+0x2e4>)
 8006258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800625c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006260:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006264:	d01a      	beq.n	800629c <UART_SetConfig+0x2c8>
 8006266:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800626a:	d81b      	bhi.n	80062a4 <UART_SetConfig+0x2d0>
 800626c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006270:	d00c      	beq.n	800628c <UART_SetConfig+0x2b8>
 8006272:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006276:	d815      	bhi.n	80062a4 <UART_SetConfig+0x2d0>
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <UART_SetConfig+0x2b0>
 800627c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006280:	d008      	beq.n	8006294 <UART_SetConfig+0x2c0>
 8006282:	e00f      	b.n	80062a4 <UART_SetConfig+0x2d0>
 8006284:	2300      	movs	r3, #0
 8006286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800628a:	e022      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800628c:	2302      	movs	r3, #2
 800628e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006292:	e01e      	b.n	80062d2 <UART_SetConfig+0x2fe>
 8006294:	2304      	movs	r3, #4
 8006296:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800629a:	e01a      	b.n	80062d2 <UART_SetConfig+0x2fe>
 800629c:	2308      	movs	r3, #8
 800629e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062a2:	e016      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80062a4:	2310      	movs	r3, #16
 80062a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80062aa:	e012      	b.n	80062d2 <UART_SetConfig+0x2fe>
 80062ac:	cfff69f3 	.word	0xcfff69f3
 80062b0:	40008000 	.word	0x40008000
 80062b4:	40013800 	.word	0x40013800
 80062b8:	40021000 	.word	0x40021000
 80062bc:	40004400 	.word	0x40004400
 80062c0:	40004800 	.word	0x40004800
 80062c4:	40004c00 	.word	0x40004c00
 80062c8:	40005000 	.word	0x40005000
 80062cc:	2310      	movs	r3, #16
 80062ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4aae      	ldr	r2, [pc, #696]	; (8006590 <UART_SetConfig+0x5bc>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	f040 8097 	bne.w	800640c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80062e2:	2b08      	cmp	r3, #8
 80062e4:	d823      	bhi.n	800632e <UART_SetConfig+0x35a>
 80062e6:	a201      	add	r2, pc, #4	; (adr r2, 80062ec <UART_SetConfig+0x318>)
 80062e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ec:	08006311 	.word	0x08006311
 80062f0:	0800632f 	.word	0x0800632f
 80062f4:	08006319 	.word	0x08006319
 80062f8:	0800632f 	.word	0x0800632f
 80062fc:	0800631f 	.word	0x0800631f
 8006300:	0800632f 	.word	0x0800632f
 8006304:	0800632f 	.word	0x0800632f
 8006308:	0800632f 	.word	0x0800632f
 800630c:	08006327 	.word	0x08006327
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006310:	f7fd fc8a 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 8006314:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006316:	e010      	b.n	800633a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006318:	4b9e      	ldr	r3, [pc, #632]	; (8006594 <UART_SetConfig+0x5c0>)
 800631a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800631c:	e00d      	b.n	800633a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800631e:	f7fd fc15 	bl	8003b4c <HAL_RCC_GetSysClockFreq>
 8006322:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006324:	e009      	b.n	800633a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800632a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800632c:	e005      	b.n	800633a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800632e:	2300      	movs	r3, #0
 8006330:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006338:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800633a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	f000 8130 	beq.w	80065a2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	4a94      	ldr	r2, [pc, #592]	; (8006598 <UART_SetConfig+0x5c4>)
 8006348:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800634c:	461a      	mov	r2, r3
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	fbb3 f3f2 	udiv	r3, r3, r2
 8006354:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	4613      	mov	r3, r2
 800635c:	005b      	lsls	r3, r3, #1
 800635e:	4413      	add	r3, r2
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	429a      	cmp	r2, r3
 8006364:	d305      	bcc.n	8006372 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	429a      	cmp	r2, r3
 8006370:	d903      	bls.n	800637a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006378:	e113      	b.n	80065a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800637a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637c:	2200      	movs	r2, #0
 800637e:	60bb      	str	r3, [r7, #8]
 8006380:	60fa      	str	r2, [r7, #12]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006386:	4a84      	ldr	r2, [pc, #528]	; (8006598 <UART_SetConfig+0x5c4>)
 8006388:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800638c:	b29b      	uxth	r3, r3
 800638e:	2200      	movs	r2, #0
 8006390:	603b      	str	r3, [r7, #0]
 8006392:	607a      	str	r2, [r7, #4]
 8006394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006398:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800639c:	f7f9 ffa8 	bl	80002f0 <__aeabi_uldivmod>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	4610      	mov	r0, r2
 80063a6:	4619      	mov	r1, r3
 80063a8:	f04f 0200 	mov.w	r2, #0
 80063ac:	f04f 0300 	mov.w	r3, #0
 80063b0:	020b      	lsls	r3, r1, #8
 80063b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80063b6:	0202      	lsls	r2, r0, #8
 80063b8:	6979      	ldr	r1, [r7, #20]
 80063ba:	6849      	ldr	r1, [r1, #4]
 80063bc:	0849      	lsrs	r1, r1, #1
 80063be:	2000      	movs	r0, #0
 80063c0:	460c      	mov	r4, r1
 80063c2:	4605      	mov	r5, r0
 80063c4:	eb12 0804 	adds.w	r8, r2, r4
 80063c8:	eb43 0905 	adc.w	r9, r3, r5
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	469a      	mov	sl, r3
 80063d4:	4693      	mov	fp, r2
 80063d6:	4652      	mov	r2, sl
 80063d8:	465b      	mov	r3, fp
 80063da:	4640      	mov	r0, r8
 80063dc:	4649      	mov	r1, r9
 80063de:	f7f9 ff87 	bl	80002f0 <__aeabi_uldivmod>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	4613      	mov	r3, r2
 80063e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063ea:	6a3b      	ldr	r3, [r7, #32]
 80063ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063f0:	d308      	bcc.n	8006404 <UART_SetConfig+0x430>
 80063f2:	6a3b      	ldr	r3, [r7, #32]
 80063f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063f8:	d204      	bcs.n	8006404 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	6a3a      	ldr	r2, [r7, #32]
 8006400:	60da      	str	r2, [r3, #12]
 8006402:	e0ce      	b.n	80065a2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800640a:	e0ca      	b.n	80065a2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006414:	d166      	bne.n	80064e4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006416:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800641a:	2b08      	cmp	r3, #8
 800641c:	d827      	bhi.n	800646e <UART_SetConfig+0x49a>
 800641e:	a201      	add	r2, pc, #4	; (adr r2, 8006424 <UART_SetConfig+0x450>)
 8006420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006424:	08006449 	.word	0x08006449
 8006428:	08006451 	.word	0x08006451
 800642c:	08006459 	.word	0x08006459
 8006430:	0800646f 	.word	0x0800646f
 8006434:	0800645f 	.word	0x0800645f
 8006438:	0800646f 	.word	0x0800646f
 800643c:	0800646f 	.word	0x0800646f
 8006440:	0800646f 	.word	0x0800646f
 8006444:	08006467 	.word	0x08006467
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006448:	f7fd fbee 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 800644c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800644e:	e014      	b.n	800647a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006450:	f7fd fc00 	bl	8003c54 <HAL_RCC_GetPCLK2Freq>
 8006454:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006456:	e010      	b.n	800647a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006458:	4b4e      	ldr	r3, [pc, #312]	; (8006594 <UART_SetConfig+0x5c0>)
 800645a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800645c:	e00d      	b.n	800647a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800645e:	f7fd fb75 	bl	8003b4c <HAL_RCC_GetSysClockFreq>
 8006462:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006464:	e009      	b.n	800647a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800646a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800646c:	e005      	b.n	800647a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800646e:	2300      	movs	r3, #0
 8006470:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006478:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	2b00      	cmp	r3, #0
 800647e:	f000 8090 	beq.w	80065a2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006486:	4a44      	ldr	r2, [pc, #272]	; (8006598 <UART_SetConfig+0x5c4>)
 8006488:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800648c:	461a      	mov	r2, r3
 800648e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006490:	fbb3 f3f2 	udiv	r3, r3, r2
 8006494:	005a      	lsls	r2, r3, #1
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	085b      	lsrs	r3, r3, #1
 800649c:	441a      	add	r2, r3
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	2b0f      	cmp	r3, #15
 80064ac:	d916      	bls.n	80064dc <UART_SetConfig+0x508>
 80064ae:	6a3b      	ldr	r3, [r7, #32]
 80064b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064b4:	d212      	bcs.n	80064dc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064b6:	6a3b      	ldr	r3, [r7, #32]
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	f023 030f 	bic.w	r3, r3, #15
 80064be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064c0:	6a3b      	ldr	r3, [r7, #32]
 80064c2:	085b      	lsrs	r3, r3, #1
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	8bfb      	ldrh	r3, [r7, #30]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	8bfa      	ldrh	r2, [r7, #30]
 80064d8:	60da      	str	r2, [r3, #12]
 80064da:	e062      	b.n	80065a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80064e2:	e05e      	b.n	80065a2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d828      	bhi.n	800653e <UART_SetConfig+0x56a>
 80064ec:	a201      	add	r2, pc, #4	; (adr r2, 80064f4 <UART_SetConfig+0x520>)
 80064ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f2:	bf00      	nop
 80064f4:	08006519 	.word	0x08006519
 80064f8:	08006521 	.word	0x08006521
 80064fc:	08006529 	.word	0x08006529
 8006500:	0800653f 	.word	0x0800653f
 8006504:	0800652f 	.word	0x0800652f
 8006508:	0800653f 	.word	0x0800653f
 800650c:	0800653f 	.word	0x0800653f
 8006510:	0800653f 	.word	0x0800653f
 8006514:	08006537 	.word	0x08006537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006518:	f7fd fb86 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 800651c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800651e:	e014      	b.n	800654a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006520:	f7fd fb98 	bl	8003c54 <HAL_RCC_GetPCLK2Freq>
 8006524:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006526:	e010      	b.n	800654a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006528:	4b1a      	ldr	r3, [pc, #104]	; (8006594 <UART_SetConfig+0x5c0>)
 800652a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800652c:	e00d      	b.n	800654a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800652e:	f7fd fb0d 	bl	8003b4c <HAL_RCC_GetSysClockFreq>
 8006532:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006534:	e009      	b.n	800654a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006536:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800653a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800653c:	e005      	b.n	800654a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800653e:	2300      	movs	r3, #0
 8006540:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006548:	bf00      	nop
    }

    if (pclk != 0U)
 800654a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654c:	2b00      	cmp	r3, #0
 800654e:	d028      	beq.n	80065a2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006554:	4a10      	ldr	r2, [pc, #64]	; (8006598 <UART_SetConfig+0x5c4>)
 8006556:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800655a:	461a      	mov	r2, r3
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	085b      	lsrs	r3, r3, #1
 8006568:	441a      	add	r2, r3
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006572:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006574:	6a3b      	ldr	r3, [r7, #32]
 8006576:	2b0f      	cmp	r3, #15
 8006578:	d910      	bls.n	800659c <UART_SetConfig+0x5c8>
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006580:	d20c      	bcs.n	800659c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006582:	6a3b      	ldr	r3, [r7, #32]
 8006584:	b29a      	uxth	r2, r3
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	60da      	str	r2, [r3, #12]
 800658c:	e009      	b.n	80065a2 <UART_SetConfig+0x5ce>
 800658e:	bf00      	nop
 8006590:	40008000 	.word	0x40008000
 8006594:	00f42400 	.word	0x00f42400
 8006598:	08008c04 	.word	0x08008c04
      }
      else
      {
        ret = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	2200      	movs	r2, #0
 80065b6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	2200      	movs	r2, #0
 80065bc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80065be:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3730      	adds	r7, #48	; 0x30
 80065c6:	46bd      	mov	sp, r7
 80065c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080065cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00a      	beq.n	80065f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d00a      	beq.n	8006618 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661c:	f003 0304 	and.w	r3, r3, #4
 8006620:	2b00      	cmp	r3, #0
 8006622:	d00a      	beq.n	800663a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663e:	f003 0308 	and.w	r3, r3, #8
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00a      	beq.n	800665c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006660:	f003 0310 	and.w	r3, r3, #16
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00a      	beq.n	800667e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006682:	f003 0320 	and.w	r3, r3, #32
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00a      	beq.n	80066a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d01a      	beq.n	80066e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066ca:	d10a      	bne.n	80066e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	605a      	str	r2, [r3, #4]
  }
}
 8006704:	bf00      	nop
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af02      	add	r7, sp, #8
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006720:	f7fb f898 	bl	8001854 <HAL_GetTick>
 8006724:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0308 	and.w	r3, r3, #8
 8006730:	2b08      	cmp	r3, #8
 8006732:	d10e      	bne.n	8006752 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006734:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f82f 	bl	80067a6 <UART_WaitOnFlagUntilTimeout>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e025      	b.n	800679e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b04      	cmp	r3, #4
 800675e:	d10e      	bne.n	800677e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006760:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006764:	9300      	str	r3, [sp, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f819 	bl	80067a6 <UART_WaitOnFlagUntilTimeout>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d001      	beq.n	800677e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e00f      	b.n	800679e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2220      	movs	r2, #32
 8006782:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2220      	movs	r2, #32
 800678a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b09c      	sub	sp, #112	; 0x70
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	60f8      	str	r0, [r7, #12]
 80067ae:	60b9      	str	r1, [r7, #8]
 80067b0:	603b      	str	r3, [r7, #0]
 80067b2:	4613      	mov	r3, r2
 80067b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067b6:	e0a9      	b.n	800690c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067be:	f000 80a5 	beq.w	800690c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067c2:	f7fb f847 	bl	8001854 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d302      	bcc.n	80067d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80067d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d140      	bne.n	800685a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067e0:	e853 3f00 	ldrex	r3, [r3]
 80067e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80067e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067ec:	667b      	str	r3, [r7, #100]	; 0x64
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	461a      	mov	r2, r3
 80067f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067f8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067fe:	e841 2300 	strex	r3, r2, [r1]
 8006802:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006804:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1e6      	bne.n	80067d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3308      	adds	r3, #8
 8006810:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800681a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800681c:	f023 0301 	bic.w	r3, r3, #1
 8006820:	663b      	str	r3, [r7, #96]	; 0x60
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	3308      	adds	r3, #8
 8006828:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800682a:	64ba      	str	r2, [r7, #72]	; 0x48
 800682c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006830:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006838:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e5      	bne.n	800680a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2220      	movs	r2, #32
 8006842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2220      	movs	r2, #32
 800684a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e069      	b.n	800692e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0304 	and.w	r3, r3, #4
 8006864:	2b00      	cmp	r3, #0
 8006866:	d051      	beq.n	800690c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	69db      	ldr	r3, [r3, #28]
 800686e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006872:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006876:	d149      	bne.n	800690c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006880:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006892:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006896:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	461a      	mov	r2, r3
 800689e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068a0:	637b      	str	r3, [r7, #52]	; 0x34
 80068a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80068a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068a8:	e841 2300 	strex	r3, r2, [r1]
 80068ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80068ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d1e6      	bne.n	8006882 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	3308      	adds	r3, #8
 80068ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	613b      	str	r3, [r7, #16]
   return(result);
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f023 0301 	bic.w	r3, r3, #1
 80068ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	3308      	adds	r3, #8
 80068d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80068d4:	623a      	str	r2, [r7, #32]
 80068d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d8:	69f9      	ldr	r1, [r7, #28]
 80068da:	6a3a      	ldr	r2, [r7, #32]
 80068dc:	e841 2300 	strex	r3, r2, [r1]
 80068e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1e5      	bne.n	80068b4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2220      	movs	r2, #32
 80068ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2220      	movs	r2, #32
 80068f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2220      	movs	r2, #32
 80068fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2200      	movs	r2, #0
 8006904:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006908:	2303      	movs	r3, #3
 800690a:	e010      	b.n	800692e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	69da      	ldr	r2, [r3, #28]
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	4013      	ands	r3, r2
 8006916:	68ba      	ldr	r2, [r7, #8]
 8006918:	429a      	cmp	r2, r3
 800691a:	bf0c      	ite	eq
 800691c:	2301      	moveq	r3, #1
 800691e:	2300      	movne	r3, #0
 8006920:	b2db      	uxtb	r3, r3
 8006922:	461a      	mov	r2, r3
 8006924:	79fb      	ldrb	r3, [r7, #7]
 8006926:	429a      	cmp	r2, r3
 8006928:	f43f af46 	beq.w	80067b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3770      	adds	r7, #112	; 0x70
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
	...

08006938 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006938:	b480      	push	{r7}
 800693a:	b0a3      	sub	sp, #140	; 0x8c
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	4613      	mov	r3, r2
 8006944:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	88fa      	ldrh	r2, [r7, #6]
 8006950:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	88fa      	ldrh	r2, [r7, #6]
 8006958:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800696a:	d10e      	bne.n	800698a <UART_Start_Receive_IT+0x52>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d105      	bne.n	8006980 <UART_Start_Receive_IT+0x48>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f240 12ff 	movw	r2, #511	; 0x1ff
 800697a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800697e:	e02d      	b.n	80069dc <UART_Start_Receive_IT+0xa4>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	22ff      	movs	r2, #255	; 0xff
 8006984:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006988:	e028      	b.n	80069dc <UART_Start_Receive_IT+0xa4>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10d      	bne.n	80069ae <UART_Start_Receive_IT+0x76>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d104      	bne.n	80069a4 <UART_Start_Receive_IT+0x6c>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	22ff      	movs	r2, #255	; 0xff
 800699e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80069a2:	e01b      	b.n	80069dc <UART_Start_Receive_IT+0xa4>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	227f      	movs	r2, #127	; 0x7f
 80069a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80069ac:	e016      	b.n	80069dc <UART_Start_Receive_IT+0xa4>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069b6:	d10d      	bne.n	80069d4 <UART_Start_Receive_IT+0x9c>
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d104      	bne.n	80069ca <UART_Start_Receive_IT+0x92>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	227f      	movs	r2, #127	; 0x7f
 80069c4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80069c8:	e008      	b.n	80069dc <UART_Start_Receive_IT+0xa4>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	223f      	movs	r2, #63	; 0x3f
 80069ce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80069d2:	e003      	b.n	80069dc <UART_Start_Receive_IT+0xa4>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2222      	movs	r2, #34	; 0x22
 80069e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3308      	adds	r3, #8
 80069f2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80069f6:	e853 3f00 	ldrex	r3, [r3]
 80069fa:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80069fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80069fe:	f043 0301 	orr.w	r3, r3, #1
 8006a02:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	3308      	adds	r3, #8
 8006a0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8006a10:	673a      	str	r2, [r7, #112]	; 0x70
 8006a12:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a14:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8006a16:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8006a18:	e841 2300 	strex	r3, r2, [r1]
 8006a1c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8006a1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1e3      	bne.n	80069ec <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a2c:	d153      	bne.n	8006ad6 <UART_Start_Receive_IT+0x19e>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006a34:	88fa      	ldrh	r2, [r7, #6]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d34d      	bcc.n	8006ad6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a42:	d107      	bne.n	8006a54 <UART_Start_Receive_IT+0x11c>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d103      	bne.n	8006a54 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	4a4b      	ldr	r2, [pc, #300]	; (8006b7c <UART_Start_Receive_IT+0x244>)
 8006a50:	671a      	str	r2, [r3, #112]	; 0x70
 8006a52:	e002      	b.n	8006a5a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	4a4a      	ldr	r2, [pc, #296]	; (8006b80 <UART_Start_Receive_IT+0x248>)
 8006a58:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d01a      	beq.n	8006aa0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a72:	e853 3f00 	ldrex	r3, [r3]
 8006a76:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a7e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	461a      	mov	r2, r3
 8006a88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006a8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a8e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a92:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006a94:	e841 2300 	strex	r3, r2, [r1]
 8006a98:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006a9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d1e4      	bne.n	8006a6a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	3308      	adds	r3, #8
 8006aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ab6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	3308      	adds	r3, #8
 8006abe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006ac0:	64ba      	str	r2, [r7, #72]	; 0x48
 8006ac2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006ac6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ac8:	e841 2300 	strex	r3, r2, [r1]
 8006acc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006ace:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e5      	bne.n	8006aa0 <UART_Start_Receive_IT+0x168>
 8006ad4:	e04a      	b.n	8006b6c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ade:	d107      	bne.n	8006af0 <UART_Start_Receive_IT+0x1b8>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d103      	bne.n	8006af0 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4a26      	ldr	r2, [pc, #152]	; (8006b84 <UART_Start_Receive_IT+0x24c>)
 8006aec:	671a      	str	r2, [r3, #112]	; 0x70
 8006aee:	e002      	b.n	8006af6 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	4a25      	ldr	r2, [pc, #148]	; (8006b88 <UART_Start_Receive_IT+0x250>)
 8006af4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d019      	beq.n	8006b3a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b0e:	e853 3f00 	ldrex	r3, [r3]
 8006b12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006b1a:	677b      	str	r3, [r7, #116]	; 0x74
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	461a      	mov	r2, r3
 8006b22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b24:	637b      	str	r3, [r7, #52]	; 0x34
 8006b26:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b2c:	e841 2300 	strex	r3, r2, [r1]
 8006b30:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1e6      	bne.n	8006b06 <UART_Start_Receive_IT+0x1ce>
 8006b38:	e018      	b.n	8006b6c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	613b      	str	r3, [r7, #16]
   return(result);
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	f043 0320 	orr.w	r3, r3, #32
 8006b4e:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	461a      	mov	r2, r3
 8006b56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b58:	623b      	str	r3, [r7, #32]
 8006b5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	69f9      	ldr	r1, [r7, #28]
 8006b5e:	6a3a      	ldr	r2, [r7, #32]
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e6      	bne.n	8006b3a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	378c      	adds	r7, #140	; 0x8c
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	08007295 	.word	0x08007295
 8006b80:	08006f9d 	.word	0x08006f9d
 8006b84:	08006e3b 	.word	0x08006e3b
 8006b88:	08006cdb 	.word	0x08006cdb

08006b8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b095      	sub	sp, #84	; 0x54
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ba8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb2:	643b      	str	r3, [r7, #64]	; 0x40
 8006bb4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006bb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006bba:	e841 2300 	strex	r3, r2, [r1]
 8006bbe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1e6      	bne.n	8006b94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3308      	adds	r3, #8
 8006bcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bdc:	f023 0301 	bic.w	r3, r3, #1
 8006be0:	64bb      	str	r3, [r7, #72]	; 0x48
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3308      	adds	r3, #8
 8006be8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e3      	bne.n	8006bc6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d118      	bne.n	8006c38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	e853 3f00 	ldrex	r3, [r3]
 8006c12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f023 0310 	bic.w	r3, r3, #16
 8006c1a:	647b      	str	r3, [r7, #68]	; 0x44
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	461a      	mov	r2, r3
 8006c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c24:	61bb      	str	r3, [r7, #24]
 8006c26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c28:	6979      	ldr	r1, [r7, #20]
 8006c2a:	69ba      	ldr	r2, [r7, #24]
 8006c2c:	e841 2300 	strex	r3, r2, [r1]
 8006c30:	613b      	str	r3, [r7, #16]
   return(result);
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1e6      	bne.n	8006c06 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2220      	movs	r2, #32
 8006c3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	671a      	str	r2, [r3, #112]	; 0x70
}
 8006c4c:	bf00      	nop
 8006c4e:	3754      	adds	r7, #84	; 0x54
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f7ff f996 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c7c:	bf00      	nop
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b088      	sub	sp, #32
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ca0:	61fb      	str	r3, [r7, #28]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	61bb      	str	r3, [r7, #24]
 8006cac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	6979      	ldr	r1, [r7, #20]
 8006cb0:	69ba      	ldr	r2, [r7, #24]
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e6      	bne.n	8006c8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f7ff f961 	bl	8005f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cd2:	bf00      	nop
 8006cd4:	3720      	adds	r7, #32
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b096      	sub	sp, #88	; 0x58
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006ce8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cf2:	2b22      	cmp	r3, #34	; 0x22
 8006cf4:	f040 8095 	bne.w	8006e22 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfe:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006d02:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006d06:	b2d9      	uxtb	r1, r3
 8006d08:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006d0c:	b2da      	uxtb	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d12:	400a      	ands	r2, r1
 8006d14:	b2d2      	uxtb	r2, r2
 8006d16:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d1c:	1c5a      	adds	r2, r3, #1
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d178      	bne.n	8006e32 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d48:	e853 3f00 	ldrex	r3, [r3]
 8006d4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d54:	653b      	str	r3, [r7, #80]	; 0x50
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d5e:	647b      	str	r3, [r7, #68]	; 0x44
 8006d60:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d66:	e841 2300 	strex	r3, r2, [r1]
 8006d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1e6      	bne.n	8006d40 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3308      	adds	r3, #8
 8006d78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	623b      	str	r3, [r7, #32]
   return(result);
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	f023 0301 	bic.w	r3, r3, #1
 8006d88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3308      	adds	r3, #8
 8006d90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d92:	633a      	str	r2, [r7, #48]	; 0x30
 8006d94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e5      	bne.n	8006d72 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2220      	movs	r2, #32
 8006daa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d12e      	bne.n	8006e1a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	e853 3f00 	ldrex	r3, [r3]
 8006dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f023 0310 	bic.w	r3, r3, #16
 8006dd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	461a      	mov	r2, r3
 8006dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006de0:	61fb      	str	r3, [r7, #28]
 8006de2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	69b9      	ldr	r1, [r7, #24]
 8006de6:	69fa      	ldr	r2, [r7, #28]
 8006de8:	e841 2300 	strex	r3, r2, [r1]
 8006dec:	617b      	str	r3, [r7, #20]
   return(result);
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e6      	bne.n	8006dc2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	69db      	ldr	r3, [r3, #28]
 8006dfa:	f003 0310 	and.w	r3, r3, #16
 8006dfe:	2b10      	cmp	r3, #16
 8006e00:	d103      	bne.n	8006e0a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2210      	movs	r2, #16
 8006e08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006e10:	4619      	mov	r1, r3
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff f8d2 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e18:	e00b      	b.n	8006e32 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7fa fcb0 	bl	8001780 <HAL_UART_RxCpltCallback>
}
 8006e20:	e007      	b.n	8006e32 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	699a      	ldr	r2, [r3, #24]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f042 0208 	orr.w	r2, r2, #8
 8006e30:	619a      	str	r2, [r3, #24]
}
 8006e32:	bf00      	nop
 8006e34:	3758      	adds	r7, #88	; 0x58
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b096      	sub	sp, #88	; 0x58
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006e48:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e52:	2b22      	cmp	r3, #34	; 0x22
 8006e54:	f040 8095 	bne.w	8006f82 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e66:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006e68:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006e6c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006e70:	4013      	ands	r3, r2
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e76:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e7c:	1c9a      	adds	r2, r3, #2
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	3b01      	subs	r3, #1
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d178      	bne.n	8006f92 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ea8:	e853 3f00 	ldrex	r3, [r3]
 8006eac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006eb4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ebe:	643b      	str	r3, [r7, #64]	; 0x40
 8006ec0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ec4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ec6:	e841 2300 	strex	r3, r2, [r1]
 8006eca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1e6      	bne.n	8006ea0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3308      	adds	r3, #8
 8006ed8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eda:	6a3b      	ldr	r3, [r7, #32]
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	f023 0301 	bic.w	r3, r3, #1
 8006ee8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	3308      	adds	r3, #8
 8006ef0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ef2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ef4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ef8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006efa:	e841 2300 	strex	r3, r2, [r1]
 8006efe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1e5      	bne.n	8006ed2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2220      	movs	r2, #32
 8006f0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d12e      	bne.n	8006f7a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	e853 3f00 	ldrex	r3, [r3]
 8006f2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f023 0310 	bic.w	r3, r3, #16
 8006f36:	647b      	str	r3, [r7, #68]	; 0x44
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f40:	61bb      	str	r3, [r7, #24]
 8006f42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f44:	6979      	ldr	r1, [r7, #20]
 8006f46:	69ba      	ldr	r2, [r7, #24]
 8006f48:	e841 2300 	strex	r3, r2, [r1]
 8006f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1e6      	bne.n	8006f22 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	f003 0310 	and.w	r3, r3, #16
 8006f5e:	2b10      	cmp	r3, #16
 8006f60:	d103      	bne.n	8006f6a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2210      	movs	r2, #16
 8006f68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f70:	4619      	mov	r1, r3
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7ff f822 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f78:	e00b      	b.n	8006f92 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f7fa fc00 	bl	8001780 <HAL_UART_RxCpltCallback>
}
 8006f80:	e007      	b.n	8006f92 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	699a      	ldr	r2, [r3, #24]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f042 0208 	orr.w	r2, r2, #8
 8006f90:	619a      	str	r2, [r3, #24]
}
 8006f92:	bf00      	nop
 8006f94:	3758      	adds	r7, #88	; 0x58
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b0a6      	sub	sp, #152	; 0x98
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006faa:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fd2:	2b22      	cmp	r3, #34	; 0x22
 8006fd4:	f040 814f 	bne.w	8007276 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006fde:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006fe2:	e0f6      	b.n	80071d2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fea:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006fee:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8006ff2:	b2d9      	uxtb	r1, r3
 8006ff4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8006ff8:	b2da      	uxtb	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ffe:	400a      	ands	r2, r1
 8007000:	b2d2      	uxtb	r2, r2
 8007002:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007008:	1c5a      	adds	r2, r3, #1
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007014:	b29b      	uxth	r3, r3
 8007016:	3b01      	subs	r3, #1
 8007018:	b29a      	uxth	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800702a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800702e:	f003 0307 	and.w	r3, r3, #7
 8007032:	2b00      	cmp	r3, #0
 8007034:	d053      	beq.n	80070de <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007036:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d011      	beq.n	8007066 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007042:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00b      	beq.n	8007066 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	2201      	movs	r2, #1
 8007054:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800705c:	f043 0201 	orr.w	r2, r3, #1
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007066:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d011      	beq.n	8007096 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007072:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00b      	beq.n	8007096 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2202      	movs	r2, #2
 8007084:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800708c:	f043 0204 	orr.w	r2, r3, #4
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007096:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800709a:	f003 0304 	and.w	r3, r3, #4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d011      	beq.n	80070c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80070a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00b      	beq.n	80070c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2204      	movs	r2, #4
 80070b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070bc:	f043 0202 	orr.w	r2, r3, #2
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d006      	beq.n	80070de <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f7fe ff69 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d173      	bne.n	80071d2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070f2:	e853 3f00 	ldrex	r3, [r3]
 80070f6:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80070f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800710c:	66bb      	str	r3, [r7, #104]	; 0x68
 800710e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007110:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8007112:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007114:	e841 2300 	strex	r3, r2, [r1]
 8007118:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800711a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1e4      	bne.n	80070ea <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	3308      	adds	r3, #8
 8007126:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800712a:	e853 3f00 	ldrex	r3, [r3]
 800712e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007132:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007136:	f023 0301 	bic.w	r3, r3, #1
 800713a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	3308      	adds	r3, #8
 8007142:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007144:	657a      	str	r2, [r7, #84]	; 0x54
 8007146:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800714a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800714c:	e841 2300 	strex	r3, r2, [r1]
 8007150:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007152:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1e3      	bne.n	8007120 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2220      	movs	r2, #32
 800715c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800716a:	2b01      	cmp	r3, #1
 800716c:	d12e      	bne.n	80071cc <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800717c:	e853 3f00 	ldrex	r3, [r3]
 8007180:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007184:	f023 0310 	bic.w	r3, r3, #16
 8007188:	67bb      	str	r3, [r7, #120]	; 0x78
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	461a      	mov	r2, r3
 8007190:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007192:	643b      	str	r3, [r7, #64]	; 0x40
 8007194:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007196:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007198:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800719a:	e841 2300 	strex	r3, r2, [r1]
 800719e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1e6      	bne.n	8007174 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	69db      	ldr	r3, [r3, #28]
 80071ac:	f003 0310 	and.w	r3, r3, #16
 80071b0:	2b10      	cmp	r3, #16
 80071b2:	d103      	bne.n	80071bc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2210      	movs	r2, #16
 80071ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80071c2:	4619      	mov	r1, r3
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f7fe fef9 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
 80071ca:	e002      	b.n	80071d2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f7fa fad7 	bl	8001780 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80071d2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d006      	beq.n	80071e8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 80071da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80071de:	f003 0320 	and.w	r3, r3, #32
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f47f aefe 	bne.w	8006fe4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80071ee:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80071f2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d045      	beq.n	8007286 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007200:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007204:	429a      	cmp	r2, r3
 8007206:	d23e      	bcs.n	8007286 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	3308      	adds	r3, #8
 800720e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	e853 3f00 	ldrex	r3, [r3]
 8007216:	61fb      	str	r3, [r7, #28]
   return(result);
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800721e:	673b      	str	r3, [r7, #112]	; 0x70
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	3308      	adds	r3, #8
 8007226:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007228:	62fa      	str	r2, [r7, #44]	; 0x2c
 800722a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800722e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007230:	e841 2300 	strex	r3, r2, [r1]
 8007234:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007238:	2b00      	cmp	r3, #0
 800723a:	d1e5      	bne.n	8007208 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a14      	ldr	r2, [pc, #80]	; (8007290 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8007240:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	e853 3f00 	ldrex	r3, [r3]
 800724e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f043 0320 	orr.w	r3, r3, #32
 8007256:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	461a      	mov	r2, r3
 800725e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007260:	61bb      	str	r3, [r7, #24]
 8007262:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007264:	6979      	ldr	r1, [r7, #20]
 8007266:	69ba      	ldr	r2, [r7, #24]
 8007268:	e841 2300 	strex	r3, r2, [r1]
 800726c:	613b      	str	r3, [r7, #16]
   return(result);
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1e6      	bne.n	8007242 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007274:	e007      	b.n	8007286 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	699a      	ldr	r2, [r3, #24]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f042 0208 	orr.w	r2, r2, #8
 8007284:	619a      	str	r2, [r3, #24]
}
 8007286:	bf00      	nop
 8007288:	3798      	adds	r7, #152	; 0x98
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	08006cdb 	.word	0x08006cdb

08007294 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b0a8      	sub	sp, #160	; 0xa0
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80072a2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072ca:	2b22      	cmp	r3, #34	; 0x22
 80072cc:	f040 8153 	bne.w	8007576 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80072d6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80072da:	e0fa      	b.n	80074d2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 80072ee:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 80072f2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80072f6:	4013      	ands	r3, r2
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80072fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007304:	1c9a      	adds	r2, r3, #2
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007310:	b29b      	uxth	r3, r3
 8007312:	3b01      	subs	r3, #1
 8007314:	b29a      	uxth	r2, r3
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	69db      	ldr	r3, [r3, #28]
 8007322:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007326:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800732a:	f003 0307 	and.w	r3, r3, #7
 800732e:	2b00      	cmp	r3, #0
 8007330:	d053      	beq.n	80073da <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007332:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	2b00      	cmp	r3, #0
 800733c:	d011      	beq.n	8007362 <UART_RxISR_16BIT_FIFOEN+0xce>
 800733e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00b      	beq.n	8007362 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	2201      	movs	r2, #1
 8007350:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007358:	f043 0201 	orr.w	r2, r3, #1
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007362:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b00      	cmp	r3, #0
 800736c:	d011      	beq.n	8007392 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800736e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00b      	beq.n	8007392 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2202      	movs	r2, #2
 8007380:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007388:	f043 0204 	orr.w	r2, r3, #4
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007392:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007396:	f003 0304 	and.w	r3, r3, #4
 800739a:	2b00      	cmp	r3, #0
 800739c:	d011      	beq.n	80073c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800739e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073a2:	f003 0301 	and.w	r3, r3, #1
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00b      	beq.n	80073c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2204      	movs	r2, #4
 80073b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073b8:	f043 0202 	orr.w	r2, r3, #2
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d006      	beq.n	80073da <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f7fe fdeb 	bl	8005fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d175      	bne.n	80074d2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80073f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007408:	66fb      	str	r3, [r7, #108]	; 0x6c
 800740a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800740e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007410:	e841 2300 	strex	r3, r2, [r1]
 8007414:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007416:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e4      	bne.n	80073e6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3308      	adds	r3, #8
 8007422:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007426:	e853 3f00 	ldrex	r3, [r3]
 800742a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800742c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800742e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007432:	f023 0301 	bic.w	r3, r3, #1
 8007436:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	3308      	adds	r3, #8
 8007440:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007444:	65ba      	str	r2, [r7, #88]	; 0x58
 8007446:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007448:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800744a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800744c:	e841 2300 	strex	r3, r2, [r1]
 8007450:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1e1      	bne.n	800741c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2220      	movs	r2, #32
 800745c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800746a:	2b01      	cmp	r3, #1
 800746c:	d12e      	bne.n	80074cc <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747c:	e853 3f00 	ldrex	r3, [r3]
 8007480:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007484:	f023 0310 	bic.w	r3, r3, #16
 8007488:	67fb      	str	r3, [r7, #124]	; 0x7c
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	461a      	mov	r2, r3
 8007490:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007492:	647b      	str	r3, [r7, #68]	; 0x44
 8007494:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007496:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007498:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e6      	bne.n	8007474 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	69db      	ldr	r3, [r3, #28]
 80074ac:	f003 0310 	and.w	r3, r3, #16
 80074b0:	2b10      	cmp	r3, #16
 80074b2:	d103      	bne.n	80074bc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2210      	movs	r2, #16
 80074ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80074c2:	4619      	mov	r1, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f7fe fd79 	bl	8005fbc <HAL_UARTEx_RxEventCallback>
 80074ca:	e002      	b.n	80074d2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f7fa f957 	bl	8001780 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80074d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d006      	beq.n	80074e8 <UART_RxISR_16BIT_FIFOEN+0x254>
 80074da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80074de:	f003 0320 	and.w	r3, r3, #32
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f47f aefa 	bne.w	80072dc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80074ee:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80074f2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d045      	beq.n	8007586 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007500:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8007504:	429a      	cmp	r2, r3
 8007506:	d23e      	bcs.n	8007586 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3308      	adds	r3, #8
 800750e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007512:	e853 3f00 	ldrex	r3, [r3]
 8007516:	623b      	str	r3, [r7, #32]
   return(result);
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800751e:	677b      	str	r3, [r7, #116]	; 0x74
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	3308      	adds	r3, #8
 8007526:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007528:	633a      	str	r2, [r7, #48]	; 0x30
 800752a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800752e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007530:	e841 2300 	strex	r3, r2, [r1]
 8007534:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1e5      	bne.n	8007508 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a14      	ldr	r2, [pc, #80]	; (8007590 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8007540:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f043 0320 	orr.w	r3, r3, #32
 8007556:	673b      	str	r3, [r7, #112]	; 0x70
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007560:	61fb      	str	r3, [r7, #28]
 8007562:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	69b9      	ldr	r1, [r7, #24]
 8007566:	69fa      	ldr	r2, [r7, #28]
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	617b      	str	r3, [r7, #20]
   return(result);
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e6      	bne.n	8007542 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007574:	e007      	b.n	8007586 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	699a      	ldr	r2, [r3, #24]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f042 0208 	orr.w	r2, r2, #8
 8007584:	619a      	str	r2, [r3, #24]
}
 8007586:	bf00      	nop
 8007588:	37a0      	adds	r7, #160	; 0xa0
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	08006e3b 	.word	0x08006e3b

08007594 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b085      	sub	sp, #20
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d101      	bne.n	80075e6 <HAL_UARTEx_DisableFifoMode+0x16>
 80075e2:	2302      	movs	r3, #2
 80075e4:	e027      	b.n	8007636 <HAL_UARTEx_DisableFifoMode+0x66>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2224      	movs	r2, #36	; 0x24
 80075f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0201 	bic.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007614:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2220      	movs	r2, #32
 8007628:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b084      	sub	sp, #16
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007656:	2302      	movs	r3, #2
 8007658:	e02d      	b.n	80076b6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2224      	movs	r2, #36	; 0x24
 8007666:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f022 0201 	bic.w	r2, r2, #1
 8007680:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	683a      	ldr	r2, [r7, #0]
 8007692:	430a      	orrs	r2, r1
 8007694:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f850 	bl	800773c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2220      	movs	r2, #32
 80076a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d101      	bne.n	80076d6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e02d      	b.n	8007732 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2224      	movs	r2, #36	; 0x24
 80076e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f022 0201 	bic.w	r2, r2, #1
 80076fc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	430a      	orrs	r2, r1
 8007710:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f812 	bl	800773c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2220      	movs	r2, #32
 8007724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007748:	2b00      	cmp	r3, #0
 800774a:	d108      	bne.n	800775e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800775c:	e031      	b.n	80077c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800775e:	2308      	movs	r3, #8
 8007760:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007762:	2308      	movs	r3, #8
 8007764:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	0e5b      	lsrs	r3, r3, #25
 800776e:	b2db      	uxtb	r3, r3
 8007770:	f003 0307 	and.w	r3, r3, #7
 8007774:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	0f5b      	lsrs	r3, r3, #29
 800777e:	b2db      	uxtb	r3, r3
 8007780:	f003 0307 	and.w	r3, r3, #7
 8007784:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007786:	7bbb      	ldrb	r3, [r7, #14]
 8007788:	7b3a      	ldrb	r2, [r7, #12]
 800778a:	4911      	ldr	r1, [pc, #68]	; (80077d0 <UARTEx_SetNbDataToProcess+0x94>)
 800778c:	5c8a      	ldrb	r2, [r1, r2]
 800778e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007792:	7b3a      	ldrb	r2, [r7, #12]
 8007794:	490f      	ldr	r1, [pc, #60]	; (80077d4 <UARTEx_SetNbDataToProcess+0x98>)
 8007796:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007798:	fb93 f3f2 	sdiv	r3, r3, r2
 800779c:	b29a      	uxth	r2, r3
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077a4:	7bfb      	ldrb	r3, [r7, #15]
 80077a6:	7b7a      	ldrb	r2, [r7, #13]
 80077a8:	4909      	ldr	r1, [pc, #36]	; (80077d0 <UARTEx_SetNbDataToProcess+0x94>)
 80077aa:	5c8a      	ldrb	r2, [r1, r2]
 80077ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80077b0:	7b7a      	ldrb	r2, [r7, #13]
 80077b2:	4908      	ldr	r1, [pc, #32]	; (80077d4 <UARTEx_SetNbDataToProcess+0x98>)
 80077b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80077b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80077c2:	bf00      	nop
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
 80077ce:	bf00      	nop
 80077d0:	08008c1c 	.word	0x08008c1c
 80077d4:	08008c24 	.word	0x08008c24

080077d8 <std>:
 80077d8:	2300      	movs	r3, #0
 80077da:	b510      	push	{r4, lr}
 80077dc:	4604      	mov	r4, r0
 80077de:	e9c0 3300 	strd	r3, r3, [r0]
 80077e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077e6:	6083      	str	r3, [r0, #8]
 80077e8:	8181      	strh	r1, [r0, #12]
 80077ea:	6643      	str	r3, [r0, #100]	; 0x64
 80077ec:	81c2      	strh	r2, [r0, #14]
 80077ee:	6183      	str	r3, [r0, #24]
 80077f0:	4619      	mov	r1, r3
 80077f2:	2208      	movs	r2, #8
 80077f4:	305c      	adds	r0, #92	; 0x5c
 80077f6:	f000 f916 	bl	8007a26 <memset>
 80077fa:	4b05      	ldr	r3, [pc, #20]	; (8007810 <std+0x38>)
 80077fc:	6263      	str	r3, [r4, #36]	; 0x24
 80077fe:	4b05      	ldr	r3, [pc, #20]	; (8007814 <std+0x3c>)
 8007800:	62a3      	str	r3, [r4, #40]	; 0x28
 8007802:	4b05      	ldr	r3, [pc, #20]	; (8007818 <std+0x40>)
 8007804:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007806:	4b05      	ldr	r3, [pc, #20]	; (800781c <std+0x44>)
 8007808:	6224      	str	r4, [r4, #32]
 800780a:	6323      	str	r3, [r4, #48]	; 0x30
 800780c:	bd10      	pop	{r4, pc}
 800780e:	bf00      	nop
 8007810:	080079a1 	.word	0x080079a1
 8007814:	080079c3 	.word	0x080079c3
 8007818:	080079fb 	.word	0x080079fb
 800781c:	08007a1f 	.word	0x08007a1f

08007820 <stdio_exit_handler>:
 8007820:	4a02      	ldr	r2, [pc, #8]	; (800782c <stdio_exit_handler+0xc>)
 8007822:	4903      	ldr	r1, [pc, #12]	; (8007830 <stdio_exit_handler+0x10>)
 8007824:	4803      	ldr	r0, [pc, #12]	; (8007834 <stdio_exit_handler+0x14>)
 8007826:	f000 b869 	b.w	80078fc <_fwalk_sglue>
 800782a:	bf00      	nop
 800782c:	200000c8 	.word	0x200000c8
 8007830:	080084ed 	.word	0x080084ed
 8007834:	200000d4 	.word	0x200000d4

08007838 <cleanup_stdio>:
 8007838:	6841      	ldr	r1, [r0, #4]
 800783a:	4b0c      	ldr	r3, [pc, #48]	; (800786c <cleanup_stdio+0x34>)
 800783c:	4299      	cmp	r1, r3
 800783e:	b510      	push	{r4, lr}
 8007840:	4604      	mov	r4, r0
 8007842:	d001      	beq.n	8007848 <cleanup_stdio+0x10>
 8007844:	f000 fe52 	bl	80084ec <_fflush_r>
 8007848:	68a1      	ldr	r1, [r4, #8]
 800784a:	4b09      	ldr	r3, [pc, #36]	; (8007870 <cleanup_stdio+0x38>)
 800784c:	4299      	cmp	r1, r3
 800784e:	d002      	beq.n	8007856 <cleanup_stdio+0x1e>
 8007850:	4620      	mov	r0, r4
 8007852:	f000 fe4b 	bl	80084ec <_fflush_r>
 8007856:	68e1      	ldr	r1, [r4, #12]
 8007858:	4b06      	ldr	r3, [pc, #24]	; (8007874 <cleanup_stdio+0x3c>)
 800785a:	4299      	cmp	r1, r3
 800785c:	d004      	beq.n	8007868 <cleanup_stdio+0x30>
 800785e:	4620      	mov	r0, r4
 8007860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007864:	f000 be42 	b.w	80084ec <_fflush_r>
 8007868:	bd10      	pop	{r4, pc}
 800786a:	bf00      	nop
 800786c:	200004e4 	.word	0x200004e4
 8007870:	2000054c 	.word	0x2000054c
 8007874:	200005b4 	.word	0x200005b4

08007878 <global_stdio_init.part.0>:
 8007878:	b510      	push	{r4, lr}
 800787a:	4b0b      	ldr	r3, [pc, #44]	; (80078a8 <global_stdio_init.part.0+0x30>)
 800787c:	4c0b      	ldr	r4, [pc, #44]	; (80078ac <global_stdio_init.part.0+0x34>)
 800787e:	4a0c      	ldr	r2, [pc, #48]	; (80078b0 <global_stdio_init.part.0+0x38>)
 8007880:	601a      	str	r2, [r3, #0]
 8007882:	4620      	mov	r0, r4
 8007884:	2200      	movs	r2, #0
 8007886:	2104      	movs	r1, #4
 8007888:	f7ff ffa6 	bl	80077d8 <std>
 800788c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007890:	2201      	movs	r2, #1
 8007892:	2109      	movs	r1, #9
 8007894:	f7ff ffa0 	bl	80077d8 <std>
 8007898:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800789c:	2202      	movs	r2, #2
 800789e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a2:	2112      	movs	r1, #18
 80078a4:	f7ff bf98 	b.w	80077d8 <std>
 80078a8:	2000061c 	.word	0x2000061c
 80078ac:	200004e4 	.word	0x200004e4
 80078b0:	08007821 	.word	0x08007821

080078b4 <__sfp_lock_acquire>:
 80078b4:	4801      	ldr	r0, [pc, #4]	; (80078bc <__sfp_lock_acquire+0x8>)
 80078b6:	f000 b98b 	b.w	8007bd0 <__retarget_lock_acquire_recursive>
 80078ba:	bf00      	nop
 80078bc:	20000625 	.word	0x20000625

080078c0 <__sfp_lock_release>:
 80078c0:	4801      	ldr	r0, [pc, #4]	; (80078c8 <__sfp_lock_release+0x8>)
 80078c2:	f000 b986 	b.w	8007bd2 <__retarget_lock_release_recursive>
 80078c6:	bf00      	nop
 80078c8:	20000625 	.word	0x20000625

080078cc <__sinit>:
 80078cc:	b510      	push	{r4, lr}
 80078ce:	4604      	mov	r4, r0
 80078d0:	f7ff fff0 	bl	80078b4 <__sfp_lock_acquire>
 80078d4:	6a23      	ldr	r3, [r4, #32]
 80078d6:	b11b      	cbz	r3, 80078e0 <__sinit+0x14>
 80078d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078dc:	f7ff bff0 	b.w	80078c0 <__sfp_lock_release>
 80078e0:	4b04      	ldr	r3, [pc, #16]	; (80078f4 <__sinit+0x28>)
 80078e2:	6223      	str	r3, [r4, #32]
 80078e4:	4b04      	ldr	r3, [pc, #16]	; (80078f8 <__sinit+0x2c>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1f5      	bne.n	80078d8 <__sinit+0xc>
 80078ec:	f7ff ffc4 	bl	8007878 <global_stdio_init.part.0>
 80078f0:	e7f2      	b.n	80078d8 <__sinit+0xc>
 80078f2:	bf00      	nop
 80078f4:	08007839 	.word	0x08007839
 80078f8:	2000061c 	.word	0x2000061c

080078fc <_fwalk_sglue>:
 80078fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007900:	4607      	mov	r7, r0
 8007902:	4688      	mov	r8, r1
 8007904:	4614      	mov	r4, r2
 8007906:	2600      	movs	r6, #0
 8007908:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800790c:	f1b9 0901 	subs.w	r9, r9, #1
 8007910:	d505      	bpl.n	800791e <_fwalk_sglue+0x22>
 8007912:	6824      	ldr	r4, [r4, #0]
 8007914:	2c00      	cmp	r4, #0
 8007916:	d1f7      	bne.n	8007908 <_fwalk_sglue+0xc>
 8007918:	4630      	mov	r0, r6
 800791a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800791e:	89ab      	ldrh	r3, [r5, #12]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d907      	bls.n	8007934 <_fwalk_sglue+0x38>
 8007924:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007928:	3301      	adds	r3, #1
 800792a:	d003      	beq.n	8007934 <_fwalk_sglue+0x38>
 800792c:	4629      	mov	r1, r5
 800792e:	4638      	mov	r0, r7
 8007930:	47c0      	blx	r8
 8007932:	4306      	orrs	r6, r0
 8007934:	3568      	adds	r5, #104	; 0x68
 8007936:	e7e9      	b.n	800790c <_fwalk_sglue+0x10>

08007938 <sniprintf>:
 8007938:	b40c      	push	{r2, r3}
 800793a:	b530      	push	{r4, r5, lr}
 800793c:	4b17      	ldr	r3, [pc, #92]	; (800799c <sniprintf+0x64>)
 800793e:	1e0c      	subs	r4, r1, #0
 8007940:	681d      	ldr	r5, [r3, #0]
 8007942:	b09d      	sub	sp, #116	; 0x74
 8007944:	da08      	bge.n	8007958 <sniprintf+0x20>
 8007946:	238b      	movs	r3, #139	; 0x8b
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800794e:	b01d      	add	sp, #116	; 0x74
 8007950:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007954:	b002      	add	sp, #8
 8007956:	4770      	bx	lr
 8007958:	f44f 7302 	mov.w	r3, #520	; 0x208
 800795c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007960:	bf14      	ite	ne
 8007962:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8007966:	4623      	moveq	r3, r4
 8007968:	9304      	str	r3, [sp, #16]
 800796a:	9307      	str	r3, [sp, #28]
 800796c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007970:	9002      	str	r0, [sp, #8]
 8007972:	9006      	str	r0, [sp, #24]
 8007974:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007978:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800797a:	ab21      	add	r3, sp, #132	; 0x84
 800797c:	a902      	add	r1, sp, #8
 800797e:	4628      	mov	r0, r5
 8007980:	9301      	str	r3, [sp, #4]
 8007982:	f000 fa9f 	bl	8007ec4 <_svfiprintf_r>
 8007986:	1c43      	adds	r3, r0, #1
 8007988:	bfbc      	itt	lt
 800798a:	238b      	movlt	r3, #139	; 0x8b
 800798c:	602b      	strlt	r3, [r5, #0]
 800798e:	2c00      	cmp	r4, #0
 8007990:	d0dd      	beq.n	800794e <sniprintf+0x16>
 8007992:	9b02      	ldr	r3, [sp, #8]
 8007994:	2200      	movs	r2, #0
 8007996:	701a      	strb	r2, [r3, #0]
 8007998:	e7d9      	b.n	800794e <sniprintf+0x16>
 800799a:	bf00      	nop
 800799c:	20000120 	.word	0x20000120

080079a0 <__sread>:
 80079a0:	b510      	push	{r4, lr}
 80079a2:	460c      	mov	r4, r1
 80079a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079a8:	f000 f8c4 	bl	8007b34 <_read_r>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	bfab      	itete	ge
 80079b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80079b2:	89a3      	ldrhlt	r3, [r4, #12]
 80079b4:	181b      	addge	r3, r3, r0
 80079b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80079ba:	bfac      	ite	ge
 80079bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80079be:	81a3      	strhlt	r3, [r4, #12]
 80079c0:	bd10      	pop	{r4, pc}

080079c2 <__swrite>:
 80079c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079c6:	461f      	mov	r7, r3
 80079c8:	898b      	ldrh	r3, [r1, #12]
 80079ca:	05db      	lsls	r3, r3, #23
 80079cc:	4605      	mov	r5, r0
 80079ce:	460c      	mov	r4, r1
 80079d0:	4616      	mov	r6, r2
 80079d2:	d505      	bpl.n	80079e0 <__swrite+0x1e>
 80079d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079d8:	2302      	movs	r3, #2
 80079da:	2200      	movs	r2, #0
 80079dc:	f000 f898 	bl	8007b10 <_lseek_r>
 80079e0:	89a3      	ldrh	r3, [r4, #12]
 80079e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079ea:	81a3      	strh	r3, [r4, #12]
 80079ec:	4632      	mov	r2, r6
 80079ee:	463b      	mov	r3, r7
 80079f0:	4628      	mov	r0, r5
 80079f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079f6:	f000 b8af 	b.w	8007b58 <_write_r>

080079fa <__sseek>:
 80079fa:	b510      	push	{r4, lr}
 80079fc:	460c      	mov	r4, r1
 80079fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a02:	f000 f885 	bl	8007b10 <_lseek_r>
 8007a06:	1c43      	adds	r3, r0, #1
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	bf15      	itete	ne
 8007a0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007a0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007a12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007a16:	81a3      	strheq	r3, [r4, #12]
 8007a18:	bf18      	it	ne
 8007a1a:	81a3      	strhne	r3, [r4, #12]
 8007a1c:	bd10      	pop	{r4, pc}

08007a1e <__sclose>:
 8007a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a22:	f000 b865 	b.w	8007af0 <_close_r>

08007a26 <memset>:
 8007a26:	4402      	add	r2, r0
 8007a28:	4603      	mov	r3, r0
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d100      	bne.n	8007a30 <memset+0xa>
 8007a2e:	4770      	bx	lr
 8007a30:	f803 1b01 	strb.w	r1, [r3], #1
 8007a34:	e7f9      	b.n	8007a2a <memset+0x4>
	...

08007a38 <strtok>:
 8007a38:	4b16      	ldr	r3, [pc, #88]	; (8007a94 <strtok+0x5c>)
 8007a3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a3c:	681e      	ldr	r6, [r3, #0]
 8007a3e:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8007a40:	4605      	mov	r5, r0
 8007a42:	b9fc      	cbnz	r4, 8007a84 <strtok+0x4c>
 8007a44:	2050      	movs	r0, #80	; 0x50
 8007a46:	9101      	str	r1, [sp, #4]
 8007a48:	f000 f92e 	bl	8007ca8 <malloc>
 8007a4c:	9901      	ldr	r1, [sp, #4]
 8007a4e:	6470      	str	r0, [r6, #68]	; 0x44
 8007a50:	4602      	mov	r2, r0
 8007a52:	b920      	cbnz	r0, 8007a5e <strtok+0x26>
 8007a54:	4b10      	ldr	r3, [pc, #64]	; (8007a98 <strtok+0x60>)
 8007a56:	4811      	ldr	r0, [pc, #68]	; (8007a9c <strtok+0x64>)
 8007a58:	215b      	movs	r1, #91	; 0x5b
 8007a5a:	f000 f8bb 	bl	8007bd4 <__assert_func>
 8007a5e:	e9c0 4400 	strd	r4, r4, [r0]
 8007a62:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007a66:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007a6a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007a6e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007a72:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007a76:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007a7a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007a7e:	6184      	str	r4, [r0, #24]
 8007a80:	7704      	strb	r4, [r0, #28]
 8007a82:	6244      	str	r4, [r0, #36]	; 0x24
 8007a84:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8007a86:	2301      	movs	r3, #1
 8007a88:	4628      	mov	r0, r5
 8007a8a:	b002      	add	sp, #8
 8007a8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a90:	f000 b806 	b.w	8007aa0 <__strtok_r>
 8007a94:	20000120 	.word	0x20000120
 8007a98:	08008c2c 	.word	0x08008c2c
 8007a9c:	08008c43 	.word	0x08008c43

08007aa0 <__strtok_r>:
 8007aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aa2:	b908      	cbnz	r0, 8007aa8 <__strtok_r+0x8>
 8007aa4:	6810      	ldr	r0, [r2, #0]
 8007aa6:	b188      	cbz	r0, 8007acc <__strtok_r+0x2c>
 8007aa8:	4604      	mov	r4, r0
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007ab0:	460f      	mov	r7, r1
 8007ab2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007ab6:	b91e      	cbnz	r6, 8007ac0 <__strtok_r+0x20>
 8007ab8:	b965      	cbnz	r5, 8007ad4 <__strtok_r+0x34>
 8007aba:	6015      	str	r5, [r2, #0]
 8007abc:	4628      	mov	r0, r5
 8007abe:	e005      	b.n	8007acc <__strtok_r+0x2c>
 8007ac0:	42b5      	cmp	r5, r6
 8007ac2:	d1f6      	bne.n	8007ab2 <__strtok_r+0x12>
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d1f0      	bne.n	8007aaa <__strtok_r+0xa>
 8007ac8:	6014      	str	r4, [r2, #0]
 8007aca:	7003      	strb	r3, [r0, #0]
 8007acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ace:	461c      	mov	r4, r3
 8007ad0:	e00c      	b.n	8007aec <__strtok_r+0x4c>
 8007ad2:	b915      	cbnz	r5, 8007ada <__strtok_r+0x3a>
 8007ad4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ad8:	460e      	mov	r6, r1
 8007ada:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007ade:	42ab      	cmp	r3, r5
 8007ae0:	d1f7      	bne.n	8007ad2 <__strtok_r+0x32>
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d0f3      	beq.n	8007ace <__strtok_r+0x2e>
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007aec:	6014      	str	r4, [r2, #0]
 8007aee:	e7ed      	b.n	8007acc <__strtok_r+0x2c>

08007af0 <_close_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4d06      	ldr	r5, [pc, #24]	; (8007b0c <_close_r+0x1c>)
 8007af4:	2300      	movs	r3, #0
 8007af6:	4604      	mov	r4, r0
 8007af8:	4608      	mov	r0, r1
 8007afa:	602b      	str	r3, [r5, #0]
 8007afc:	f7f9 f995 	bl	8000e2a <_close>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_close_r+0x1a>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_close_r+0x1a>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	20000620 	.word	0x20000620

08007b10 <_lseek_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4d07      	ldr	r5, [pc, #28]	; (8007b30 <_lseek_r+0x20>)
 8007b14:	4604      	mov	r4, r0
 8007b16:	4608      	mov	r0, r1
 8007b18:	4611      	mov	r1, r2
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	602a      	str	r2, [r5, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f7f9 f9aa 	bl	8000e78 <_lseek>
 8007b24:	1c43      	adds	r3, r0, #1
 8007b26:	d102      	bne.n	8007b2e <_lseek_r+0x1e>
 8007b28:	682b      	ldr	r3, [r5, #0]
 8007b2a:	b103      	cbz	r3, 8007b2e <_lseek_r+0x1e>
 8007b2c:	6023      	str	r3, [r4, #0]
 8007b2e:	bd38      	pop	{r3, r4, r5, pc}
 8007b30:	20000620 	.word	0x20000620

08007b34 <_read_r>:
 8007b34:	b538      	push	{r3, r4, r5, lr}
 8007b36:	4d07      	ldr	r5, [pc, #28]	; (8007b54 <_read_r+0x20>)
 8007b38:	4604      	mov	r4, r0
 8007b3a:	4608      	mov	r0, r1
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	2200      	movs	r2, #0
 8007b40:	602a      	str	r2, [r5, #0]
 8007b42:	461a      	mov	r2, r3
 8007b44:	f7f9 f938 	bl	8000db8 <_read>
 8007b48:	1c43      	adds	r3, r0, #1
 8007b4a:	d102      	bne.n	8007b52 <_read_r+0x1e>
 8007b4c:	682b      	ldr	r3, [r5, #0]
 8007b4e:	b103      	cbz	r3, 8007b52 <_read_r+0x1e>
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	bd38      	pop	{r3, r4, r5, pc}
 8007b54:	20000620 	.word	0x20000620

08007b58 <_write_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	4d07      	ldr	r5, [pc, #28]	; (8007b78 <_write_r+0x20>)
 8007b5c:	4604      	mov	r4, r0
 8007b5e:	4608      	mov	r0, r1
 8007b60:	4611      	mov	r1, r2
 8007b62:	2200      	movs	r2, #0
 8007b64:	602a      	str	r2, [r5, #0]
 8007b66:	461a      	mov	r2, r3
 8007b68:	f7f9 f943 	bl	8000df2 <_write>
 8007b6c:	1c43      	adds	r3, r0, #1
 8007b6e:	d102      	bne.n	8007b76 <_write_r+0x1e>
 8007b70:	682b      	ldr	r3, [r5, #0]
 8007b72:	b103      	cbz	r3, 8007b76 <_write_r+0x1e>
 8007b74:	6023      	str	r3, [r4, #0]
 8007b76:	bd38      	pop	{r3, r4, r5, pc}
 8007b78:	20000620 	.word	0x20000620

08007b7c <__errno>:
 8007b7c:	4b01      	ldr	r3, [pc, #4]	; (8007b84 <__errno+0x8>)
 8007b7e:	6818      	ldr	r0, [r3, #0]
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	20000120 	.word	0x20000120

08007b88 <__libc_init_array>:
 8007b88:	b570      	push	{r4, r5, r6, lr}
 8007b8a:	4d0d      	ldr	r5, [pc, #52]	; (8007bc0 <__libc_init_array+0x38>)
 8007b8c:	4c0d      	ldr	r4, [pc, #52]	; (8007bc4 <__libc_init_array+0x3c>)
 8007b8e:	1b64      	subs	r4, r4, r5
 8007b90:	10a4      	asrs	r4, r4, #2
 8007b92:	2600      	movs	r6, #0
 8007b94:	42a6      	cmp	r6, r4
 8007b96:	d109      	bne.n	8007bac <__libc_init_array+0x24>
 8007b98:	4d0b      	ldr	r5, [pc, #44]	; (8007bc8 <__libc_init_array+0x40>)
 8007b9a:	4c0c      	ldr	r4, [pc, #48]	; (8007bcc <__libc_init_array+0x44>)
 8007b9c:	f000 fff8 	bl	8008b90 <_init>
 8007ba0:	1b64      	subs	r4, r4, r5
 8007ba2:	10a4      	asrs	r4, r4, #2
 8007ba4:	2600      	movs	r6, #0
 8007ba6:	42a6      	cmp	r6, r4
 8007ba8:	d105      	bne.n	8007bb6 <__libc_init_array+0x2e>
 8007baa:	bd70      	pop	{r4, r5, r6, pc}
 8007bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bb0:	4798      	blx	r3
 8007bb2:	3601      	adds	r6, #1
 8007bb4:	e7ee      	b.n	8007b94 <__libc_init_array+0xc>
 8007bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bba:	4798      	blx	r3
 8007bbc:	3601      	adds	r6, #1
 8007bbe:	e7f2      	b.n	8007ba6 <__libc_init_array+0x1e>
 8007bc0:	08008d14 	.word	0x08008d14
 8007bc4:	08008d14 	.word	0x08008d14
 8007bc8:	08008d14 	.word	0x08008d14
 8007bcc:	08008d18 	.word	0x08008d18

08007bd0 <__retarget_lock_acquire_recursive>:
 8007bd0:	4770      	bx	lr

08007bd2 <__retarget_lock_release_recursive>:
 8007bd2:	4770      	bx	lr

08007bd4 <__assert_func>:
 8007bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007bd6:	4614      	mov	r4, r2
 8007bd8:	461a      	mov	r2, r3
 8007bda:	4b09      	ldr	r3, [pc, #36]	; (8007c00 <__assert_func+0x2c>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4605      	mov	r5, r0
 8007be0:	68d8      	ldr	r0, [r3, #12]
 8007be2:	b14c      	cbz	r4, 8007bf8 <__assert_func+0x24>
 8007be4:	4b07      	ldr	r3, [pc, #28]	; (8007c04 <__assert_func+0x30>)
 8007be6:	9100      	str	r1, [sp, #0]
 8007be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bec:	4906      	ldr	r1, [pc, #24]	; (8007c08 <__assert_func+0x34>)
 8007bee:	462b      	mov	r3, r5
 8007bf0:	f000 fca4 	bl	800853c <fiprintf>
 8007bf4:	f000 fcec 	bl	80085d0 <abort>
 8007bf8:	4b04      	ldr	r3, [pc, #16]	; (8007c0c <__assert_func+0x38>)
 8007bfa:	461c      	mov	r4, r3
 8007bfc:	e7f3      	b.n	8007be6 <__assert_func+0x12>
 8007bfe:	bf00      	nop
 8007c00:	20000120 	.word	0x20000120
 8007c04:	08008c9d 	.word	0x08008c9d
 8007c08:	08008caa 	.word	0x08008caa
 8007c0c:	08008cd8 	.word	0x08008cd8

08007c10 <_free_r>:
 8007c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c12:	2900      	cmp	r1, #0
 8007c14:	d044      	beq.n	8007ca0 <_free_r+0x90>
 8007c16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c1a:	9001      	str	r0, [sp, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f1a1 0404 	sub.w	r4, r1, #4
 8007c22:	bfb8      	it	lt
 8007c24:	18e4      	addlt	r4, r4, r3
 8007c26:	f000 f8e7 	bl	8007df8 <__malloc_lock>
 8007c2a:	4a1e      	ldr	r2, [pc, #120]	; (8007ca4 <_free_r+0x94>)
 8007c2c:	9801      	ldr	r0, [sp, #4]
 8007c2e:	6813      	ldr	r3, [r2, #0]
 8007c30:	b933      	cbnz	r3, 8007c40 <_free_r+0x30>
 8007c32:	6063      	str	r3, [r4, #4]
 8007c34:	6014      	str	r4, [r2, #0]
 8007c36:	b003      	add	sp, #12
 8007c38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c3c:	f000 b8e2 	b.w	8007e04 <__malloc_unlock>
 8007c40:	42a3      	cmp	r3, r4
 8007c42:	d908      	bls.n	8007c56 <_free_r+0x46>
 8007c44:	6825      	ldr	r5, [r4, #0]
 8007c46:	1961      	adds	r1, r4, r5
 8007c48:	428b      	cmp	r3, r1
 8007c4a:	bf01      	itttt	eq
 8007c4c:	6819      	ldreq	r1, [r3, #0]
 8007c4e:	685b      	ldreq	r3, [r3, #4]
 8007c50:	1949      	addeq	r1, r1, r5
 8007c52:	6021      	streq	r1, [r4, #0]
 8007c54:	e7ed      	b.n	8007c32 <_free_r+0x22>
 8007c56:	461a      	mov	r2, r3
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	b10b      	cbz	r3, 8007c60 <_free_r+0x50>
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	d9fa      	bls.n	8007c56 <_free_r+0x46>
 8007c60:	6811      	ldr	r1, [r2, #0]
 8007c62:	1855      	adds	r5, r2, r1
 8007c64:	42a5      	cmp	r5, r4
 8007c66:	d10b      	bne.n	8007c80 <_free_r+0x70>
 8007c68:	6824      	ldr	r4, [r4, #0]
 8007c6a:	4421      	add	r1, r4
 8007c6c:	1854      	adds	r4, r2, r1
 8007c6e:	42a3      	cmp	r3, r4
 8007c70:	6011      	str	r1, [r2, #0]
 8007c72:	d1e0      	bne.n	8007c36 <_free_r+0x26>
 8007c74:	681c      	ldr	r4, [r3, #0]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	6053      	str	r3, [r2, #4]
 8007c7a:	440c      	add	r4, r1
 8007c7c:	6014      	str	r4, [r2, #0]
 8007c7e:	e7da      	b.n	8007c36 <_free_r+0x26>
 8007c80:	d902      	bls.n	8007c88 <_free_r+0x78>
 8007c82:	230c      	movs	r3, #12
 8007c84:	6003      	str	r3, [r0, #0]
 8007c86:	e7d6      	b.n	8007c36 <_free_r+0x26>
 8007c88:	6825      	ldr	r5, [r4, #0]
 8007c8a:	1961      	adds	r1, r4, r5
 8007c8c:	428b      	cmp	r3, r1
 8007c8e:	bf04      	itt	eq
 8007c90:	6819      	ldreq	r1, [r3, #0]
 8007c92:	685b      	ldreq	r3, [r3, #4]
 8007c94:	6063      	str	r3, [r4, #4]
 8007c96:	bf04      	itt	eq
 8007c98:	1949      	addeq	r1, r1, r5
 8007c9a:	6021      	streq	r1, [r4, #0]
 8007c9c:	6054      	str	r4, [r2, #4]
 8007c9e:	e7ca      	b.n	8007c36 <_free_r+0x26>
 8007ca0:	b003      	add	sp, #12
 8007ca2:	bd30      	pop	{r4, r5, pc}
 8007ca4:	20000628 	.word	0x20000628

08007ca8 <malloc>:
 8007ca8:	4b02      	ldr	r3, [pc, #8]	; (8007cb4 <malloc+0xc>)
 8007caa:	4601      	mov	r1, r0
 8007cac:	6818      	ldr	r0, [r3, #0]
 8007cae:	f000 b823 	b.w	8007cf8 <_malloc_r>
 8007cb2:	bf00      	nop
 8007cb4:	20000120 	.word	0x20000120

08007cb8 <sbrk_aligned>:
 8007cb8:	b570      	push	{r4, r5, r6, lr}
 8007cba:	4e0e      	ldr	r6, [pc, #56]	; (8007cf4 <sbrk_aligned+0x3c>)
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	6831      	ldr	r1, [r6, #0]
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	b911      	cbnz	r1, 8007cca <sbrk_aligned+0x12>
 8007cc4:	f000 fc66 	bl	8008594 <_sbrk_r>
 8007cc8:	6030      	str	r0, [r6, #0]
 8007cca:	4621      	mov	r1, r4
 8007ccc:	4628      	mov	r0, r5
 8007cce:	f000 fc61 	bl	8008594 <_sbrk_r>
 8007cd2:	1c43      	adds	r3, r0, #1
 8007cd4:	d00a      	beq.n	8007cec <sbrk_aligned+0x34>
 8007cd6:	1cc4      	adds	r4, r0, #3
 8007cd8:	f024 0403 	bic.w	r4, r4, #3
 8007cdc:	42a0      	cmp	r0, r4
 8007cde:	d007      	beq.n	8007cf0 <sbrk_aligned+0x38>
 8007ce0:	1a21      	subs	r1, r4, r0
 8007ce2:	4628      	mov	r0, r5
 8007ce4:	f000 fc56 	bl	8008594 <_sbrk_r>
 8007ce8:	3001      	adds	r0, #1
 8007cea:	d101      	bne.n	8007cf0 <sbrk_aligned+0x38>
 8007cec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	bd70      	pop	{r4, r5, r6, pc}
 8007cf4:	2000062c 	.word	0x2000062c

08007cf8 <_malloc_r>:
 8007cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cfc:	1ccd      	adds	r5, r1, #3
 8007cfe:	f025 0503 	bic.w	r5, r5, #3
 8007d02:	3508      	adds	r5, #8
 8007d04:	2d0c      	cmp	r5, #12
 8007d06:	bf38      	it	cc
 8007d08:	250c      	movcc	r5, #12
 8007d0a:	2d00      	cmp	r5, #0
 8007d0c:	4607      	mov	r7, r0
 8007d0e:	db01      	blt.n	8007d14 <_malloc_r+0x1c>
 8007d10:	42a9      	cmp	r1, r5
 8007d12:	d905      	bls.n	8007d20 <_malloc_r+0x28>
 8007d14:	230c      	movs	r3, #12
 8007d16:	603b      	str	r3, [r7, #0]
 8007d18:	2600      	movs	r6, #0
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d20:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007df4 <_malloc_r+0xfc>
 8007d24:	f000 f868 	bl	8007df8 <__malloc_lock>
 8007d28:	f8d8 3000 	ldr.w	r3, [r8]
 8007d2c:	461c      	mov	r4, r3
 8007d2e:	bb5c      	cbnz	r4, 8007d88 <_malloc_r+0x90>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4638      	mov	r0, r7
 8007d34:	f7ff ffc0 	bl	8007cb8 <sbrk_aligned>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	d155      	bne.n	8007dea <_malloc_r+0xf2>
 8007d3e:	f8d8 4000 	ldr.w	r4, [r8]
 8007d42:	4626      	mov	r6, r4
 8007d44:	2e00      	cmp	r6, #0
 8007d46:	d145      	bne.n	8007dd4 <_malloc_r+0xdc>
 8007d48:	2c00      	cmp	r4, #0
 8007d4a:	d048      	beq.n	8007dde <_malloc_r+0xe6>
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	4631      	mov	r1, r6
 8007d50:	4638      	mov	r0, r7
 8007d52:	eb04 0903 	add.w	r9, r4, r3
 8007d56:	f000 fc1d 	bl	8008594 <_sbrk_r>
 8007d5a:	4581      	cmp	r9, r0
 8007d5c:	d13f      	bne.n	8007dde <_malloc_r+0xe6>
 8007d5e:	6821      	ldr	r1, [r4, #0]
 8007d60:	1a6d      	subs	r5, r5, r1
 8007d62:	4629      	mov	r1, r5
 8007d64:	4638      	mov	r0, r7
 8007d66:	f7ff ffa7 	bl	8007cb8 <sbrk_aligned>
 8007d6a:	3001      	adds	r0, #1
 8007d6c:	d037      	beq.n	8007dde <_malloc_r+0xe6>
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	442b      	add	r3, r5
 8007d72:	6023      	str	r3, [r4, #0]
 8007d74:	f8d8 3000 	ldr.w	r3, [r8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d038      	beq.n	8007dee <_malloc_r+0xf6>
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	42a2      	cmp	r2, r4
 8007d80:	d12b      	bne.n	8007dda <_malloc_r+0xe2>
 8007d82:	2200      	movs	r2, #0
 8007d84:	605a      	str	r2, [r3, #4]
 8007d86:	e00f      	b.n	8007da8 <_malloc_r+0xb0>
 8007d88:	6822      	ldr	r2, [r4, #0]
 8007d8a:	1b52      	subs	r2, r2, r5
 8007d8c:	d41f      	bmi.n	8007dce <_malloc_r+0xd6>
 8007d8e:	2a0b      	cmp	r2, #11
 8007d90:	d917      	bls.n	8007dc2 <_malloc_r+0xca>
 8007d92:	1961      	adds	r1, r4, r5
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	6025      	str	r5, [r4, #0]
 8007d98:	bf18      	it	ne
 8007d9a:	6059      	strne	r1, [r3, #4]
 8007d9c:	6863      	ldr	r3, [r4, #4]
 8007d9e:	bf08      	it	eq
 8007da0:	f8c8 1000 	streq.w	r1, [r8]
 8007da4:	5162      	str	r2, [r4, r5]
 8007da6:	604b      	str	r3, [r1, #4]
 8007da8:	4638      	mov	r0, r7
 8007daa:	f104 060b 	add.w	r6, r4, #11
 8007dae:	f000 f829 	bl	8007e04 <__malloc_unlock>
 8007db2:	f026 0607 	bic.w	r6, r6, #7
 8007db6:	1d23      	adds	r3, r4, #4
 8007db8:	1af2      	subs	r2, r6, r3
 8007dba:	d0ae      	beq.n	8007d1a <_malloc_r+0x22>
 8007dbc:	1b9b      	subs	r3, r3, r6
 8007dbe:	50a3      	str	r3, [r4, r2]
 8007dc0:	e7ab      	b.n	8007d1a <_malloc_r+0x22>
 8007dc2:	42a3      	cmp	r3, r4
 8007dc4:	6862      	ldr	r2, [r4, #4]
 8007dc6:	d1dd      	bne.n	8007d84 <_malloc_r+0x8c>
 8007dc8:	f8c8 2000 	str.w	r2, [r8]
 8007dcc:	e7ec      	b.n	8007da8 <_malloc_r+0xb0>
 8007dce:	4623      	mov	r3, r4
 8007dd0:	6864      	ldr	r4, [r4, #4]
 8007dd2:	e7ac      	b.n	8007d2e <_malloc_r+0x36>
 8007dd4:	4634      	mov	r4, r6
 8007dd6:	6876      	ldr	r6, [r6, #4]
 8007dd8:	e7b4      	b.n	8007d44 <_malloc_r+0x4c>
 8007dda:	4613      	mov	r3, r2
 8007ddc:	e7cc      	b.n	8007d78 <_malloc_r+0x80>
 8007dde:	230c      	movs	r3, #12
 8007de0:	603b      	str	r3, [r7, #0]
 8007de2:	4638      	mov	r0, r7
 8007de4:	f000 f80e 	bl	8007e04 <__malloc_unlock>
 8007de8:	e797      	b.n	8007d1a <_malloc_r+0x22>
 8007dea:	6025      	str	r5, [r4, #0]
 8007dec:	e7dc      	b.n	8007da8 <_malloc_r+0xb0>
 8007dee:	605b      	str	r3, [r3, #4]
 8007df0:	deff      	udf	#255	; 0xff
 8007df2:	bf00      	nop
 8007df4:	20000628 	.word	0x20000628

08007df8 <__malloc_lock>:
 8007df8:	4801      	ldr	r0, [pc, #4]	; (8007e00 <__malloc_lock+0x8>)
 8007dfa:	f7ff bee9 	b.w	8007bd0 <__retarget_lock_acquire_recursive>
 8007dfe:	bf00      	nop
 8007e00:	20000624 	.word	0x20000624

08007e04 <__malloc_unlock>:
 8007e04:	4801      	ldr	r0, [pc, #4]	; (8007e0c <__malloc_unlock+0x8>)
 8007e06:	f7ff bee4 	b.w	8007bd2 <__retarget_lock_release_recursive>
 8007e0a:	bf00      	nop
 8007e0c:	20000624 	.word	0x20000624

08007e10 <__ssputs_r>:
 8007e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e14:	688e      	ldr	r6, [r1, #8]
 8007e16:	461f      	mov	r7, r3
 8007e18:	42be      	cmp	r6, r7
 8007e1a:	680b      	ldr	r3, [r1, #0]
 8007e1c:	4682      	mov	sl, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	4690      	mov	r8, r2
 8007e22:	d82c      	bhi.n	8007e7e <__ssputs_r+0x6e>
 8007e24:	898a      	ldrh	r2, [r1, #12]
 8007e26:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e2a:	d026      	beq.n	8007e7a <__ssputs_r+0x6a>
 8007e2c:	6965      	ldr	r5, [r4, #20]
 8007e2e:	6909      	ldr	r1, [r1, #16]
 8007e30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e34:	eba3 0901 	sub.w	r9, r3, r1
 8007e38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e3c:	1c7b      	adds	r3, r7, #1
 8007e3e:	444b      	add	r3, r9
 8007e40:	106d      	asrs	r5, r5, #1
 8007e42:	429d      	cmp	r5, r3
 8007e44:	bf38      	it	cc
 8007e46:	461d      	movcc	r5, r3
 8007e48:	0553      	lsls	r3, r2, #21
 8007e4a:	d527      	bpl.n	8007e9c <__ssputs_r+0x8c>
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	f7ff ff53 	bl	8007cf8 <_malloc_r>
 8007e52:	4606      	mov	r6, r0
 8007e54:	b360      	cbz	r0, 8007eb0 <__ssputs_r+0xa0>
 8007e56:	6921      	ldr	r1, [r4, #16]
 8007e58:	464a      	mov	r2, r9
 8007e5a:	f000 fbab 	bl	80085b4 <memcpy>
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e68:	81a3      	strh	r3, [r4, #12]
 8007e6a:	6126      	str	r6, [r4, #16]
 8007e6c:	6165      	str	r5, [r4, #20]
 8007e6e:	444e      	add	r6, r9
 8007e70:	eba5 0509 	sub.w	r5, r5, r9
 8007e74:	6026      	str	r6, [r4, #0]
 8007e76:	60a5      	str	r5, [r4, #8]
 8007e78:	463e      	mov	r6, r7
 8007e7a:	42be      	cmp	r6, r7
 8007e7c:	d900      	bls.n	8007e80 <__ssputs_r+0x70>
 8007e7e:	463e      	mov	r6, r7
 8007e80:	6820      	ldr	r0, [r4, #0]
 8007e82:	4632      	mov	r2, r6
 8007e84:	4641      	mov	r1, r8
 8007e86:	f000 fb6b 	bl	8008560 <memmove>
 8007e8a:	68a3      	ldr	r3, [r4, #8]
 8007e8c:	1b9b      	subs	r3, r3, r6
 8007e8e:	60a3      	str	r3, [r4, #8]
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	4433      	add	r3, r6
 8007e94:	6023      	str	r3, [r4, #0]
 8007e96:	2000      	movs	r0, #0
 8007e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	f000 fb9e 	bl	80085de <_realloc_r>
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d1e0      	bne.n	8007e6a <__ssputs_r+0x5a>
 8007ea8:	6921      	ldr	r1, [r4, #16]
 8007eaa:	4650      	mov	r0, sl
 8007eac:	f7ff feb0 	bl	8007c10 <_free_r>
 8007eb0:	230c      	movs	r3, #12
 8007eb2:	f8ca 3000 	str.w	r3, [sl]
 8007eb6:	89a3      	ldrh	r3, [r4, #12]
 8007eb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ebc:	81a3      	strh	r3, [r4, #12]
 8007ebe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ec2:	e7e9      	b.n	8007e98 <__ssputs_r+0x88>

08007ec4 <_svfiprintf_r>:
 8007ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	4698      	mov	r8, r3
 8007eca:	898b      	ldrh	r3, [r1, #12]
 8007ecc:	061b      	lsls	r3, r3, #24
 8007ece:	b09d      	sub	sp, #116	; 0x74
 8007ed0:	4607      	mov	r7, r0
 8007ed2:	460d      	mov	r5, r1
 8007ed4:	4614      	mov	r4, r2
 8007ed6:	d50e      	bpl.n	8007ef6 <_svfiprintf_r+0x32>
 8007ed8:	690b      	ldr	r3, [r1, #16]
 8007eda:	b963      	cbnz	r3, 8007ef6 <_svfiprintf_r+0x32>
 8007edc:	2140      	movs	r1, #64	; 0x40
 8007ede:	f7ff ff0b 	bl	8007cf8 <_malloc_r>
 8007ee2:	6028      	str	r0, [r5, #0]
 8007ee4:	6128      	str	r0, [r5, #16]
 8007ee6:	b920      	cbnz	r0, 8007ef2 <_svfiprintf_r+0x2e>
 8007ee8:	230c      	movs	r3, #12
 8007eea:	603b      	str	r3, [r7, #0]
 8007eec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ef0:	e0d0      	b.n	8008094 <_svfiprintf_r+0x1d0>
 8007ef2:	2340      	movs	r3, #64	; 0x40
 8007ef4:	616b      	str	r3, [r5, #20]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	9309      	str	r3, [sp, #36]	; 0x24
 8007efa:	2320      	movs	r3, #32
 8007efc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f00:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f04:	2330      	movs	r3, #48	; 0x30
 8007f06:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80080ac <_svfiprintf_r+0x1e8>
 8007f0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f0e:	f04f 0901 	mov.w	r9, #1
 8007f12:	4623      	mov	r3, r4
 8007f14:	469a      	mov	sl, r3
 8007f16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f1a:	b10a      	cbz	r2, 8007f20 <_svfiprintf_r+0x5c>
 8007f1c:	2a25      	cmp	r2, #37	; 0x25
 8007f1e:	d1f9      	bne.n	8007f14 <_svfiprintf_r+0x50>
 8007f20:	ebba 0b04 	subs.w	fp, sl, r4
 8007f24:	d00b      	beq.n	8007f3e <_svfiprintf_r+0x7a>
 8007f26:	465b      	mov	r3, fp
 8007f28:	4622      	mov	r2, r4
 8007f2a:	4629      	mov	r1, r5
 8007f2c:	4638      	mov	r0, r7
 8007f2e:	f7ff ff6f 	bl	8007e10 <__ssputs_r>
 8007f32:	3001      	adds	r0, #1
 8007f34:	f000 80a9 	beq.w	800808a <_svfiprintf_r+0x1c6>
 8007f38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f3a:	445a      	add	r2, fp
 8007f3c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f3e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f000 80a1 	beq.w	800808a <_svfiprintf_r+0x1c6>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f52:	f10a 0a01 	add.w	sl, sl, #1
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	9307      	str	r3, [sp, #28]
 8007f5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f5e:	931a      	str	r3, [sp, #104]	; 0x68
 8007f60:	4654      	mov	r4, sl
 8007f62:	2205      	movs	r2, #5
 8007f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f68:	4850      	ldr	r0, [pc, #320]	; (80080ac <_svfiprintf_r+0x1e8>)
 8007f6a:	f7f8 f971 	bl	8000250 <memchr>
 8007f6e:	9a04      	ldr	r2, [sp, #16]
 8007f70:	b9d8      	cbnz	r0, 8007faa <_svfiprintf_r+0xe6>
 8007f72:	06d0      	lsls	r0, r2, #27
 8007f74:	bf44      	itt	mi
 8007f76:	2320      	movmi	r3, #32
 8007f78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f7c:	0711      	lsls	r1, r2, #28
 8007f7e:	bf44      	itt	mi
 8007f80:	232b      	movmi	r3, #43	; 0x2b
 8007f82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f86:	f89a 3000 	ldrb.w	r3, [sl]
 8007f8a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f8c:	d015      	beq.n	8007fba <_svfiprintf_r+0xf6>
 8007f8e:	9a07      	ldr	r2, [sp, #28]
 8007f90:	4654      	mov	r4, sl
 8007f92:	2000      	movs	r0, #0
 8007f94:	f04f 0c0a 	mov.w	ip, #10
 8007f98:	4621      	mov	r1, r4
 8007f9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f9e:	3b30      	subs	r3, #48	; 0x30
 8007fa0:	2b09      	cmp	r3, #9
 8007fa2:	d94d      	bls.n	8008040 <_svfiprintf_r+0x17c>
 8007fa4:	b1b0      	cbz	r0, 8007fd4 <_svfiprintf_r+0x110>
 8007fa6:	9207      	str	r2, [sp, #28]
 8007fa8:	e014      	b.n	8007fd4 <_svfiprintf_r+0x110>
 8007faa:	eba0 0308 	sub.w	r3, r0, r8
 8007fae:	fa09 f303 	lsl.w	r3, r9, r3
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	9304      	str	r3, [sp, #16]
 8007fb6:	46a2      	mov	sl, r4
 8007fb8:	e7d2      	b.n	8007f60 <_svfiprintf_r+0x9c>
 8007fba:	9b03      	ldr	r3, [sp, #12]
 8007fbc:	1d19      	adds	r1, r3, #4
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	9103      	str	r1, [sp, #12]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	bfbb      	ittet	lt
 8007fc6:	425b      	neglt	r3, r3
 8007fc8:	f042 0202 	orrlt.w	r2, r2, #2
 8007fcc:	9307      	strge	r3, [sp, #28]
 8007fce:	9307      	strlt	r3, [sp, #28]
 8007fd0:	bfb8      	it	lt
 8007fd2:	9204      	strlt	r2, [sp, #16]
 8007fd4:	7823      	ldrb	r3, [r4, #0]
 8007fd6:	2b2e      	cmp	r3, #46	; 0x2e
 8007fd8:	d10c      	bne.n	8007ff4 <_svfiprintf_r+0x130>
 8007fda:	7863      	ldrb	r3, [r4, #1]
 8007fdc:	2b2a      	cmp	r3, #42	; 0x2a
 8007fde:	d134      	bne.n	800804a <_svfiprintf_r+0x186>
 8007fe0:	9b03      	ldr	r3, [sp, #12]
 8007fe2:	1d1a      	adds	r2, r3, #4
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	9203      	str	r2, [sp, #12]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	bfb8      	it	lt
 8007fec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007ff0:	3402      	adds	r4, #2
 8007ff2:	9305      	str	r3, [sp, #20]
 8007ff4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80080bc <_svfiprintf_r+0x1f8>
 8007ff8:	7821      	ldrb	r1, [r4, #0]
 8007ffa:	2203      	movs	r2, #3
 8007ffc:	4650      	mov	r0, sl
 8007ffe:	f7f8 f927 	bl	8000250 <memchr>
 8008002:	b138      	cbz	r0, 8008014 <_svfiprintf_r+0x150>
 8008004:	9b04      	ldr	r3, [sp, #16]
 8008006:	eba0 000a 	sub.w	r0, r0, sl
 800800a:	2240      	movs	r2, #64	; 0x40
 800800c:	4082      	lsls	r2, r0
 800800e:	4313      	orrs	r3, r2
 8008010:	3401      	adds	r4, #1
 8008012:	9304      	str	r3, [sp, #16]
 8008014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008018:	4825      	ldr	r0, [pc, #148]	; (80080b0 <_svfiprintf_r+0x1ec>)
 800801a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800801e:	2206      	movs	r2, #6
 8008020:	f7f8 f916 	bl	8000250 <memchr>
 8008024:	2800      	cmp	r0, #0
 8008026:	d038      	beq.n	800809a <_svfiprintf_r+0x1d6>
 8008028:	4b22      	ldr	r3, [pc, #136]	; (80080b4 <_svfiprintf_r+0x1f0>)
 800802a:	bb1b      	cbnz	r3, 8008074 <_svfiprintf_r+0x1b0>
 800802c:	9b03      	ldr	r3, [sp, #12]
 800802e:	3307      	adds	r3, #7
 8008030:	f023 0307 	bic.w	r3, r3, #7
 8008034:	3308      	adds	r3, #8
 8008036:	9303      	str	r3, [sp, #12]
 8008038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800803a:	4433      	add	r3, r6
 800803c:	9309      	str	r3, [sp, #36]	; 0x24
 800803e:	e768      	b.n	8007f12 <_svfiprintf_r+0x4e>
 8008040:	fb0c 3202 	mla	r2, ip, r2, r3
 8008044:	460c      	mov	r4, r1
 8008046:	2001      	movs	r0, #1
 8008048:	e7a6      	b.n	8007f98 <_svfiprintf_r+0xd4>
 800804a:	2300      	movs	r3, #0
 800804c:	3401      	adds	r4, #1
 800804e:	9305      	str	r3, [sp, #20]
 8008050:	4619      	mov	r1, r3
 8008052:	f04f 0c0a 	mov.w	ip, #10
 8008056:	4620      	mov	r0, r4
 8008058:	f810 2b01 	ldrb.w	r2, [r0], #1
 800805c:	3a30      	subs	r2, #48	; 0x30
 800805e:	2a09      	cmp	r2, #9
 8008060:	d903      	bls.n	800806a <_svfiprintf_r+0x1a6>
 8008062:	2b00      	cmp	r3, #0
 8008064:	d0c6      	beq.n	8007ff4 <_svfiprintf_r+0x130>
 8008066:	9105      	str	r1, [sp, #20]
 8008068:	e7c4      	b.n	8007ff4 <_svfiprintf_r+0x130>
 800806a:	fb0c 2101 	mla	r1, ip, r1, r2
 800806e:	4604      	mov	r4, r0
 8008070:	2301      	movs	r3, #1
 8008072:	e7f0      	b.n	8008056 <_svfiprintf_r+0x192>
 8008074:	ab03      	add	r3, sp, #12
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	462a      	mov	r2, r5
 800807a:	4b0f      	ldr	r3, [pc, #60]	; (80080b8 <_svfiprintf_r+0x1f4>)
 800807c:	a904      	add	r1, sp, #16
 800807e:	4638      	mov	r0, r7
 8008080:	f3af 8000 	nop.w
 8008084:	1c42      	adds	r2, r0, #1
 8008086:	4606      	mov	r6, r0
 8008088:	d1d6      	bne.n	8008038 <_svfiprintf_r+0x174>
 800808a:	89ab      	ldrh	r3, [r5, #12]
 800808c:	065b      	lsls	r3, r3, #25
 800808e:	f53f af2d 	bmi.w	8007eec <_svfiprintf_r+0x28>
 8008092:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008094:	b01d      	add	sp, #116	; 0x74
 8008096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800809a:	ab03      	add	r3, sp, #12
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	462a      	mov	r2, r5
 80080a0:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <_svfiprintf_r+0x1f4>)
 80080a2:	a904      	add	r1, sp, #16
 80080a4:	4638      	mov	r0, r7
 80080a6:	f000 f879 	bl	800819c <_printf_i>
 80080aa:	e7eb      	b.n	8008084 <_svfiprintf_r+0x1c0>
 80080ac:	08008cd9 	.word	0x08008cd9
 80080b0:	08008ce3 	.word	0x08008ce3
 80080b4:	00000000 	.word	0x00000000
 80080b8:	08007e11 	.word	0x08007e11
 80080bc:	08008cdf 	.word	0x08008cdf

080080c0 <_printf_common>:
 80080c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080c4:	4616      	mov	r6, r2
 80080c6:	4699      	mov	r9, r3
 80080c8:	688a      	ldr	r2, [r1, #8]
 80080ca:	690b      	ldr	r3, [r1, #16]
 80080cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80080d0:	4293      	cmp	r3, r2
 80080d2:	bfb8      	it	lt
 80080d4:	4613      	movlt	r3, r2
 80080d6:	6033      	str	r3, [r6, #0]
 80080d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80080dc:	4607      	mov	r7, r0
 80080de:	460c      	mov	r4, r1
 80080e0:	b10a      	cbz	r2, 80080e6 <_printf_common+0x26>
 80080e2:	3301      	adds	r3, #1
 80080e4:	6033      	str	r3, [r6, #0]
 80080e6:	6823      	ldr	r3, [r4, #0]
 80080e8:	0699      	lsls	r1, r3, #26
 80080ea:	bf42      	ittt	mi
 80080ec:	6833      	ldrmi	r3, [r6, #0]
 80080ee:	3302      	addmi	r3, #2
 80080f0:	6033      	strmi	r3, [r6, #0]
 80080f2:	6825      	ldr	r5, [r4, #0]
 80080f4:	f015 0506 	ands.w	r5, r5, #6
 80080f8:	d106      	bne.n	8008108 <_printf_common+0x48>
 80080fa:	f104 0a19 	add.w	sl, r4, #25
 80080fe:	68e3      	ldr	r3, [r4, #12]
 8008100:	6832      	ldr	r2, [r6, #0]
 8008102:	1a9b      	subs	r3, r3, r2
 8008104:	42ab      	cmp	r3, r5
 8008106:	dc26      	bgt.n	8008156 <_printf_common+0x96>
 8008108:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800810c:	1e13      	subs	r3, r2, #0
 800810e:	6822      	ldr	r2, [r4, #0]
 8008110:	bf18      	it	ne
 8008112:	2301      	movne	r3, #1
 8008114:	0692      	lsls	r2, r2, #26
 8008116:	d42b      	bmi.n	8008170 <_printf_common+0xb0>
 8008118:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800811c:	4649      	mov	r1, r9
 800811e:	4638      	mov	r0, r7
 8008120:	47c0      	blx	r8
 8008122:	3001      	adds	r0, #1
 8008124:	d01e      	beq.n	8008164 <_printf_common+0xa4>
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	6922      	ldr	r2, [r4, #16]
 800812a:	f003 0306 	and.w	r3, r3, #6
 800812e:	2b04      	cmp	r3, #4
 8008130:	bf02      	ittt	eq
 8008132:	68e5      	ldreq	r5, [r4, #12]
 8008134:	6833      	ldreq	r3, [r6, #0]
 8008136:	1aed      	subeq	r5, r5, r3
 8008138:	68a3      	ldr	r3, [r4, #8]
 800813a:	bf0c      	ite	eq
 800813c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008140:	2500      	movne	r5, #0
 8008142:	4293      	cmp	r3, r2
 8008144:	bfc4      	itt	gt
 8008146:	1a9b      	subgt	r3, r3, r2
 8008148:	18ed      	addgt	r5, r5, r3
 800814a:	2600      	movs	r6, #0
 800814c:	341a      	adds	r4, #26
 800814e:	42b5      	cmp	r5, r6
 8008150:	d11a      	bne.n	8008188 <_printf_common+0xc8>
 8008152:	2000      	movs	r0, #0
 8008154:	e008      	b.n	8008168 <_printf_common+0xa8>
 8008156:	2301      	movs	r3, #1
 8008158:	4652      	mov	r2, sl
 800815a:	4649      	mov	r1, r9
 800815c:	4638      	mov	r0, r7
 800815e:	47c0      	blx	r8
 8008160:	3001      	adds	r0, #1
 8008162:	d103      	bne.n	800816c <_printf_common+0xac>
 8008164:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800816c:	3501      	adds	r5, #1
 800816e:	e7c6      	b.n	80080fe <_printf_common+0x3e>
 8008170:	18e1      	adds	r1, r4, r3
 8008172:	1c5a      	adds	r2, r3, #1
 8008174:	2030      	movs	r0, #48	; 0x30
 8008176:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800817a:	4422      	add	r2, r4
 800817c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008180:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008184:	3302      	adds	r3, #2
 8008186:	e7c7      	b.n	8008118 <_printf_common+0x58>
 8008188:	2301      	movs	r3, #1
 800818a:	4622      	mov	r2, r4
 800818c:	4649      	mov	r1, r9
 800818e:	4638      	mov	r0, r7
 8008190:	47c0      	blx	r8
 8008192:	3001      	adds	r0, #1
 8008194:	d0e6      	beq.n	8008164 <_printf_common+0xa4>
 8008196:	3601      	adds	r6, #1
 8008198:	e7d9      	b.n	800814e <_printf_common+0x8e>
	...

0800819c <_printf_i>:
 800819c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081a0:	7e0f      	ldrb	r7, [r1, #24]
 80081a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081a4:	2f78      	cmp	r7, #120	; 0x78
 80081a6:	4691      	mov	r9, r2
 80081a8:	4680      	mov	r8, r0
 80081aa:	460c      	mov	r4, r1
 80081ac:	469a      	mov	sl, r3
 80081ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80081b2:	d807      	bhi.n	80081c4 <_printf_i+0x28>
 80081b4:	2f62      	cmp	r7, #98	; 0x62
 80081b6:	d80a      	bhi.n	80081ce <_printf_i+0x32>
 80081b8:	2f00      	cmp	r7, #0
 80081ba:	f000 80d4 	beq.w	8008366 <_printf_i+0x1ca>
 80081be:	2f58      	cmp	r7, #88	; 0x58
 80081c0:	f000 80c0 	beq.w	8008344 <_printf_i+0x1a8>
 80081c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80081c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80081cc:	e03a      	b.n	8008244 <_printf_i+0xa8>
 80081ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80081d2:	2b15      	cmp	r3, #21
 80081d4:	d8f6      	bhi.n	80081c4 <_printf_i+0x28>
 80081d6:	a101      	add	r1, pc, #4	; (adr r1, 80081dc <_printf_i+0x40>)
 80081d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081dc:	08008235 	.word	0x08008235
 80081e0:	08008249 	.word	0x08008249
 80081e4:	080081c5 	.word	0x080081c5
 80081e8:	080081c5 	.word	0x080081c5
 80081ec:	080081c5 	.word	0x080081c5
 80081f0:	080081c5 	.word	0x080081c5
 80081f4:	08008249 	.word	0x08008249
 80081f8:	080081c5 	.word	0x080081c5
 80081fc:	080081c5 	.word	0x080081c5
 8008200:	080081c5 	.word	0x080081c5
 8008204:	080081c5 	.word	0x080081c5
 8008208:	0800834d 	.word	0x0800834d
 800820c:	08008275 	.word	0x08008275
 8008210:	08008307 	.word	0x08008307
 8008214:	080081c5 	.word	0x080081c5
 8008218:	080081c5 	.word	0x080081c5
 800821c:	0800836f 	.word	0x0800836f
 8008220:	080081c5 	.word	0x080081c5
 8008224:	08008275 	.word	0x08008275
 8008228:	080081c5 	.word	0x080081c5
 800822c:	080081c5 	.word	0x080081c5
 8008230:	0800830f 	.word	0x0800830f
 8008234:	682b      	ldr	r3, [r5, #0]
 8008236:	1d1a      	adds	r2, r3, #4
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	602a      	str	r2, [r5, #0]
 800823c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008240:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008244:	2301      	movs	r3, #1
 8008246:	e09f      	b.n	8008388 <_printf_i+0x1ec>
 8008248:	6820      	ldr	r0, [r4, #0]
 800824a:	682b      	ldr	r3, [r5, #0]
 800824c:	0607      	lsls	r7, r0, #24
 800824e:	f103 0104 	add.w	r1, r3, #4
 8008252:	6029      	str	r1, [r5, #0]
 8008254:	d501      	bpl.n	800825a <_printf_i+0xbe>
 8008256:	681e      	ldr	r6, [r3, #0]
 8008258:	e003      	b.n	8008262 <_printf_i+0xc6>
 800825a:	0646      	lsls	r6, r0, #25
 800825c:	d5fb      	bpl.n	8008256 <_printf_i+0xba>
 800825e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008262:	2e00      	cmp	r6, #0
 8008264:	da03      	bge.n	800826e <_printf_i+0xd2>
 8008266:	232d      	movs	r3, #45	; 0x2d
 8008268:	4276      	negs	r6, r6
 800826a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800826e:	485a      	ldr	r0, [pc, #360]	; (80083d8 <_printf_i+0x23c>)
 8008270:	230a      	movs	r3, #10
 8008272:	e012      	b.n	800829a <_printf_i+0xfe>
 8008274:	682b      	ldr	r3, [r5, #0]
 8008276:	6820      	ldr	r0, [r4, #0]
 8008278:	1d19      	adds	r1, r3, #4
 800827a:	6029      	str	r1, [r5, #0]
 800827c:	0605      	lsls	r5, r0, #24
 800827e:	d501      	bpl.n	8008284 <_printf_i+0xe8>
 8008280:	681e      	ldr	r6, [r3, #0]
 8008282:	e002      	b.n	800828a <_printf_i+0xee>
 8008284:	0641      	lsls	r1, r0, #25
 8008286:	d5fb      	bpl.n	8008280 <_printf_i+0xe4>
 8008288:	881e      	ldrh	r6, [r3, #0]
 800828a:	4853      	ldr	r0, [pc, #332]	; (80083d8 <_printf_i+0x23c>)
 800828c:	2f6f      	cmp	r7, #111	; 0x6f
 800828e:	bf0c      	ite	eq
 8008290:	2308      	moveq	r3, #8
 8008292:	230a      	movne	r3, #10
 8008294:	2100      	movs	r1, #0
 8008296:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800829a:	6865      	ldr	r5, [r4, #4]
 800829c:	60a5      	str	r5, [r4, #8]
 800829e:	2d00      	cmp	r5, #0
 80082a0:	bfa2      	ittt	ge
 80082a2:	6821      	ldrge	r1, [r4, #0]
 80082a4:	f021 0104 	bicge.w	r1, r1, #4
 80082a8:	6021      	strge	r1, [r4, #0]
 80082aa:	b90e      	cbnz	r6, 80082b0 <_printf_i+0x114>
 80082ac:	2d00      	cmp	r5, #0
 80082ae:	d04b      	beq.n	8008348 <_printf_i+0x1ac>
 80082b0:	4615      	mov	r5, r2
 80082b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80082b6:	fb03 6711 	mls	r7, r3, r1, r6
 80082ba:	5dc7      	ldrb	r7, [r0, r7]
 80082bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80082c0:	4637      	mov	r7, r6
 80082c2:	42bb      	cmp	r3, r7
 80082c4:	460e      	mov	r6, r1
 80082c6:	d9f4      	bls.n	80082b2 <_printf_i+0x116>
 80082c8:	2b08      	cmp	r3, #8
 80082ca:	d10b      	bne.n	80082e4 <_printf_i+0x148>
 80082cc:	6823      	ldr	r3, [r4, #0]
 80082ce:	07de      	lsls	r6, r3, #31
 80082d0:	d508      	bpl.n	80082e4 <_printf_i+0x148>
 80082d2:	6923      	ldr	r3, [r4, #16]
 80082d4:	6861      	ldr	r1, [r4, #4]
 80082d6:	4299      	cmp	r1, r3
 80082d8:	bfde      	ittt	le
 80082da:	2330      	movle	r3, #48	; 0x30
 80082dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80082e0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80082e4:	1b52      	subs	r2, r2, r5
 80082e6:	6122      	str	r2, [r4, #16]
 80082e8:	f8cd a000 	str.w	sl, [sp]
 80082ec:	464b      	mov	r3, r9
 80082ee:	aa03      	add	r2, sp, #12
 80082f0:	4621      	mov	r1, r4
 80082f2:	4640      	mov	r0, r8
 80082f4:	f7ff fee4 	bl	80080c0 <_printf_common>
 80082f8:	3001      	adds	r0, #1
 80082fa:	d14a      	bne.n	8008392 <_printf_i+0x1f6>
 80082fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008300:	b004      	add	sp, #16
 8008302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008306:	6823      	ldr	r3, [r4, #0]
 8008308:	f043 0320 	orr.w	r3, r3, #32
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	4833      	ldr	r0, [pc, #204]	; (80083dc <_printf_i+0x240>)
 8008310:	2778      	movs	r7, #120	; 0x78
 8008312:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	6829      	ldr	r1, [r5, #0]
 800831a:	061f      	lsls	r7, r3, #24
 800831c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008320:	d402      	bmi.n	8008328 <_printf_i+0x18c>
 8008322:	065f      	lsls	r7, r3, #25
 8008324:	bf48      	it	mi
 8008326:	b2b6      	uxthmi	r6, r6
 8008328:	07df      	lsls	r7, r3, #31
 800832a:	bf48      	it	mi
 800832c:	f043 0320 	orrmi.w	r3, r3, #32
 8008330:	6029      	str	r1, [r5, #0]
 8008332:	bf48      	it	mi
 8008334:	6023      	strmi	r3, [r4, #0]
 8008336:	b91e      	cbnz	r6, 8008340 <_printf_i+0x1a4>
 8008338:	6823      	ldr	r3, [r4, #0]
 800833a:	f023 0320 	bic.w	r3, r3, #32
 800833e:	6023      	str	r3, [r4, #0]
 8008340:	2310      	movs	r3, #16
 8008342:	e7a7      	b.n	8008294 <_printf_i+0xf8>
 8008344:	4824      	ldr	r0, [pc, #144]	; (80083d8 <_printf_i+0x23c>)
 8008346:	e7e4      	b.n	8008312 <_printf_i+0x176>
 8008348:	4615      	mov	r5, r2
 800834a:	e7bd      	b.n	80082c8 <_printf_i+0x12c>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	6826      	ldr	r6, [r4, #0]
 8008350:	6961      	ldr	r1, [r4, #20]
 8008352:	1d18      	adds	r0, r3, #4
 8008354:	6028      	str	r0, [r5, #0]
 8008356:	0635      	lsls	r5, r6, #24
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	d501      	bpl.n	8008360 <_printf_i+0x1c4>
 800835c:	6019      	str	r1, [r3, #0]
 800835e:	e002      	b.n	8008366 <_printf_i+0x1ca>
 8008360:	0670      	lsls	r0, r6, #25
 8008362:	d5fb      	bpl.n	800835c <_printf_i+0x1c0>
 8008364:	8019      	strh	r1, [r3, #0]
 8008366:	2300      	movs	r3, #0
 8008368:	6123      	str	r3, [r4, #16]
 800836a:	4615      	mov	r5, r2
 800836c:	e7bc      	b.n	80082e8 <_printf_i+0x14c>
 800836e:	682b      	ldr	r3, [r5, #0]
 8008370:	1d1a      	adds	r2, r3, #4
 8008372:	602a      	str	r2, [r5, #0]
 8008374:	681d      	ldr	r5, [r3, #0]
 8008376:	6862      	ldr	r2, [r4, #4]
 8008378:	2100      	movs	r1, #0
 800837a:	4628      	mov	r0, r5
 800837c:	f7f7 ff68 	bl	8000250 <memchr>
 8008380:	b108      	cbz	r0, 8008386 <_printf_i+0x1ea>
 8008382:	1b40      	subs	r0, r0, r5
 8008384:	6060      	str	r0, [r4, #4]
 8008386:	6863      	ldr	r3, [r4, #4]
 8008388:	6123      	str	r3, [r4, #16]
 800838a:	2300      	movs	r3, #0
 800838c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008390:	e7aa      	b.n	80082e8 <_printf_i+0x14c>
 8008392:	6923      	ldr	r3, [r4, #16]
 8008394:	462a      	mov	r2, r5
 8008396:	4649      	mov	r1, r9
 8008398:	4640      	mov	r0, r8
 800839a:	47d0      	blx	sl
 800839c:	3001      	adds	r0, #1
 800839e:	d0ad      	beq.n	80082fc <_printf_i+0x160>
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	079b      	lsls	r3, r3, #30
 80083a4:	d413      	bmi.n	80083ce <_printf_i+0x232>
 80083a6:	68e0      	ldr	r0, [r4, #12]
 80083a8:	9b03      	ldr	r3, [sp, #12]
 80083aa:	4298      	cmp	r0, r3
 80083ac:	bfb8      	it	lt
 80083ae:	4618      	movlt	r0, r3
 80083b0:	e7a6      	b.n	8008300 <_printf_i+0x164>
 80083b2:	2301      	movs	r3, #1
 80083b4:	4632      	mov	r2, r6
 80083b6:	4649      	mov	r1, r9
 80083b8:	4640      	mov	r0, r8
 80083ba:	47d0      	blx	sl
 80083bc:	3001      	adds	r0, #1
 80083be:	d09d      	beq.n	80082fc <_printf_i+0x160>
 80083c0:	3501      	adds	r5, #1
 80083c2:	68e3      	ldr	r3, [r4, #12]
 80083c4:	9903      	ldr	r1, [sp, #12]
 80083c6:	1a5b      	subs	r3, r3, r1
 80083c8:	42ab      	cmp	r3, r5
 80083ca:	dcf2      	bgt.n	80083b2 <_printf_i+0x216>
 80083cc:	e7eb      	b.n	80083a6 <_printf_i+0x20a>
 80083ce:	2500      	movs	r5, #0
 80083d0:	f104 0619 	add.w	r6, r4, #25
 80083d4:	e7f5      	b.n	80083c2 <_printf_i+0x226>
 80083d6:	bf00      	nop
 80083d8:	08008cea 	.word	0x08008cea
 80083dc:	08008cfb 	.word	0x08008cfb

080083e0 <__sflush_r>:
 80083e0:	898a      	ldrh	r2, [r1, #12]
 80083e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083e6:	4605      	mov	r5, r0
 80083e8:	0710      	lsls	r0, r2, #28
 80083ea:	460c      	mov	r4, r1
 80083ec:	d458      	bmi.n	80084a0 <__sflush_r+0xc0>
 80083ee:	684b      	ldr	r3, [r1, #4]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	dc05      	bgt.n	8008400 <__sflush_r+0x20>
 80083f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	dc02      	bgt.n	8008400 <__sflush_r+0x20>
 80083fa:	2000      	movs	r0, #0
 80083fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008400:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008402:	2e00      	cmp	r6, #0
 8008404:	d0f9      	beq.n	80083fa <__sflush_r+0x1a>
 8008406:	2300      	movs	r3, #0
 8008408:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800840c:	682f      	ldr	r7, [r5, #0]
 800840e:	6a21      	ldr	r1, [r4, #32]
 8008410:	602b      	str	r3, [r5, #0]
 8008412:	d032      	beq.n	800847a <__sflush_r+0x9a>
 8008414:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008416:	89a3      	ldrh	r3, [r4, #12]
 8008418:	075a      	lsls	r2, r3, #29
 800841a:	d505      	bpl.n	8008428 <__sflush_r+0x48>
 800841c:	6863      	ldr	r3, [r4, #4]
 800841e:	1ac0      	subs	r0, r0, r3
 8008420:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008422:	b10b      	cbz	r3, 8008428 <__sflush_r+0x48>
 8008424:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008426:	1ac0      	subs	r0, r0, r3
 8008428:	2300      	movs	r3, #0
 800842a:	4602      	mov	r2, r0
 800842c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800842e:	6a21      	ldr	r1, [r4, #32]
 8008430:	4628      	mov	r0, r5
 8008432:	47b0      	blx	r6
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	89a3      	ldrh	r3, [r4, #12]
 8008438:	d106      	bne.n	8008448 <__sflush_r+0x68>
 800843a:	6829      	ldr	r1, [r5, #0]
 800843c:	291d      	cmp	r1, #29
 800843e:	d82b      	bhi.n	8008498 <__sflush_r+0xb8>
 8008440:	4a29      	ldr	r2, [pc, #164]	; (80084e8 <__sflush_r+0x108>)
 8008442:	410a      	asrs	r2, r1
 8008444:	07d6      	lsls	r6, r2, #31
 8008446:	d427      	bmi.n	8008498 <__sflush_r+0xb8>
 8008448:	2200      	movs	r2, #0
 800844a:	6062      	str	r2, [r4, #4]
 800844c:	04d9      	lsls	r1, r3, #19
 800844e:	6922      	ldr	r2, [r4, #16]
 8008450:	6022      	str	r2, [r4, #0]
 8008452:	d504      	bpl.n	800845e <__sflush_r+0x7e>
 8008454:	1c42      	adds	r2, r0, #1
 8008456:	d101      	bne.n	800845c <__sflush_r+0x7c>
 8008458:	682b      	ldr	r3, [r5, #0]
 800845a:	b903      	cbnz	r3, 800845e <__sflush_r+0x7e>
 800845c:	6560      	str	r0, [r4, #84]	; 0x54
 800845e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008460:	602f      	str	r7, [r5, #0]
 8008462:	2900      	cmp	r1, #0
 8008464:	d0c9      	beq.n	80083fa <__sflush_r+0x1a>
 8008466:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800846a:	4299      	cmp	r1, r3
 800846c:	d002      	beq.n	8008474 <__sflush_r+0x94>
 800846e:	4628      	mov	r0, r5
 8008470:	f7ff fbce 	bl	8007c10 <_free_r>
 8008474:	2000      	movs	r0, #0
 8008476:	6360      	str	r0, [r4, #52]	; 0x34
 8008478:	e7c0      	b.n	80083fc <__sflush_r+0x1c>
 800847a:	2301      	movs	r3, #1
 800847c:	4628      	mov	r0, r5
 800847e:	47b0      	blx	r6
 8008480:	1c41      	adds	r1, r0, #1
 8008482:	d1c8      	bne.n	8008416 <__sflush_r+0x36>
 8008484:	682b      	ldr	r3, [r5, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d0c5      	beq.n	8008416 <__sflush_r+0x36>
 800848a:	2b1d      	cmp	r3, #29
 800848c:	d001      	beq.n	8008492 <__sflush_r+0xb2>
 800848e:	2b16      	cmp	r3, #22
 8008490:	d101      	bne.n	8008496 <__sflush_r+0xb6>
 8008492:	602f      	str	r7, [r5, #0]
 8008494:	e7b1      	b.n	80083fa <__sflush_r+0x1a>
 8008496:	89a3      	ldrh	r3, [r4, #12]
 8008498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800849c:	81a3      	strh	r3, [r4, #12]
 800849e:	e7ad      	b.n	80083fc <__sflush_r+0x1c>
 80084a0:	690f      	ldr	r7, [r1, #16]
 80084a2:	2f00      	cmp	r7, #0
 80084a4:	d0a9      	beq.n	80083fa <__sflush_r+0x1a>
 80084a6:	0793      	lsls	r3, r2, #30
 80084a8:	680e      	ldr	r6, [r1, #0]
 80084aa:	bf08      	it	eq
 80084ac:	694b      	ldreq	r3, [r1, #20]
 80084ae:	600f      	str	r7, [r1, #0]
 80084b0:	bf18      	it	ne
 80084b2:	2300      	movne	r3, #0
 80084b4:	eba6 0807 	sub.w	r8, r6, r7
 80084b8:	608b      	str	r3, [r1, #8]
 80084ba:	f1b8 0f00 	cmp.w	r8, #0
 80084be:	dd9c      	ble.n	80083fa <__sflush_r+0x1a>
 80084c0:	6a21      	ldr	r1, [r4, #32]
 80084c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084c4:	4643      	mov	r3, r8
 80084c6:	463a      	mov	r2, r7
 80084c8:	4628      	mov	r0, r5
 80084ca:	47b0      	blx	r6
 80084cc:	2800      	cmp	r0, #0
 80084ce:	dc06      	bgt.n	80084de <__sflush_r+0xfe>
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084d6:	81a3      	strh	r3, [r4, #12]
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084dc:	e78e      	b.n	80083fc <__sflush_r+0x1c>
 80084de:	4407      	add	r7, r0
 80084e0:	eba8 0800 	sub.w	r8, r8, r0
 80084e4:	e7e9      	b.n	80084ba <__sflush_r+0xda>
 80084e6:	bf00      	nop
 80084e8:	dfbffffe 	.word	0xdfbffffe

080084ec <_fflush_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	690b      	ldr	r3, [r1, #16]
 80084f0:	4605      	mov	r5, r0
 80084f2:	460c      	mov	r4, r1
 80084f4:	b913      	cbnz	r3, 80084fc <_fflush_r+0x10>
 80084f6:	2500      	movs	r5, #0
 80084f8:	4628      	mov	r0, r5
 80084fa:	bd38      	pop	{r3, r4, r5, pc}
 80084fc:	b118      	cbz	r0, 8008506 <_fflush_r+0x1a>
 80084fe:	6a03      	ldr	r3, [r0, #32]
 8008500:	b90b      	cbnz	r3, 8008506 <_fflush_r+0x1a>
 8008502:	f7ff f9e3 	bl	80078cc <__sinit>
 8008506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0f3      	beq.n	80084f6 <_fflush_r+0xa>
 800850e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008510:	07d0      	lsls	r0, r2, #31
 8008512:	d404      	bmi.n	800851e <_fflush_r+0x32>
 8008514:	0599      	lsls	r1, r3, #22
 8008516:	d402      	bmi.n	800851e <_fflush_r+0x32>
 8008518:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800851a:	f7ff fb59 	bl	8007bd0 <__retarget_lock_acquire_recursive>
 800851e:	4628      	mov	r0, r5
 8008520:	4621      	mov	r1, r4
 8008522:	f7ff ff5d 	bl	80083e0 <__sflush_r>
 8008526:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008528:	07da      	lsls	r2, r3, #31
 800852a:	4605      	mov	r5, r0
 800852c:	d4e4      	bmi.n	80084f8 <_fflush_r+0xc>
 800852e:	89a3      	ldrh	r3, [r4, #12]
 8008530:	059b      	lsls	r3, r3, #22
 8008532:	d4e1      	bmi.n	80084f8 <_fflush_r+0xc>
 8008534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008536:	f7ff fb4c 	bl	8007bd2 <__retarget_lock_release_recursive>
 800853a:	e7dd      	b.n	80084f8 <_fflush_r+0xc>

0800853c <fiprintf>:
 800853c:	b40e      	push	{r1, r2, r3}
 800853e:	b503      	push	{r0, r1, lr}
 8008540:	4601      	mov	r1, r0
 8008542:	ab03      	add	r3, sp, #12
 8008544:	4805      	ldr	r0, [pc, #20]	; (800855c <fiprintf+0x20>)
 8008546:	f853 2b04 	ldr.w	r2, [r3], #4
 800854a:	6800      	ldr	r0, [r0, #0]
 800854c:	9301      	str	r3, [sp, #4]
 800854e:	f000 f89f 	bl	8008690 <_vfiprintf_r>
 8008552:	b002      	add	sp, #8
 8008554:	f85d eb04 	ldr.w	lr, [sp], #4
 8008558:	b003      	add	sp, #12
 800855a:	4770      	bx	lr
 800855c:	20000120 	.word	0x20000120

08008560 <memmove>:
 8008560:	4288      	cmp	r0, r1
 8008562:	b510      	push	{r4, lr}
 8008564:	eb01 0402 	add.w	r4, r1, r2
 8008568:	d902      	bls.n	8008570 <memmove+0x10>
 800856a:	4284      	cmp	r4, r0
 800856c:	4623      	mov	r3, r4
 800856e:	d807      	bhi.n	8008580 <memmove+0x20>
 8008570:	1e43      	subs	r3, r0, #1
 8008572:	42a1      	cmp	r1, r4
 8008574:	d008      	beq.n	8008588 <memmove+0x28>
 8008576:	f811 2b01 	ldrb.w	r2, [r1], #1
 800857a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800857e:	e7f8      	b.n	8008572 <memmove+0x12>
 8008580:	4402      	add	r2, r0
 8008582:	4601      	mov	r1, r0
 8008584:	428a      	cmp	r2, r1
 8008586:	d100      	bne.n	800858a <memmove+0x2a>
 8008588:	bd10      	pop	{r4, pc}
 800858a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800858e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008592:	e7f7      	b.n	8008584 <memmove+0x24>

08008594 <_sbrk_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d06      	ldr	r5, [pc, #24]	; (80085b0 <_sbrk_r+0x1c>)
 8008598:	2300      	movs	r3, #0
 800859a:	4604      	mov	r4, r0
 800859c:	4608      	mov	r0, r1
 800859e:	602b      	str	r3, [r5, #0]
 80085a0:	f7f8 fc78 	bl	8000e94 <_sbrk>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	d102      	bne.n	80085ae <_sbrk_r+0x1a>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	b103      	cbz	r3, 80085ae <_sbrk_r+0x1a>
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	bd38      	pop	{r3, r4, r5, pc}
 80085b0:	20000620 	.word	0x20000620

080085b4 <memcpy>:
 80085b4:	440a      	add	r2, r1
 80085b6:	4291      	cmp	r1, r2
 80085b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80085bc:	d100      	bne.n	80085c0 <memcpy+0xc>
 80085be:	4770      	bx	lr
 80085c0:	b510      	push	{r4, lr}
 80085c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085ca:	4291      	cmp	r1, r2
 80085cc:	d1f9      	bne.n	80085c2 <memcpy+0xe>
 80085ce:	bd10      	pop	{r4, pc}

080085d0 <abort>:
 80085d0:	b508      	push	{r3, lr}
 80085d2:	2006      	movs	r0, #6
 80085d4:	f000 fa34 	bl	8008a40 <raise>
 80085d8:	2001      	movs	r0, #1
 80085da:	f7f8 fbe3 	bl	8000da4 <_exit>

080085de <_realloc_r>:
 80085de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085e2:	4680      	mov	r8, r0
 80085e4:	4614      	mov	r4, r2
 80085e6:	460e      	mov	r6, r1
 80085e8:	b921      	cbnz	r1, 80085f4 <_realloc_r+0x16>
 80085ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085ee:	4611      	mov	r1, r2
 80085f0:	f7ff bb82 	b.w	8007cf8 <_malloc_r>
 80085f4:	b92a      	cbnz	r2, 8008602 <_realloc_r+0x24>
 80085f6:	f7ff fb0b 	bl	8007c10 <_free_r>
 80085fa:	4625      	mov	r5, r4
 80085fc:	4628      	mov	r0, r5
 80085fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008602:	f000 fa39 	bl	8008a78 <_malloc_usable_size_r>
 8008606:	4284      	cmp	r4, r0
 8008608:	4607      	mov	r7, r0
 800860a:	d802      	bhi.n	8008612 <_realloc_r+0x34>
 800860c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008610:	d812      	bhi.n	8008638 <_realloc_r+0x5a>
 8008612:	4621      	mov	r1, r4
 8008614:	4640      	mov	r0, r8
 8008616:	f7ff fb6f 	bl	8007cf8 <_malloc_r>
 800861a:	4605      	mov	r5, r0
 800861c:	2800      	cmp	r0, #0
 800861e:	d0ed      	beq.n	80085fc <_realloc_r+0x1e>
 8008620:	42bc      	cmp	r4, r7
 8008622:	4622      	mov	r2, r4
 8008624:	4631      	mov	r1, r6
 8008626:	bf28      	it	cs
 8008628:	463a      	movcs	r2, r7
 800862a:	f7ff ffc3 	bl	80085b4 <memcpy>
 800862e:	4631      	mov	r1, r6
 8008630:	4640      	mov	r0, r8
 8008632:	f7ff faed 	bl	8007c10 <_free_r>
 8008636:	e7e1      	b.n	80085fc <_realloc_r+0x1e>
 8008638:	4635      	mov	r5, r6
 800863a:	e7df      	b.n	80085fc <_realloc_r+0x1e>

0800863c <__sfputc_r>:
 800863c:	6893      	ldr	r3, [r2, #8]
 800863e:	3b01      	subs	r3, #1
 8008640:	2b00      	cmp	r3, #0
 8008642:	b410      	push	{r4}
 8008644:	6093      	str	r3, [r2, #8]
 8008646:	da08      	bge.n	800865a <__sfputc_r+0x1e>
 8008648:	6994      	ldr	r4, [r2, #24]
 800864a:	42a3      	cmp	r3, r4
 800864c:	db01      	blt.n	8008652 <__sfputc_r+0x16>
 800864e:	290a      	cmp	r1, #10
 8008650:	d103      	bne.n	800865a <__sfputc_r+0x1e>
 8008652:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008656:	f000 b935 	b.w	80088c4 <__swbuf_r>
 800865a:	6813      	ldr	r3, [r2, #0]
 800865c:	1c58      	adds	r0, r3, #1
 800865e:	6010      	str	r0, [r2, #0]
 8008660:	7019      	strb	r1, [r3, #0]
 8008662:	4608      	mov	r0, r1
 8008664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008668:	4770      	bx	lr

0800866a <__sfputs_r>:
 800866a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866c:	4606      	mov	r6, r0
 800866e:	460f      	mov	r7, r1
 8008670:	4614      	mov	r4, r2
 8008672:	18d5      	adds	r5, r2, r3
 8008674:	42ac      	cmp	r4, r5
 8008676:	d101      	bne.n	800867c <__sfputs_r+0x12>
 8008678:	2000      	movs	r0, #0
 800867a:	e007      	b.n	800868c <__sfputs_r+0x22>
 800867c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008680:	463a      	mov	r2, r7
 8008682:	4630      	mov	r0, r6
 8008684:	f7ff ffda 	bl	800863c <__sfputc_r>
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	d1f3      	bne.n	8008674 <__sfputs_r+0xa>
 800868c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008690 <_vfiprintf_r>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	460d      	mov	r5, r1
 8008696:	b09d      	sub	sp, #116	; 0x74
 8008698:	4614      	mov	r4, r2
 800869a:	4698      	mov	r8, r3
 800869c:	4606      	mov	r6, r0
 800869e:	b118      	cbz	r0, 80086a8 <_vfiprintf_r+0x18>
 80086a0:	6a03      	ldr	r3, [r0, #32]
 80086a2:	b90b      	cbnz	r3, 80086a8 <_vfiprintf_r+0x18>
 80086a4:	f7ff f912 	bl	80078cc <__sinit>
 80086a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086aa:	07d9      	lsls	r1, r3, #31
 80086ac:	d405      	bmi.n	80086ba <_vfiprintf_r+0x2a>
 80086ae:	89ab      	ldrh	r3, [r5, #12]
 80086b0:	059a      	lsls	r2, r3, #22
 80086b2:	d402      	bmi.n	80086ba <_vfiprintf_r+0x2a>
 80086b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086b6:	f7ff fa8b 	bl	8007bd0 <__retarget_lock_acquire_recursive>
 80086ba:	89ab      	ldrh	r3, [r5, #12]
 80086bc:	071b      	lsls	r3, r3, #28
 80086be:	d501      	bpl.n	80086c4 <_vfiprintf_r+0x34>
 80086c0:	692b      	ldr	r3, [r5, #16]
 80086c2:	b99b      	cbnz	r3, 80086ec <_vfiprintf_r+0x5c>
 80086c4:	4629      	mov	r1, r5
 80086c6:	4630      	mov	r0, r6
 80086c8:	f000 f93a 	bl	8008940 <__swsetup_r>
 80086cc:	b170      	cbz	r0, 80086ec <_vfiprintf_r+0x5c>
 80086ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086d0:	07dc      	lsls	r4, r3, #31
 80086d2:	d504      	bpl.n	80086de <_vfiprintf_r+0x4e>
 80086d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086d8:	b01d      	add	sp, #116	; 0x74
 80086da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086de:	89ab      	ldrh	r3, [r5, #12]
 80086e0:	0598      	lsls	r0, r3, #22
 80086e2:	d4f7      	bmi.n	80086d4 <_vfiprintf_r+0x44>
 80086e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086e6:	f7ff fa74 	bl	8007bd2 <__retarget_lock_release_recursive>
 80086ea:	e7f3      	b.n	80086d4 <_vfiprintf_r+0x44>
 80086ec:	2300      	movs	r3, #0
 80086ee:	9309      	str	r3, [sp, #36]	; 0x24
 80086f0:	2320      	movs	r3, #32
 80086f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80086fa:	2330      	movs	r3, #48	; 0x30
 80086fc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80088b0 <_vfiprintf_r+0x220>
 8008700:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008704:	f04f 0901 	mov.w	r9, #1
 8008708:	4623      	mov	r3, r4
 800870a:	469a      	mov	sl, r3
 800870c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008710:	b10a      	cbz	r2, 8008716 <_vfiprintf_r+0x86>
 8008712:	2a25      	cmp	r2, #37	; 0x25
 8008714:	d1f9      	bne.n	800870a <_vfiprintf_r+0x7a>
 8008716:	ebba 0b04 	subs.w	fp, sl, r4
 800871a:	d00b      	beq.n	8008734 <_vfiprintf_r+0xa4>
 800871c:	465b      	mov	r3, fp
 800871e:	4622      	mov	r2, r4
 8008720:	4629      	mov	r1, r5
 8008722:	4630      	mov	r0, r6
 8008724:	f7ff ffa1 	bl	800866a <__sfputs_r>
 8008728:	3001      	adds	r0, #1
 800872a:	f000 80a9 	beq.w	8008880 <_vfiprintf_r+0x1f0>
 800872e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008730:	445a      	add	r2, fp
 8008732:	9209      	str	r2, [sp, #36]	; 0x24
 8008734:	f89a 3000 	ldrb.w	r3, [sl]
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 80a1 	beq.w	8008880 <_vfiprintf_r+0x1f0>
 800873e:	2300      	movs	r3, #0
 8008740:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008748:	f10a 0a01 	add.w	sl, sl, #1
 800874c:	9304      	str	r3, [sp, #16]
 800874e:	9307      	str	r3, [sp, #28]
 8008750:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008754:	931a      	str	r3, [sp, #104]	; 0x68
 8008756:	4654      	mov	r4, sl
 8008758:	2205      	movs	r2, #5
 800875a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800875e:	4854      	ldr	r0, [pc, #336]	; (80088b0 <_vfiprintf_r+0x220>)
 8008760:	f7f7 fd76 	bl	8000250 <memchr>
 8008764:	9a04      	ldr	r2, [sp, #16]
 8008766:	b9d8      	cbnz	r0, 80087a0 <_vfiprintf_r+0x110>
 8008768:	06d1      	lsls	r1, r2, #27
 800876a:	bf44      	itt	mi
 800876c:	2320      	movmi	r3, #32
 800876e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008772:	0713      	lsls	r3, r2, #28
 8008774:	bf44      	itt	mi
 8008776:	232b      	movmi	r3, #43	; 0x2b
 8008778:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800877c:	f89a 3000 	ldrb.w	r3, [sl]
 8008780:	2b2a      	cmp	r3, #42	; 0x2a
 8008782:	d015      	beq.n	80087b0 <_vfiprintf_r+0x120>
 8008784:	9a07      	ldr	r2, [sp, #28]
 8008786:	4654      	mov	r4, sl
 8008788:	2000      	movs	r0, #0
 800878a:	f04f 0c0a 	mov.w	ip, #10
 800878e:	4621      	mov	r1, r4
 8008790:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008794:	3b30      	subs	r3, #48	; 0x30
 8008796:	2b09      	cmp	r3, #9
 8008798:	d94d      	bls.n	8008836 <_vfiprintf_r+0x1a6>
 800879a:	b1b0      	cbz	r0, 80087ca <_vfiprintf_r+0x13a>
 800879c:	9207      	str	r2, [sp, #28]
 800879e:	e014      	b.n	80087ca <_vfiprintf_r+0x13a>
 80087a0:	eba0 0308 	sub.w	r3, r0, r8
 80087a4:	fa09 f303 	lsl.w	r3, r9, r3
 80087a8:	4313      	orrs	r3, r2
 80087aa:	9304      	str	r3, [sp, #16]
 80087ac:	46a2      	mov	sl, r4
 80087ae:	e7d2      	b.n	8008756 <_vfiprintf_r+0xc6>
 80087b0:	9b03      	ldr	r3, [sp, #12]
 80087b2:	1d19      	adds	r1, r3, #4
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	9103      	str	r1, [sp, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	bfbb      	ittet	lt
 80087bc:	425b      	neglt	r3, r3
 80087be:	f042 0202 	orrlt.w	r2, r2, #2
 80087c2:	9307      	strge	r3, [sp, #28]
 80087c4:	9307      	strlt	r3, [sp, #28]
 80087c6:	bfb8      	it	lt
 80087c8:	9204      	strlt	r2, [sp, #16]
 80087ca:	7823      	ldrb	r3, [r4, #0]
 80087cc:	2b2e      	cmp	r3, #46	; 0x2e
 80087ce:	d10c      	bne.n	80087ea <_vfiprintf_r+0x15a>
 80087d0:	7863      	ldrb	r3, [r4, #1]
 80087d2:	2b2a      	cmp	r3, #42	; 0x2a
 80087d4:	d134      	bne.n	8008840 <_vfiprintf_r+0x1b0>
 80087d6:	9b03      	ldr	r3, [sp, #12]
 80087d8:	1d1a      	adds	r2, r3, #4
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	9203      	str	r2, [sp, #12]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	bfb8      	it	lt
 80087e2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80087e6:	3402      	adds	r4, #2
 80087e8:	9305      	str	r3, [sp, #20]
 80087ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80088c0 <_vfiprintf_r+0x230>
 80087ee:	7821      	ldrb	r1, [r4, #0]
 80087f0:	2203      	movs	r2, #3
 80087f2:	4650      	mov	r0, sl
 80087f4:	f7f7 fd2c 	bl	8000250 <memchr>
 80087f8:	b138      	cbz	r0, 800880a <_vfiprintf_r+0x17a>
 80087fa:	9b04      	ldr	r3, [sp, #16]
 80087fc:	eba0 000a 	sub.w	r0, r0, sl
 8008800:	2240      	movs	r2, #64	; 0x40
 8008802:	4082      	lsls	r2, r0
 8008804:	4313      	orrs	r3, r2
 8008806:	3401      	adds	r4, #1
 8008808:	9304      	str	r3, [sp, #16]
 800880a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800880e:	4829      	ldr	r0, [pc, #164]	; (80088b4 <_vfiprintf_r+0x224>)
 8008810:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008814:	2206      	movs	r2, #6
 8008816:	f7f7 fd1b 	bl	8000250 <memchr>
 800881a:	2800      	cmp	r0, #0
 800881c:	d03f      	beq.n	800889e <_vfiprintf_r+0x20e>
 800881e:	4b26      	ldr	r3, [pc, #152]	; (80088b8 <_vfiprintf_r+0x228>)
 8008820:	bb1b      	cbnz	r3, 800886a <_vfiprintf_r+0x1da>
 8008822:	9b03      	ldr	r3, [sp, #12]
 8008824:	3307      	adds	r3, #7
 8008826:	f023 0307 	bic.w	r3, r3, #7
 800882a:	3308      	adds	r3, #8
 800882c:	9303      	str	r3, [sp, #12]
 800882e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008830:	443b      	add	r3, r7
 8008832:	9309      	str	r3, [sp, #36]	; 0x24
 8008834:	e768      	b.n	8008708 <_vfiprintf_r+0x78>
 8008836:	fb0c 3202 	mla	r2, ip, r2, r3
 800883a:	460c      	mov	r4, r1
 800883c:	2001      	movs	r0, #1
 800883e:	e7a6      	b.n	800878e <_vfiprintf_r+0xfe>
 8008840:	2300      	movs	r3, #0
 8008842:	3401      	adds	r4, #1
 8008844:	9305      	str	r3, [sp, #20]
 8008846:	4619      	mov	r1, r3
 8008848:	f04f 0c0a 	mov.w	ip, #10
 800884c:	4620      	mov	r0, r4
 800884e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008852:	3a30      	subs	r2, #48	; 0x30
 8008854:	2a09      	cmp	r2, #9
 8008856:	d903      	bls.n	8008860 <_vfiprintf_r+0x1d0>
 8008858:	2b00      	cmp	r3, #0
 800885a:	d0c6      	beq.n	80087ea <_vfiprintf_r+0x15a>
 800885c:	9105      	str	r1, [sp, #20]
 800885e:	e7c4      	b.n	80087ea <_vfiprintf_r+0x15a>
 8008860:	fb0c 2101 	mla	r1, ip, r1, r2
 8008864:	4604      	mov	r4, r0
 8008866:	2301      	movs	r3, #1
 8008868:	e7f0      	b.n	800884c <_vfiprintf_r+0x1bc>
 800886a:	ab03      	add	r3, sp, #12
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	462a      	mov	r2, r5
 8008870:	4b12      	ldr	r3, [pc, #72]	; (80088bc <_vfiprintf_r+0x22c>)
 8008872:	a904      	add	r1, sp, #16
 8008874:	4630      	mov	r0, r6
 8008876:	f3af 8000 	nop.w
 800887a:	4607      	mov	r7, r0
 800887c:	1c78      	adds	r0, r7, #1
 800887e:	d1d6      	bne.n	800882e <_vfiprintf_r+0x19e>
 8008880:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008882:	07d9      	lsls	r1, r3, #31
 8008884:	d405      	bmi.n	8008892 <_vfiprintf_r+0x202>
 8008886:	89ab      	ldrh	r3, [r5, #12]
 8008888:	059a      	lsls	r2, r3, #22
 800888a:	d402      	bmi.n	8008892 <_vfiprintf_r+0x202>
 800888c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800888e:	f7ff f9a0 	bl	8007bd2 <__retarget_lock_release_recursive>
 8008892:	89ab      	ldrh	r3, [r5, #12]
 8008894:	065b      	lsls	r3, r3, #25
 8008896:	f53f af1d 	bmi.w	80086d4 <_vfiprintf_r+0x44>
 800889a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800889c:	e71c      	b.n	80086d8 <_vfiprintf_r+0x48>
 800889e:	ab03      	add	r3, sp, #12
 80088a0:	9300      	str	r3, [sp, #0]
 80088a2:	462a      	mov	r2, r5
 80088a4:	4b05      	ldr	r3, [pc, #20]	; (80088bc <_vfiprintf_r+0x22c>)
 80088a6:	a904      	add	r1, sp, #16
 80088a8:	4630      	mov	r0, r6
 80088aa:	f7ff fc77 	bl	800819c <_printf_i>
 80088ae:	e7e4      	b.n	800887a <_vfiprintf_r+0x1ea>
 80088b0:	08008cd9 	.word	0x08008cd9
 80088b4:	08008ce3 	.word	0x08008ce3
 80088b8:	00000000 	.word	0x00000000
 80088bc:	0800866b 	.word	0x0800866b
 80088c0:	08008cdf 	.word	0x08008cdf

080088c4 <__swbuf_r>:
 80088c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c6:	460e      	mov	r6, r1
 80088c8:	4614      	mov	r4, r2
 80088ca:	4605      	mov	r5, r0
 80088cc:	b118      	cbz	r0, 80088d6 <__swbuf_r+0x12>
 80088ce:	6a03      	ldr	r3, [r0, #32]
 80088d0:	b90b      	cbnz	r3, 80088d6 <__swbuf_r+0x12>
 80088d2:	f7fe fffb 	bl	80078cc <__sinit>
 80088d6:	69a3      	ldr	r3, [r4, #24]
 80088d8:	60a3      	str	r3, [r4, #8]
 80088da:	89a3      	ldrh	r3, [r4, #12]
 80088dc:	071a      	lsls	r2, r3, #28
 80088de:	d525      	bpl.n	800892c <__swbuf_r+0x68>
 80088e0:	6923      	ldr	r3, [r4, #16]
 80088e2:	b31b      	cbz	r3, 800892c <__swbuf_r+0x68>
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	6922      	ldr	r2, [r4, #16]
 80088e8:	1a98      	subs	r0, r3, r2
 80088ea:	6963      	ldr	r3, [r4, #20]
 80088ec:	b2f6      	uxtb	r6, r6
 80088ee:	4283      	cmp	r3, r0
 80088f0:	4637      	mov	r7, r6
 80088f2:	dc04      	bgt.n	80088fe <__swbuf_r+0x3a>
 80088f4:	4621      	mov	r1, r4
 80088f6:	4628      	mov	r0, r5
 80088f8:	f7ff fdf8 	bl	80084ec <_fflush_r>
 80088fc:	b9e0      	cbnz	r0, 8008938 <__swbuf_r+0x74>
 80088fe:	68a3      	ldr	r3, [r4, #8]
 8008900:	3b01      	subs	r3, #1
 8008902:	60a3      	str	r3, [r4, #8]
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	1c5a      	adds	r2, r3, #1
 8008908:	6022      	str	r2, [r4, #0]
 800890a:	701e      	strb	r6, [r3, #0]
 800890c:	6962      	ldr	r2, [r4, #20]
 800890e:	1c43      	adds	r3, r0, #1
 8008910:	429a      	cmp	r2, r3
 8008912:	d004      	beq.n	800891e <__swbuf_r+0x5a>
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	07db      	lsls	r3, r3, #31
 8008918:	d506      	bpl.n	8008928 <__swbuf_r+0x64>
 800891a:	2e0a      	cmp	r6, #10
 800891c:	d104      	bne.n	8008928 <__swbuf_r+0x64>
 800891e:	4621      	mov	r1, r4
 8008920:	4628      	mov	r0, r5
 8008922:	f7ff fde3 	bl	80084ec <_fflush_r>
 8008926:	b938      	cbnz	r0, 8008938 <__swbuf_r+0x74>
 8008928:	4638      	mov	r0, r7
 800892a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800892c:	4621      	mov	r1, r4
 800892e:	4628      	mov	r0, r5
 8008930:	f000 f806 	bl	8008940 <__swsetup_r>
 8008934:	2800      	cmp	r0, #0
 8008936:	d0d5      	beq.n	80088e4 <__swbuf_r+0x20>
 8008938:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800893c:	e7f4      	b.n	8008928 <__swbuf_r+0x64>
	...

08008940 <__swsetup_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4b2a      	ldr	r3, [pc, #168]	; (80089ec <__swsetup_r+0xac>)
 8008944:	4605      	mov	r5, r0
 8008946:	6818      	ldr	r0, [r3, #0]
 8008948:	460c      	mov	r4, r1
 800894a:	b118      	cbz	r0, 8008954 <__swsetup_r+0x14>
 800894c:	6a03      	ldr	r3, [r0, #32]
 800894e:	b90b      	cbnz	r3, 8008954 <__swsetup_r+0x14>
 8008950:	f7fe ffbc 	bl	80078cc <__sinit>
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800895a:	0718      	lsls	r0, r3, #28
 800895c:	d422      	bmi.n	80089a4 <__swsetup_r+0x64>
 800895e:	06d9      	lsls	r1, r3, #27
 8008960:	d407      	bmi.n	8008972 <__swsetup_r+0x32>
 8008962:	2309      	movs	r3, #9
 8008964:	602b      	str	r3, [r5, #0]
 8008966:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800896a:	81a3      	strh	r3, [r4, #12]
 800896c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008970:	e034      	b.n	80089dc <__swsetup_r+0x9c>
 8008972:	0758      	lsls	r0, r3, #29
 8008974:	d512      	bpl.n	800899c <__swsetup_r+0x5c>
 8008976:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008978:	b141      	cbz	r1, 800898c <__swsetup_r+0x4c>
 800897a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800897e:	4299      	cmp	r1, r3
 8008980:	d002      	beq.n	8008988 <__swsetup_r+0x48>
 8008982:	4628      	mov	r0, r5
 8008984:	f7ff f944 	bl	8007c10 <_free_r>
 8008988:	2300      	movs	r3, #0
 800898a:	6363      	str	r3, [r4, #52]	; 0x34
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	2300      	movs	r3, #0
 8008996:	6063      	str	r3, [r4, #4]
 8008998:	6923      	ldr	r3, [r4, #16]
 800899a:	6023      	str	r3, [r4, #0]
 800899c:	89a3      	ldrh	r3, [r4, #12]
 800899e:	f043 0308 	orr.w	r3, r3, #8
 80089a2:	81a3      	strh	r3, [r4, #12]
 80089a4:	6923      	ldr	r3, [r4, #16]
 80089a6:	b94b      	cbnz	r3, 80089bc <__swsetup_r+0x7c>
 80089a8:	89a3      	ldrh	r3, [r4, #12]
 80089aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80089ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089b2:	d003      	beq.n	80089bc <__swsetup_r+0x7c>
 80089b4:	4621      	mov	r1, r4
 80089b6:	4628      	mov	r0, r5
 80089b8:	f000 f88c 	bl	8008ad4 <__smakebuf_r>
 80089bc:	89a0      	ldrh	r0, [r4, #12]
 80089be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089c2:	f010 0301 	ands.w	r3, r0, #1
 80089c6:	d00a      	beq.n	80089de <__swsetup_r+0x9e>
 80089c8:	2300      	movs	r3, #0
 80089ca:	60a3      	str	r3, [r4, #8]
 80089cc:	6963      	ldr	r3, [r4, #20]
 80089ce:	425b      	negs	r3, r3
 80089d0:	61a3      	str	r3, [r4, #24]
 80089d2:	6923      	ldr	r3, [r4, #16]
 80089d4:	b943      	cbnz	r3, 80089e8 <__swsetup_r+0xa8>
 80089d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089da:	d1c4      	bne.n	8008966 <__swsetup_r+0x26>
 80089dc:	bd38      	pop	{r3, r4, r5, pc}
 80089de:	0781      	lsls	r1, r0, #30
 80089e0:	bf58      	it	pl
 80089e2:	6963      	ldrpl	r3, [r4, #20]
 80089e4:	60a3      	str	r3, [r4, #8]
 80089e6:	e7f4      	b.n	80089d2 <__swsetup_r+0x92>
 80089e8:	2000      	movs	r0, #0
 80089ea:	e7f7      	b.n	80089dc <__swsetup_r+0x9c>
 80089ec:	20000120 	.word	0x20000120

080089f0 <_raise_r>:
 80089f0:	291f      	cmp	r1, #31
 80089f2:	b538      	push	{r3, r4, r5, lr}
 80089f4:	4604      	mov	r4, r0
 80089f6:	460d      	mov	r5, r1
 80089f8:	d904      	bls.n	8008a04 <_raise_r+0x14>
 80089fa:	2316      	movs	r3, #22
 80089fc:	6003      	str	r3, [r0, #0]
 80089fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a02:	bd38      	pop	{r3, r4, r5, pc}
 8008a04:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008a06:	b112      	cbz	r2, 8008a0e <_raise_r+0x1e>
 8008a08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a0c:	b94b      	cbnz	r3, 8008a22 <_raise_r+0x32>
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f000 f830 	bl	8008a74 <_getpid_r>
 8008a14:	462a      	mov	r2, r5
 8008a16:	4601      	mov	r1, r0
 8008a18:	4620      	mov	r0, r4
 8008a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a1e:	f000 b817 	b.w	8008a50 <_kill_r>
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d00a      	beq.n	8008a3c <_raise_r+0x4c>
 8008a26:	1c59      	adds	r1, r3, #1
 8008a28:	d103      	bne.n	8008a32 <_raise_r+0x42>
 8008a2a:	2316      	movs	r3, #22
 8008a2c:	6003      	str	r3, [r0, #0]
 8008a2e:	2001      	movs	r0, #1
 8008a30:	e7e7      	b.n	8008a02 <_raise_r+0x12>
 8008a32:	2400      	movs	r4, #0
 8008a34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a38:	4628      	mov	r0, r5
 8008a3a:	4798      	blx	r3
 8008a3c:	2000      	movs	r0, #0
 8008a3e:	e7e0      	b.n	8008a02 <_raise_r+0x12>

08008a40 <raise>:
 8008a40:	4b02      	ldr	r3, [pc, #8]	; (8008a4c <raise+0xc>)
 8008a42:	4601      	mov	r1, r0
 8008a44:	6818      	ldr	r0, [r3, #0]
 8008a46:	f7ff bfd3 	b.w	80089f0 <_raise_r>
 8008a4a:	bf00      	nop
 8008a4c:	20000120 	.word	0x20000120

08008a50 <_kill_r>:
 8008a50:	b538      	push	{r3, r4, r5, lr}
 8008a52:	4d07      	ldr	r5, [pc, #28]	; (8008a70 <_kill_r+0x20>)
 8008a54:	2300      	movs	r3, #0
 8008a56:	4604      	mov	r4, r0
 8008a58:	4608      	mov	r0, r1
 8008a5a:	4611      	mov	r1, r2
 8008a5c:	602b      	str	r3, [r5, #0]
 8008a5e:	f7f8 f991 	bl	8000d84 <_kill>
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	d102      	bne.n	8008a6c <_kill_r+0x1c>
 8008a66:	682b      	ldr	r3, [r5, #0]
 8008a68:	b103      	cbz	r3, 8008a6c <_kill_r+0x1c>
 8008a6a:	6023      	str	r3, [r4, #0]
 8008a6c:	bd38      	pop	{r3, r4, r5, pc}
 8008a6e:	bf00      	nop
 8008a70:	20000620 	.word	0x20000620

08008a74 <_getpid_r>:
 8008a74:	f7f8 b97e 	b.w	8000d74 <_getpid>

08008a78 <_malloc_usable_size_r>:
 8008a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a7c:	1f18      	subs	r0, r3, #4
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	bfbc      	itt	lt
 8008a82:	580b      	ldrlt	r3, [r1, r0]
 8008a84:	18c0      	addlt	r0, r0, r3
 8008a86:	4770      	bx	lr

08008a88 <__swhatbuf_r>:
 8008a88:	b570      	push	{r4, r5, r6, lr}
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a90:	2900      	cmp	r1, #0
 8008a92:	b096      	sub	sp, #88	; 0x58
 8008a94:	4615      	mov	r5, r2
 8008a96:	461e      	mov	r6, r3
 8008a98:	da0d      	bge.n	8008ab6 <__swhatbuf_r+0x2e>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008aa0:	f04f 0100 	mov.w	r1, #0
 8008aa4:	bf0c      	ite	eq
 8008aa6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008aaa:	2340      	movne	r3, #64	; 0x40
 8008aac:	2000      	movs	r0, #0
 8008aae:	6031      	str	r1, [r6, #0]
 8008ab0:	602b      	str	r3, [r5, #0]
 8008ab2:	b016      	add	sp, #88	; 0x58
 8008ab4:	bd70      	pop	{r4, r5, r6, pc}
 8008ab6:	466a      	mov	r2, sp
 8008ab8:	f000 f848 	bl	8008b4c <_fstat_r>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	dbec      	blt.n	8008a9a <__swhatbuf_r+0x12>
 8008ac0:	9901      	ldr	r1, [sp, #4]
 8008ac2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008ac6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008aca:	4259      	negs	r1, r3
 8008acc:	4159      	adcs	r1, r3
 8008ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ad2:	e7eb      	b.n	8008aac <__swhatbuf_r+0x24>

08008ad4 <__smakebuf_r>:
 8008ad4:	898b      	ldrh	r3, [r1, #12]
 8008ad6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008ad8:	079d      	lsls	r5, r3, #30
 8008ada:	4606      	mov	r6, r0
 8008adc:	460c      	mov	r4, r1
 8008ade:	d507      	bpl.n	8008af0 <__smakebuf_r+0x1c>
 8008ae0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ae4:	6023      	str	r3, [r4, #0]
 8008ae6:	6123      	str	r3, [r4, #16]
 8008ae8:	2301      	movs	r3, #1
 8008aea:	6163      	str	r3, [r4, #20]
 8008aec:	b002      	add	sp, #8
 8008aee:	bd70      	pop	{r4, r5, r6, pc}
 8008af0:	ab01      	add	r3, sp, #4
 8008af2:	466a      	mov	r2, sp
 8008af4:	f7ff ffc8 	bl	8008a88 <__swhatbuf_r>
 8008af8:	9900      	ldr	r1, [sp, #0]
 8008afa:	4605      	mov	r5, r0
 8008afc:	4630      	mov	r0, r6
 8008afe:	f7ff f8fb 	bl	8007cf8 <_malloc_r>
 8008b02:	b948      	cbnz	r0, 8008b18 <__smakebuf_r+0x44>
 8008b04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b08:	059a      	lsls	r2, r3, #22
 8008b0a:	d4ef      	bmi.n	8008aec <__smakebuf_r+0x18>
 8008b0c:	f023 0303 	bic.w	r3, r3, #3
 8008b10:	f043 0302 	orr.w	r3, r3, #2
 8008b14:	81a3      	strh	r3, [r4, #12]
 8008b16:	e7e3      	b.n	8008ae0 <__smakebuf_r+0xc>
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	6020      	str	r0, [r4, #0]
 8008b1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b20:	81a3      	strh	r3, [r4, #12]
 8008b22:	9b00      	ldr	r3, [sp, #0]
 8008b24:	6163      	str	r3, [r4, #20]
 8008b26:	9b01      	ldr	r3, [sp, #4]
 8008b28:	6120      	str	r0, [r4, #16]
 8008b2a:	b15b      	cbz	r3, 8008b44 <__smakebuf_r+0x70>
 8008b2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b30:	4630      	mov	r0, r6
 8008b32:	f000 f81d 	bl	8008b70 <_isatty_r>
 8008b36:	b128      	cbz	r0, 8008b44 <__smakebuf_r+0x70>
 8008b38:	89a3      	ldrh	r3, [r4, #12]
 8008b3a:	f023 0303 	bic.w	r3, r3, #3
 8008b3e:	f043 0301 	orr.w	r3, r3, #1
 8008b42:	81a3      	strh	r3, [r4, #12]
 8008b44:	89a3      	ldrh	r3, [r4, #12]
 8008b46:	431d      	orrs	r5, r3
 8008b48:	81a5      	strh	r5, [r4, #12]
 8008b4a:	e7cf      	b.n	8008aec <__smakebuf_r+0x18>

08008b4c <_fstat_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4d07      	ldr	r5, [pc, #28]	; (8008b6c <_fstat_r+0x20>)
 8008b50:	2300      	movs	r3, #0
 8008b52:	4604      	mov	r4, r0
 8008b54:	4608      	mov	r0, r1
 8008b56:	4611      	mov	r1, r2
 8008b58:	602b      	str	r3, [r5, #0]
 8008b5a:	f7f8 f972 	bl	8000e42 <_fstat>
 8008b5e:	1c43      	adds	r3, r0, #1
 8008b60:	d102      	bne.n	8008b68 <_fstat_r+0x1c>
 8008b62:	682b      	ldr	r3, [r5, #0]
 8008b64:	b103      	cbz	r3, 8008b68 <_fstat_r+0x1c>
 8008b66:	6023      	str	r3, [r4, #0]
 8008b68:	bd38      	pop	{r3, r4, r5, pc}
 8008b6a:	bf00      	nop
 8008b6c:	20000620 	.word	0x20000620

08008b70 <_isatty_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d06      	ldr	r5, [pc, #24]	; (8008b8c <_isatty_r+0x1c>)
 8008b74:	2300      	movs	r3, #0
 8008b76:	4604      	mov	r4, r0
 8008b78:	4608      	mov	r0, r1
 8008b7a:	602b      	str	r3, [r5, #0]
 8008b7c:	f7f8 f971 	bl	8000e62 <_isatty>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_isatty_r+0x1a>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_isatty_r+0x1a>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	20000620 	.word	0x20000620

08008b90 <_init>:
 8008b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b92:	bf00      	nop
 8008b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b96:	bc08      	pop	{r3}
 8008b98:	469e      	mov	lr, r3
 8008b9a:	4770      	bx	lr

08008b9c <_fini>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	bf00      	nop
 8008ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ba2:	bc08      	pop	{r3}
 8008ba4:	469e      	mov	lr, r3
 8008ba6:	4770      	bx	lr
