digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS: bfly"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 3;
	4 [label="IDENTIFIERS: clock"];
	3 -> 4;
	5 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 5;
	6 [label="IDENTIFIERS: reset"];
	5 -> 6;
	7 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 7;
	8 [label="IDENTIFIERS: re_w"];
	7 -> 8;
	9 [label="BINARY_OPERATION: MIN"];
	7 -> 9;
	10 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	9 -> 10;
	11 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	9 -> 11;
	12 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	7 -> 12;
	13 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 13;
	14 [label="IDENTIFIERS: re_x"];
	13 -> 14;
	15 [label="BINARY_OPERATION: MIN"];
	13 -> 15;
	16 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	15 -> 16;
	17 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	15 -> 17;
	18 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	13 -> 18;
	19 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 19;
	20 [label="IDENTIFIERS: re_y"];
	19 -> 20;
	21 [label="BINARY_OPERATION: MIN"];
	19 -> 21;
	22 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	21 -> 22;
	23 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	21 -> 23;
	24 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	19 -> 24;
	25 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 25;
	26 [label="IDENTIFIERS: im_w"];
	25 -> 26;
	27 [label="BINARY_OPERATION: MIN"];
	25 -> 27;
	28 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	27 -> 28;
	29 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	27 -> 29;
	30 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	25 -> 30;
	31 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 31;
	32 [label="IDENTIFIERS: im_x"];
	31 -> 32;
	33 [label="BINARY_OPERATION: MIN"];
	31 -> 33;
	34 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	33 -> 34;
	35 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	33 -> 35;
	36 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	31 -> 36;
	37 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 37;
	38 [label="IDENTIFIERS: im_y"];
	37 -> 38;
	39 [label="BINARY_OPERATION: MIN"];
	37 -> 39;
	40 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	39 -> 40;
	41 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	39 -> 41;
	42 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	37 -> 42;
	43 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 43;
	44 [label="IDENTIFIERS: re_z"];
	43 -> 44;
	45 [label="BINARY_OPERATION: MIN"];
	43 -> 45;
	46 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	45 -> 46;
	47 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	45 -> 47;
	48 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	43 -> 48;
	49 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 49;
	50 [label="IDENTIFIERS: im_z"];
	49 -> 50;
	51 [label="BINARY_OPERATION: MIN"];
	49 -> 51;
	52 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	51 -> 52;
	53 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	51 -> 53;
	54 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	49 -> 54;
	55 [label="MODULE_ITEMS"];
	0 -> 55;
	56 [label="VAR_DECLARE_LIST"];
	55 -> 56;
	57 [label="VAR_DECLARE:  INPUT PORT"];
	56 -> 57;
	58 [label="IDENTIFIERS: clock"];
	57 -> 58;
	59 [label="VAR_DECLARE_LIST"];
	55 -> 59;
	60 [label="VAR_DECLARE:  INPUT PORT"];
	59 -> 60;
	61 [label="IDENTIFIERS: reset"];
	60 -> 61;
	62 [label="VAR_DECLARE_LIST"];
	55 -> 62;
	63 [label="VAR_DECLARE:  INPUT PORT"];
	62 -> 63;
	64 [label="IDENTIFIERS: re_w"];
	63 -> 64;
	65 [label="BINARY_OPERATION: MIN"];
	63 -> 65;
	66 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	65 -> 66;
	67 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	65 -> 67;
	68 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	63 -> 68;
	69 [label="VAR_DECLARE_LIST"];
	55 -> 69;
	70 [label="VAR_DECLARE:  INPUT PORT"];
	69 -> 70;
	71 [label="IDENTIFIERS: re_x"];
	70 -> 71;
	72 [label="BINARY_OPERATION: MIN"];
	70 -> 72;
	73 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	72 -> 73;
	74 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	72 -> 74;
	75 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	70 -> 75;
	76 [label="VAR_DECLARE_LIST"];
	55 -> 76;
	77 [label="VAR_DECLARE:  INPUT PORT"];
	76 -> 77;
	78 [label="IDENTIFIERS: re_y"];
	77 -> 78;
	79 [label="BINARY_OPERATION: MIN"];
	77 -> 79;
	80 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	79 -> 80;
	81 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	79 -> 81;
	82 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	77 -> 82;
	83 [label="VAR_DECLARE_LIST"];
	55 -> 83;
	84 [label="VAR_DECLARE:  INPUT PORT"];
	83 -> 84;
	85 [label="IDENTIFIERS: im_w"];
	84 -> 85;
	86 [label="BINARY_OPERATION: MIN"];
	84 -> 86;
	87 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	86 -> 87;
	88 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	86 -> 88;
	89 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	84 -> 89;
	90 [label="VAR_DECLARE_LIST"];
	55 -> 90;
	91 [label="VAR_DECLARE:  INPUT PORT"];
	90 -> 91;
	92 [label="IDENTIFIERS: im_x"];
	91 -> 92;
	93 [label="BINARY_OPERATION: MIN"];
	91 -> 93;
	94 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	93 -> 94;
	95 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	93 -> 95;
	96 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	91 -> 96;
	97 [label="VAR_DECLARE_LIST"];
	55 -> 97;
	98 [label="VAR_DECLARE:  INPUT PORT"];
	97 -> 98;
	99 [label="IDENTIFIERS: im_y"];
	98 -> 99;
	100 [label="BINARY_OPERATION: MIN"];
	98 -> 100;
	101 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	100 -> 101;
	102 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	100 -> 102;
	103 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	98 -> 103;
	104 [label="VAR_DECLARE_LIST"];
	55 -> 104;
	105 [label="VAR_DECLARE:  OUTPUT PORT"];
	104 -> 105;
	106 [label="IDENTIFIERS: re_z"];
	105 -> 106;
	107 [label="BINARY_OPERATION: MIN"];
	105 -> 107;
	108 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	107 -> 108;
	109 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	107 -> 109;
	110 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	105 -> 110;
	111 [label="VAR_DECLARE_LIST"];
	55 -> 111;
	112 [label="VAR_DECLARE:  OUTPUT PORT"];
	111 -> 112;
	113 [label="IDENTIFIERS: im_z"];
	112 -> 113;
	114 [label="BINARY_OPERATION: MIN"];
	112 -> 114;
	115 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	114 -> 115;
	116 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	114 -> 116;
	117 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	112 -> 117;
	118 [label="VAR_DECLARE_LIST"];
	55 -> 118;
	119 [label="VAR_DECLARE:  WIRE"];
	118 -> 119;
	120 [label="IDENTIFIERS: x1"];
	119 -> 120;
	121 [label="BINARY_OPERATION: MIN"];
	119 -> 121;
	122 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	121 -> 122;
	123 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	121 -> 123;
	124 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	119 -> 124;
	125 [label="VAR_DECLARE_LIST"];
	55 -> 125;
	126 [label="VAR_DECLARE:  WIRE"];
	125 -> 126;
	127 [label="IDENTIFIERS: x2"];
	126 -> 127;
	128 [label="BINARY_OPERATION: MIN"];
	126 -> 128;
	129 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	128 -> 129;
	130 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	128 -> 130;
	131 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	126 -> 131;
	132 [label="VAR_DECLARE_LIST"];
	55 -> 132;
	133 [label="VAR_DECLARE:  WIRE"];
	132 -> 133;
	134 [label="IDENTIFIERS: x3"];
	133 -> 134;
	135 [label="BINARY_OPERATION: MIN"];
	133 -> 135;
	136 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	135 -> 136;
	137 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	135 -> 137;
	138 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	133 -> 138;
	139 [label="VAR_DECLARE_LIST"];
	55 -> 139;
	140 [label="VAR_DECLARE:  WIRE"];
	139 -> 140;
	141 [label="IDENTIFIERS: x4"];
	140 -> 141;
	142 [label="BINARY_OPERATION: MIN"];
	140 -> 142;
	143 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	142 -> 143;
	144 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	142 -> 144;
	145 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	140 -> 145;
	146 [label="VAR_DECLARE_LIST"];
	55 -> 146;
	147 [label="VAR_DECLARE:  WIRE"];
	146 -> 147;
	148 [label="IDENTIFIERS: sub5"];
	147 -> 148;
	149 [label="BINARY_OPERATION: MIN"];
	147 -> 149;
	150 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	149 -> 150;
	151 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	149 -> 151;
	152 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	147 -> 152;
	153 [label="VAR_DECLARE_LIST"];
	55 -> 153;
	154 [label="VAR_DECLARE:  WIRE"];
	153 -> 154;
	155 [label="IDENTIFIERS: add6"];
	154 -> 155;
	156 [label="BINARY_OPERATION: MIN"];
	154 -> 156;
	157 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	156 -> 157;
	158 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	156 -> 158;
	159 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	154 -> 159;
	160 [label="VAR_DECLARE_LIST"];
	55 -> 160;
	161 [label="VAR_DECLARE:  WIRE"];
	160 -> 161;
	162 [label="IDENTIFIERS: re_z"];
	161 -> 162;
	163 [label="BINARY_OPERATION: MIN"];
	161 -> 163;
	164 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	163 -> 164;
	165 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	163 -> 165;
	166 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	161 -> 166;
	167 [label="VAR_DECLARE_LIST"];
	55 -> 167;
	168 [label="VAR_DECLARE:  WIRE"];
	167 -> 168;
	169 [label="IDENTIFIERS: im_z"];
	168 -> 169;
	170 [label="BINARY_OPERATION: MIN"];
	168 -> 170;
	171 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	170 -> 171;
	172 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	170 -> 172;
	173 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	168 -> 173;
	174 [label="VAR_DECLARE_LIST"];
	55 -> 174;
	175 [label="VAR_DECLARE:  REG"];
	174 -> 175;
	176 [label="IDENTIFIERS: re_y_reg1"];
	175 -> 176;
	177 [label="BINARY_OPERATION: MIN"];
	175 -> 177;
	178 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	177 -> 178;
	179 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	177 -> 179;
	180 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	175 -> 180;
	181 [label="VAR_DECLARE_LIST"];
	55 -> 181;
	182 [label="VAR_DECLARE:  REG"];
	181 -> 182;
	183 [label="IDENTIFIERS: re_y_reg2"];
	182 -> 183;
	184 [label="BINARY_OPERATION: MIN"];
	182 -> 184;
	185 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	184 -> 185;
	186 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	184 -> 186;
	187 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	182 -> 187;
	188 [label="VAR_DECLARE_LIST"];
	55 -> 188;
	189 [label="VAR_DECLARE:  REG"];
	188 -> 189;
	190 [label="IDENTIFIERS: re_y_reg3"];
	189 -> 190;
	191 [label="BINARY_OPERATION: MIN"];
	189 -> 191;
	192 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	191 -> 192;
	193 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	191 -> 193;
	194 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	189 -> 194;
	195 [label="VAR_DECLARE_LIST"];
	55 -> 195;
	196 [label="VAR_DECLARE:  REG"];
	195 -> 196;
	197 [label="IDENTIFIERS: re_y_reg4"];
	196 -> 197;
	198 [label="BINARY_OPERATION: MIN"];
	196 -> 198;
	199 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	198 -> 199;
	200 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	198 -> 200;
	201 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	196 -> 201;
	202 [label="VAR_DECLARE_LIST"];
	55 -> 202;
	203 [label="VAR_DECLARE:  REG"];
	202 -> 203;
	204 [label="IDENTIFIERS: re_y_reg5"];
	203 -> 204;
	205 [label="BINARY_OPERATION: MIN"];
	203 -> 205;
	206 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	205 -> 206;
	207 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	205 -> 207;
	208 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	203 -> 208;
	209 [label="VAR_DECLARE_LIST"];
	55 -> 209;
	210 [label="VAR_DECLARE:  REG"];
	209 -> 210;
	211 [label="IDENTIFIERS: re_y_reg6"];
	210 -> 211;
	212 [label="BINARY_OPERATION: MIN"];
	210 -> 212;
	213 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	212 -> 213;
	214 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	212 -> 214;
	215 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	210 -> 215;
	216 [label="VAR_DECLARE_LIST"];
	55 -> 216;
	217 [label="VAR_DECLARE:  REG"];
	216 -> 217;
	218 [label="IDENTIFIERS: im_y_reg1"];
	217 -> 218;
	219 [label="BINARY_OPERATION: MIN"];
	217 -> 219;
	220 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	219 -> 220;
	221 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	219 -> 221;
	222 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	217 -> 222;
	223 [label="VAR_DECLARE_LIST"];
	55 -> 223;
	224 [label="VAR_DECLARE:  REG"];
	223 -> 224;
	225 [label="IDENTIFIERS: im_y_reg2"];
	224 -> 225;
	226 [label="BINARY_OPERATION: MIN"];
	224 -> 226;
	227 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	226 -> 227;
	228 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	226 -> 228;
	229 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	224 -> 229;
	230 [label="VAR_DECLARE_LIST"];
	55 -> 230;
	231 [label="VAR_DECLARE:  REG"];
	230 -> 231;
	232 [label="IDENTIFIERS: im_y_reg3"];
	231 -> 232;
	233 [label="BINARY_OPERATION: MIN"];
	231 -> 233;
	234 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	233 -> 234;
	235 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	233 -> 235;
	236 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	231 -> 236;
	237 [label="VAR_DECLARE_LIST"];
	55 -> 237;
	238 [label="VAR_DECLARE:  REG"];
	237 -> 238;
	239 [label="IDENTIFIERS: im_y_reg4"];
	238 -> 239;
	240 [label="BINARY_OPERATION: MIN"];
	238 -> 240;
	241 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	240 -> 241;
	242 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	240 -> 242;
	243 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	238 -> 243;
	244 [label="VAR_DECLARE_LIST"];
	55 -> 244;
	245 [label="VAR_DECLARE:  REG"];
	244 -> 245;
	246 [label="IDENTIFIERS: im_y_reg5"];
	245 -> 246;
	247 [label="BINARY_OPERATION: MIN"];
	245 -> 247;
	248 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	247 -> 248;
	249 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	247 -> 249;
	250 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	245 -> 250;
	251 [label="VAR_DECLARE_LIST"];
	55 -> 251;
	252 [label="VAR_DECLARE:  REG"];
	251 -> 252;
	253 [label="IDENTIFIERS: im_y_reg6"];
	252 -> 253;
	254 [label="BINARY_OPERATION: MIN"];
	252 -> 254;
	255 [label="NUMBERS: 00000000000000000000000000100000 ()"];
	254 -> 255;
	256 [label="NUMBERS: 00000000000000000000000000000001 ()"];
	254 -> 256;
	257 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	252 -> 257;
	258 [label="VAR_DECLARE_LIST"];
	55 -> 258;
	259 [label="VAR_DECLARE:  WIRE"];
	258 -> 259;
	260 [label="IDENTIFIERS: x1_control"];
	259 -> 260;
	261 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	259 -> 261;
	262 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	259 -> 262;
	263 [label="MODULE_INSTANCE"];
	55 -> 263;
	264 [label="MODULE_INSTANCE"];
	263 -> 264;
	265 [label="IDENTIFIERS: fpu_mul"];
	264 -> 265;
	266 [label="MODULE_NAMED_INSTANCE"];
	264 -> 266;
	267 [label="IDENTIFIERS: x1_mul"];
	266 -> 267;
	268 [label="MODULE_CONNECT_LIST"];
	266 -> 268;
	269 [label="MODULE_CONNECT"];
	268 -> 269;
	270 [label="IDENTIFIERS: clk"];
	269 -> 270;
	271 [label="IDENTIFIERS: clock"];
	269 -> 271;
	272 [label="MODULE_CONNECT"];
	268 -> 272;
	273 [label="IDENTIFIERS: opa"];
	272 -> 273;
	274 [label="IDENTIFIERS: re_x"];
	272 -> 274;
	275 [label="MODULE_CONNECT"];
	268 -> 275;
	276 [label="IDENTIFIERS: opb"];
	275 -> 276;
	277 [label="IDENTIFIERS: re_w"];
	275 -> 277;
	278 [label="MODULE_CONNECT"];
	268 -> 278;
	279 [label="IDENTIFIERS: out"];
	278 -> 279;
	280 [label="IDENTIFIERS: x1"];
	278 -> 280;
	281 [label="MODULE_CONNECT"];
	268 -> 281;
	282 [label="IDENTIFIERS: control"];
	281 -> 282;
	283 [label="IDENTIFIERS: x1_control"];
	281 -> 283;
	284 [label="VAR_DECLARE_LIST"];
	55 -> 284;
	285 [label="VAR_DECLARE:  WIRE"];
	284 -> 285;
	286 [label="IDENTIFIERS: x2_control"];
	285 -> 286;
	287 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	285 -> 287;
	288 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	285 -> 288;
	289 [label="MODULE_INSTANCE"];
	55 -> 289;
	290 [label="MODULE_INSTANCE"];
	289 -> 290;
	291 [label="IDENTIFIERS: fpu_mul"];
	290 -> 291;
	292 [label="MODULE_NAMED_INSTANCE"];
	290 -> 292;
	293 [label="IDENTIFIERS: x2_mul"];
	292 -> 293;
	294 [label="MODULE_CONNECT_LIST"];
	292 -> 294;
	295 [label="MODULE_CONNECT"];
	294 -> 295;
	296 [label="IDENTIFIERS: clk"];
	295 -> 296;
	297 [label="IDENTIFIERS: clock"];
	295 -> 297;
	298 [label="MODULE_CONNECT"];
	294 -> 298;
	299 [label="IDENTIFIERS: opa"];
	298 -> 299;
	300 [label="IDENTIFIERS: im_x"];
	298 -> 300;
	301 [label="MODULE_CONNECT"];
	294 -> 301;
	302 [label="IDENTIFIERS: opb"];
	301 -> 302;
	303 [label="IDENTIFIERS: im_w"];
	301 -> 303;
	304 [label="MODULE_CONNECT"];
	294 -> 304;
	305 [label="IDENTIFIERS: out"];
	304 -> 305;
	306 [label="IDENTIFIERS: x2"];
	304 -> 306;
	307 [label="MODULE_CONNECT"];
	294 -> 307;
	308 [label="IDENTIFIERS: control"];
	307 -> 308;
	309 [label="IDENTIFIERS: x2_control"];
	307 -> 309;
	310 [label="VAR_DECLARE_LIST"];
	55 -> 310;
	311 [label="VAR_DECLARE:  WIRE"];
	310 -> 311;
	312 [label="IDENTIFIERS: x3_control"];
	311 -> 312;
	313 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	311 -> 313;
	314 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	311 -> 314;
	315 [label="MODULE_INSTANCE"];
	55 -> 315;
	316 [label="MODULE_INSTANCE"];
	315 -> 316;
	317 [label="IDENTIFIERS: fpu_mul"];
	316 -> 317;
	318 [label="MODULE_NAMED_INSTANCE"];
	316 -> 318;
	319 [label="IDENTIFIERS: x3_mul"];
	318 -> 319;
	320 [label="MODULE_CONNECT_LIST"];
	318 -> 320;
	321 [label="MODULE_CONNECT"];
	320 -> 321;
	322 [label="IDENTIFIERS: clk"];
	321 -> 322;
	323 [label="IDENTIFIERS: clock"];
	321 -> 323;
	324 [label="MODULE_CONNECT"];
	320 -> 324;
	325 [label="IDENTIFIERS: opa"];
	324 -> 325;
	326 [label="IDENTIFIERS: re_x"];
	324 -> 326;
	327 [label="MODULE_CONNECT"];
	320 -> 327;
	328 [label="IDENTIFIERS: opb"];
	327 -> 328;
	329 [label="IDENTIFIERS: im_w"];
	327 -> 329;
	330 [label="MODULE_CONNECT"];
	320 -> 330;
	331 [label="IDENTIFIERS: out"];
	330 -> 331;
	332 [label="IDENTIFIERS: x3"];
	330 -> 332;
	333 [label="MODULE_CONNECT"];
	320 -> 333;
	334 [label="IDENTIFIERS: control"];
	333 -> 334;
	335 [label="IDENTIFIERS: x3_control"];
	333 -> 335;
	336 [label="VAR_DECLARE_LIST"];
	55 -> 336;
	337 [label="VAR_DECLARE:  WIRE"];
	336 -> 337;
	338 [label="IDENTIFIERS: x4_control"];
	337 -> 338;
	339 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	337 -> 339;
	340 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	337 -> 340;
	341 [label="MODULE_INSTANCE"];
	55 -> 341;
	342 [label="MODULE_INSTANCE"];
	341 -> 342;
	343 [label="IDENTIFIERS: fpu_mul"];
	342 -> 343;
	344 [label="MODULE_NAMED_INSTANCE"];
	342 -> 344;
	345 [label="IDENTIFIERS: x4_mul"];
	344 -> 345;
	346 [label="MODULE_CONNECT_LIST"];
	344 -> 346;
	347 [label="MODULE_CONNECT"];
	346 -> 347;
	348 [label="IDENTIFIERS: clk"];
	347 -> 348;
	349 [label="IDENTIFIERS: clock"];
	347 -> 349;
	350 [label="MODULE_CONNECT"];
	346 -> 350;
	351 [label="IDENTIFIERS: opa"];
	350 -> 351;
	352 [label="IDENTIFIERS: im_x"];
	350 -> 352;
	353 [label="MODULE_CONNECT"];
	346 -> 353;
	354 [label="IDENTIFIERS: opb"];
	353 -> 354;
	355 [label="IDENTIFIERS: re_w"];
	353 -> 355;
	356 [label="MODULE_CONNECT"];
	346 -> 356;
	357 [label="IDENTIFIERS: out"];
	356 -> 357;
	358 [label="IDENTIFIERS: x4"];
	356 -> 358;
	359 [label="MODULE_CONNECT"];
	346 -> 359;
	360 [label="IDENTIFIERS: control"];
	359 -> 360;
	361 [label="IDENTIFIERS: x4_control"];
	359 -> 361;
	362 [label="VAR_DECLARE_LIST"];
	55 -> 362;
	363 [label="VAR_DECLARE:  WIRE"];
	362 -> 363;
	364 [label="IDENTIFIERS: sub5_control"];
	363 -> 364;
	365 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	363 -> 365;
	366 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	363 -> 366;
	367 [label="MODULE_INSTANCE"];
	55 -> 367;
	368 [label="MODULE_INSTANCE"];
	367 -> 368;
	369 [label="IDENTIFIERS: fpu_add"];
	368 -> 369;
	370 [label="MODULE_NAMED_INSTANCE"];
	368 -> 370;
	371 [label="IDENTIFIERS: sub5_add"];
	370 -> 371;
	372 [label="MODULE_CONNECT_LIST"];
	370 -> 372;
	373 [label="MODULE_CONNECT"];
	372 -> 373;
	374 [label="IDENTIFIERS: clk"];
	373 -> 374;
	375 [label="IDENTIFIERS: clock"];
	373 -> 375;
	376 [label="MODULE_CONNECT"];
	372 -> 376;
	377 [label="IDENTIFIERS: opa"];
	376 -> 377;
	378 [label="IDENTIFIERS: x1"];
	376 -> 378;
	379 [label="MODULE_CONNECT"];
	372 -> 379;
	380 [label="IDENTIFIERS: opb"];
	379 -> 380;
	381 [label="IDENTIFIERS: x2"];
	379 -> 381;
	382 [label="MODULE_CONNECT"];
	372 -> 382;
	383 [label="IDENTIFIERS: out"];
	382 -> 383;
	384 [label="IDENTIFIERS: sub5"];
	382 -> 384;
	385 [label="MODULE_CONNECT"];
	372 -> 385;
	386 [label="IDENTIFIERS: control"];
	385 -> 386;
	387 [label="IDENTIFIERS: sub5_control"];
	385 -> 387;
	388 [label="VAR_DECLARE_LIST"];
	55 -> 388;
	389 [label="VAR_DECLARE:  WIRE"];
	388 -> 389;
	390 [label="IDENTIFIERS: add6_control"];
	389 -> 390;
	391 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	389 -> 391;
	392 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	389 -> 392;
	393 [label="MODULE_INSTANCE"];
	55 -> 393;
	394 [label="MODULE_INSTANCE"];
	393 -> 394;
	395 [label="IDENTIFIERS: fpu_add"];
	394 -> 395;
	396 [label="MODULE_NAMED_INSTANCE"];
	394 -> 396;
	397 [label="IDENTIFIERS: add6_add"];
	396 -> 397;
	398 [label="MODULE_CONNECT_LIST"];
	396 -> 398;
	399 [label="MODULE_CONNECT"];
	398 -> 399;
	400 [label="IDENTIFIERS: clk"];
	399 -> 400;
	401 [label="IDENTIFIERS: clock"];
	399 -> 401;
	402 [label="MODULE_CONNECT"];
	398 -> 402;
	403 [label="IDENTIFIERS: opa"];
	402 -> 403;
	404 [label="IDENTIFIERS: x3"];
	402 -> 404;
	405 [label="MODULE_CONNECT"];
	398 -> 405;
	406 [label="IDENTIFIERS: opb"];
	405 -> 406;
	407 [label="IDENTIFIERS: x4"];
	405 -> 407;
	408 [label="MODULE_CONNECT"];
	398 -> 408;
	409 [label="IDENTIFIERS: out"];
	408 -> 409;
	410 [label="IDENTIFIERS: add6"];
	408 -> 410;
	411 [label="MODULE_CONNECT"];
	398 -> 411;
	412 [label="IDENTIFIERS: control"];
	411 -> 412;
	413 [label="IDENTIFIERS: add6_control"];
	411 -> 413;
	414 [label="VAR_DECLARE_LIST"];
	55 -> 414;
	415 [label="VAR_DECLARE:  WIRE"];
	414 -> 415;
	416 [label="IDENTIFIERS: re_z_control"];
	415 -> 416;
	417 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	415 -> 417;
	418 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	415 -> 418;
	419 [label="MODULE_INSTANCE"];
	55 -> 419;
	420 [label="MODULE_INSTANCE"];
	419 -> 420;
	421 [label="IDENTIFIERS: fpu_add"];
	420 -> 421;
	422 [label="MODULE_NAMED_INSTANCE"];
	420 -> 422;
	423 [label="IDENTIFIERS: re_z_add"];
	422 -> 423;
	424 [label="MODULE_CONNECT_LIST"];
	422 -> 424;
	425 [label="MODULE_CONNECT"];
	424 -> 425;
	426 [label="IDENTIFIERS: clk"];
	425 -> 426;
	427 [label="IDENTIFIERS: clock"];
	425 -> 427;
	428 [label="MODULE_CONNECT"];
	424 -> 428;
	429 [label="IDENTIFIERS: opa"];
	428 -> 429;
	430 [label="IDENTIFIERS: sub5"];
	428 -> 430;
	431 [label="MODULE_CONNECT"];
	424 -> 431;
	432 [label="IDENTIFIERS: opb"];
	431 -> 432;
	433 [label="IDENTIFIERS: re_y_reg6"];
	431 -> 433;
	434 [label="MODULE_CONNECT"];
	424 -> 434;
	435 [label="IDENTIFIERS: out"];
	434 -> 435;
	436 [label="IDENTIFIERS: re_z"];
	434 -> 436;
	437 [label="MODULE_CONNECT"];
	424 -> 437;
	438 [label="IDENTIFIERS: control"];
	437 -> 438;
	439 [label="IDENTIFIERS: re_z_control"];
	437 -> 439;
	440 [label="VAR_DECLARE_LIST"];
	55 -> 440;
	441 [label="VAR_DECLARE:  WIRE"];
	440 -> 441;
	442 [label="IDENTIFIERS: im_z_control"];
	441 -> 442;
	443 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	441 -> 443;
	444 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	441 -> 444;
	445 [label="MODULE_INSTANCE"];
	55 -> 445;
	446 [label="MODULE_INSTANCE"];
	445 -> 446;
	447 [label="IDENTIFIERS: fpu_add"];
	446 -> 447;
	448 [label="MODULE_NAMED_INSTANCE"];
	446 -> 448;
	449 [label="IDENTIFIERS: im_z_add"];
	448 -> 449;
	450 [label="MODULE_CONNECT_LIST"];
	448 -> 450;
	451 [label="MODULE_CONNECT"];
	450 -> 451;
	452 [label="IDENTIFIERS: clk"];
	451 -> 452;
	453 [label="IDENTIFIERS: clock"];
	451 -> 453;
	454 [label="MODULE_CONNECT"];
	450 -> 454;
	455 [label="IDENTIFIERS: opa"];
	454 -> 455;
	456 [label="IDENTIFIERS: add6"];
	454 -> 456;
	457 [label="MODULE_CONNECT"];
	450 -> 457;
	458 [label="IDENTIFIERS: opb"];
	457 -> 458;
	459 [label="IDENTIFIERS: im_y_reg6"];
	457 -> 459;
	460 [label="MODULE_CONNECT"];
	450 -> 460;
	461 [label="IDENTIFIERS: out"];
	460 -> 461;
	462 [label="IDENTIFIERS: im_z"];
	460 -> 462;
	463 [label="MODULE_CONNECT"];
	450 -> 463;
	464 [label="IDENTIFIERS: control"];
	463 -> 464;
	465 [label="IDENTIFIERS: im_z_control"];
	463 -> 465;
	466 [label="ALWAYS"];
	55 -> 466;
	467 [label="DELAY_CONTROL"];
	466 -> 467;
	468 [label="POSEDGE"];
	467 -> 468;
	469 [label="IDENTIFIERS: clock"];
	468 -> 469;
	470 [label="BLOCK"];
	466 -> 470;
	471 [label="NON_BLOCKING_STATEMENT"];
	470 -> 471;
	472 [label="IDENTIFIERS: re_y_reg1"];
	471 -> 472;
	473 [label="IDENTIFIERS: re_y"];
	471 -> 473;
	474 [label="NON_BLOCKING_STATEMENT"];
	470 -> 474;
	475 [label="IDENTIFIERS: re_y_reg2"];
	474 -> 475;
	476 [label="IDENTIFIERS: re_y_reg1"];
	474 -> 476;
	477 [label="NON_BLOCKING_STATEMENT"];
	470 -> 477;
	478 [label="IDENTIFIERS: re_y_reg3"];
	477 -> 478;
	479 [label="IDENTIFIERS: re_y_reg2"];
	477 -> 479;
	480 [label="NON_BLOCKING_STATEMENT"];
	470 -> 480;
	481 [label="IDENTIFIERS: re_y_reg4"];
	480 -> 481;
	482 [label="IDENTIFIERS: re_y_reg3"];
	480 -> 482;
	483 [label="NON_BLOCKING_STATEMENT"];
	470 -> 483;
	484 [label="IDENTIFIERS: re_y_reg5"];
	483 -> 484;
	485 [label="IDENTIFIERS: re_y_reg4"];
	483 -> 485;
	486 [label="NON_BLOCKING_STATEMENT"];
	470 -> 486;
	487 [label="IDENTIFIERS: re_y_reg6"];
	486 -> 487;
	488 [label="IDENTIFIERS: re_y_reg5"];
	486 -> 488;
	489 [label="NON_BLOCKING_STATEMENT"];
	470 -> 489;
	490 [label="IDENTIFIERS: im_y_reg1"];
	489 -> 490;
	491 [label="IDENTIFIERS: im_y"];
	489 -> 491;
	492 [label="NON_BLOCKING_STATEMENT"];
	470 -> 492;
	493 [label="IDENTIFIERS: im_y_reg2"];
	492 -> 493;
	494 [label="IDENTIFIERS: im_y_reg1"];
	492 -> 494;
	495 [label="NON_BLOCKING_STATEMENT"];
	470 -> 495;
	496 [label="IDENTIFIERS: im_y_reg3"];
	495 -> 496;
	497 [label="IDENTIFIERS: im_y_reg2"];
	495 -> 497;
	498 [label="NON_BLOCKING_STATEMENT"];
	470 -> 498;
	499 [label="IDENTIFIERS: im_y_reg4"];
	498 -> 499;
	500 [label="IDENTIFIERS: im_y_reg3"];
	498 -> 500;
	501 [label="NON_BLOCKING_STATEMENT"];
	470 -> 501;
	502 [label="IDENTIFIERS: im_y_reg5"];
	501 -> 502;
	503 [label="IDENTIFIERS: im_y_reg4"];
	501 -> 503;
	504 [label="NON_BLOCKING_STATEMENT"];
	470 -> 504;
	505 [label="IDENTIFIERS: im_y_reg6"];
	504 -> 505;
	506 [label="IDENTIFIERS: im_y_reg5"];
	504 -> 506;
}
