

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 22:23:49 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.216|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  221|  221|  221|  221|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |  220|  220|        22|          -|          -|    10|    no    |
        | + L2     |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   113|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    45|    -|
|Register         |        -|      -|     35|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     35|   158|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln5_1_fu_139_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln5_2_fu_161_p2  |     +    |      0|  0|  15|           8|           8|
    |i_fu_109_p2          |     +    |      0|  0|  13|           4|           1|
    |j_fu_151_p2          |     +    |      0|  0|  13|           4|           1|
    |out_r_d0             |     +    |      0|  0|  39|          32|          32|
    |icmp_ln3_fu_103_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln4_fu_145_p2   |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 113|          64|          58|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i_0_reg_81  |   9|          2|    4|          8|
    |j_0_reg_92  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    9|         21|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln5_1_reg_187   |  7|   0|    8|          1|
    |ap_CS_fsm           |  4|   0|    4|          0|
    |i_0_reg_81          |  4|   0|    4|          0|
    |i_reg_182           |  4|   0|    4|          0|
    |j_0_reg_92          |  4|   0|    4|          0|
    |j_reg_195           |  4|   0|    4|          0|
    |zext_ln5_3_reg_200  |  8|   0|   64|         56|
    +--------------------+---+----+-----+-----------+
    |Total               | 35|   0|   92|         57|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      foo     | return value |
|in1_address0    | out |    7|  ap_memory |      in1     |     array    |
|in1_ce0         | out |    1|  ap_memory |      in1     |     array    |
|in1_q0          |  in |   32|  ap_memory |      in1     |     array    |
|in2_address0    | out |    7|  ap_memory |      in2     |     array    |
|in2_ce0         | out |    1|  ap_memory |      in2     |     array    |
|in2_q0          |  in |   32|  ap_memory |      in2     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

