vhdtdtfi -lib work {/media/aditikh22/HP USB20FD/CS220/Lab1_2/full_adder_schematic/myxor.v} -lang verilog -prj full_adder_schematic -o myxor.spl -module myxor -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e myxor.spl {/media/aditikh22/HP USB20FD/CS220/Lab1_2/full_adder_schematic/myxor.sym} 
