#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jun 13 22:57:15 2023
# Process ID: 49753
# Current directory: /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/vivado.jou
# Running On: ryzen7, OS: Linux, CPU Frequency: 3196.976 MHz, CPU Physical cores: 16, Host memory: 33602 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2662.930 ; gain = 0.023 ; free physical = 3830 ; free virtual = 13351
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.srcs/utils_1/imports/synth_1/NV_nvdla_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.srcs/utils_1/imports/synth_1/NV_nvdla_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50961
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2831]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2899]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v:58]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cmac/NV_NVDLA_cmac.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_NVDLA_partition_a.v:37]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_NVDLA_partition_c.v:48]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_NVDLA_partition_m.v:18]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_NVDLA_partition_p.v:28]
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DESIGNWARE_NOEXIST' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_nvdla.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3111.516 ; gain = 256.602 ; free physical = 1499 ; free virtual = 11682
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_NV_nvdla_wrapper_0_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_NV_nvdla_wrapper_0_0/synth/design_1_NV_nvdla_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla_wrapper' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/RTL/NV_nvdla_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_apb2csb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_apb2csb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_nvdla.v:49]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_partition_o' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/top/NV_NVDLA_partition_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_core_reset' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SRC0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SRC0' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR2D1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'OR2D1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2D4' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2D4' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC2DO_C_PP' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC2DO_C_PP' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_core_reset' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_reset' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_reset' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2HDD2' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2HDD2' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d_s' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d_s_ppp' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_S_PPP' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_S_PPP' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d_s_ppp' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d_s' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cfgrom' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CFGROM_rom' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CFGROM_rom' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_cfgrom' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_csb_master' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_write_clock' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_write_clock' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_CLK_gate_power' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_CLK_gate_power' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_read_clock' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_read_clock' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:911]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6157] synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_C_PPP' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_C_PPP' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:645]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_csb_master' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_dram' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_dram.v:19]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_csb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_CSB_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_CSB_reg' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_csb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_read' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_ig' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_ig.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_bpt' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_BPT_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v:460]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_BPT_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v:460]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_BPT_pipe_p2' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v:858]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_BPT_pipe_p2' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v:858]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_bpt' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_spt' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_SPT_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v:595]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_SPT_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v:595]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_spt' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_cvt' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_CVT_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v:515]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_CVT_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v:515]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_cvt' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_ARB_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v:478]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_ARB_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v:478]
INFO: [Synth 8-6157] synthesizing module 'read_ig_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'read_ig_arb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_IG_arb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v:20]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_ig' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_ig.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_eg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:1554]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:1554]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_lat_fifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:1969]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_lat_fifo_flopram_rwsa_4xNVDLA_PRIMARY_MEMIF_WIDTH' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:2537]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:2689]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_lat_fifo_flopram_rwsa_4xNVDLA_PRIMARY_MEMIF_WIDTH' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:2537]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_lat_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:1969]
INFO: [Synth 8-6157] synthesizing module 'read_eg_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:1941]
INFO: [Synth 8-6155] done synthesizing module 'read_eg_arb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:1941]
WARNING: [Synth 8-7071] port 'gnt7' of module 'read_eg_arb' is unconnected for instance 'u_read_eg_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:714]
WARNING: [Synth 8-7071] port 'gnt8' of module 'read_eg_arb' is unconnected for instance 'u_read_eg_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:714]
WARNING: [Synth 8-7071] port 'gnt9' of module 'read_eg_arb' is unconnected for instance 'u_read_eg_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:714]
WARNING: [Synth 8-7023] instance 'u_read_eg_arb' of module 'read_eg_arb' has 32 connections declared, but only 29 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:714]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_ro_fifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:2776]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_ro_fifo_flopram_rwsa_4x257' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:3397]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_ro_fifo_flopram_rwsa_4x257' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:3397]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:3025]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_ro_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:2776]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_pipe_p2' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:1756]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_EG_pipe_p2' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:1756]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_eg' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v:12]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rws_256x7' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rws_256x7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rws_256x7' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rws_256x7.v:9]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwst_256x8' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rwst_256x8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwst_256x8' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rwst_256x8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_READ_cq' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v:12]
WARNING: [Synth 8-7071] port 'cq_rd7_pvld' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
WARNING: [Synth 8-7071] port 'cq_rd7_pd' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
WARNING: [Synth 8-7071] port 'cq_rd8_pvld' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
WARNING: [Synth 8-7071] port 'cq_rd8_pd' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
WARNING: [Synth 8-7071] port 'cq_rd9_pvld' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
WARNING: [Synth 8-7071] port 'cq_rd9_pd' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
WARNING: [Synth 8-7023] instance 'u_cq' of module 'NV_NVDLA_NOCIF_DRAM_READ_cq' has 37 connections declared, but only 31 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:468]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_read' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_write' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:19]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_ig' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_ig.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:361]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:361]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_pipe_p2' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_pipe_p2' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_pipe_p3' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:485]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_pipe_p3' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:485]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_dfifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:546]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_dfifo_flopram_rwsa_1x64' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:1190]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:1318]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_dfifo_flopram_rwsa_1x64' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:1190]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:794]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_BPT_dfifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:546]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_ARB_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:1074]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_ARB_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:1074]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_ARB_dfifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:581]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_ARB_dfifo_flopram_rwsa_4x66' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:928]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:1063]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_ARB_dfifo_flopram_rwsa_4x66' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:928]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_ARB_dfifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:581]
INFO: [Synth 8-6157] synthesizing module 'write_ig_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'write_ig_arb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
WARNING: [Synth 8-7071] port 'gnt3' of module 'write_ig_arb' is unconnected for instance 'u_write_ig_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:432]
WARNING: [Synth 8-7071] port 'gnt4' of module 'write_ig_arb' is unconnected for instance 'u_write_ig_arb' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:432]
WARNING: [Synth 8-7023] instance 'u_write_ig_arb' of module 'write_ig_arb' has 18 connections declared, but only 16 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:432]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_SPT_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:177]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_SPT_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:177]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_SPT_dfifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:344]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_SPT_dfifo_flopram_rwsa_5x66' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:628]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_SPT_dfifo_flopram_rwsa_5x66' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:628]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_SPT_dfifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:344]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:658]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:658]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p2' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:817]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p2' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:817]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p3' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:976]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p3' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:976]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p4' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:1181]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_CVT_pipe_p4' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:1181]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:20]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_ig' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_ig.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_eg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_eg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_eg' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_eg.v:20]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rws_256x3' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rws_256x3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rws_256x3' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rws_256x3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v:11]
WARNING: [Synth 8-7071] port 'cq_rd3_pvld' of module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:250]
WARNING: [Synth 8-7071] port 'cq_rd3_pd' of module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:250]
WARNING: [Synth 8-7071] port 'cq_rd4_pvld' of module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:250]
WARNING: [Synth 8-7071] port 'cq_rd4_pd' of module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' is unconnected for instance 'u_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:250]
WARNING: [Synth 8-7023] instance 'u_cq' of module 'NV_NVDLA_NOCIF_DRAM_WRITE_cq' has 22 connections declared, but only 18 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:250]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_DRAM_write' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v:19]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_NOCIF_dram' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_dram.v:19]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cdp' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_rdma' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_slcg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_slcg' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ig' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:19]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdreq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdreq' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ig' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:19]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:12]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_32x7' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:357]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:559]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq_flopram_rwsa_32x7' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:357]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_cq' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v:12]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_eg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:19]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdrsp' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdrsp' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:1078]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwsp_61x65' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rwsp_61x65.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_61x65' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rwsp_61x65.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_lat_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:1078]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:1687]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo_flopram_rwsa_8x8' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:2013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_ro_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:1687]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_eg' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_single' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_REG_dual' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_RDMA_reg' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_rdma' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_DP_nan' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo_flopram_rwsa_8x8' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1903]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDP_WDMA_dat_fifo' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:1337]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2764]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:2970]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v:495]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:1073]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:1459]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1899]
INFO: [Synth 8-155] case statement is not full and has no default [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:520]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:316]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:331]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_data_mode' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_data_size' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_data_use' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_disable' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_erdma_ram_type' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_base_addr_high' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_base_addr_low' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_batch_stride' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_line_stride' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7071] port 'reg2dp_ew_surface_stride' of module 'NV_NVDLA_SDP_RDMA_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_RDMA_reg' has 62 connections declared, but only 52 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:412]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_algo' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_offset' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_cvt_truncate' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_operand' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_alu_src' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_lut_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_bypass' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_offset' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_cvt_truncate' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_operand' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_prelu' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_mul_src' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_ew_truncate' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_hybrid_priority' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_access_type' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_addr' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_data' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_data_wr' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_int_table_id' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_end' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_function' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_index_offset' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_index_select' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_oflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_oflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_uflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_slope_uflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_le_start' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_end' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_index_select' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_oflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_oflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_uflow_scale' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_slope_uflow_shift' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_lo_start' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_oflow_priority' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_slcg_en' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7071] port 'reg2dp_lut_uflow_priority' of module 'NV_NVDLA_SDP_reg' is unconnected for instance 'u_reg' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_reg' has 117 connections declared, but only 73 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-689] width (64) of port connection 'nvdla_core2dbb_aw_awaddr' does not match port width (32) of module 'NV_nvdla' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/RTL/NV_nvdla_wrapper.v:184]
WARNING: [Synth 8-689] width (64) of port connection 'nvdla_core2dbb_ar_araddr' does not match port width (32) of module 'NV_nvdla' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/RTL/NV_nvdla_wrapper.v:197]
WARNING: [Synth 8-7071] port 'm_axi_wuser' of module 'design_1_NV_nvdla_wrapper_0_0' is unconnected for instance 'NV_nvdla_wrapper_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7023] instance 'NV_nvdla_wrapper_0' of module 'design_1_NV_nvdla_wrapper_0_0' has 55 connections declared, but only 54 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:157]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_apb_bridge_0_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at '/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7175' bound to instance 'U0' of component 'axi_apb_bridge' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6346]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/c0b5/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_apb_bridge_0_0' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:90]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'SI_REG' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'MI_REG' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:990]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:990]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:990]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 57 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:990]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (0#1) [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:853]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:853]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:853]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:853]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:853]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:4675]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:4676]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:4688]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:4689]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:3865]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/synth/design_1.v:386]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:334]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:398]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:470]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1012]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1023]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v:1035]
WARNING: [Synth 8-6014] Unused sequential element beat_align_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v:778]
WARNING: [Synth 8-6014] Unused sequential element mon_cmd_fifo_rd_pos_w_reg_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:797]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_w_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:833]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_c_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:897]
WARNING: [Synth 8-6014] Unused sequential element mon_dma_req_addr_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:972]
WARNING: [Synth 8-6014] Unused sequential element is_beat_num_odd_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v:694]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_0_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:351]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_1_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:353]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_2_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:355]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_3_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:357]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_4_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:359]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_5_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:361]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_6_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:363]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_7_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:365]
WARNING: [Synth 8-6014] Unused sequential element mon_int8_sq_8_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:367]
WARNING: [Synth 8-6014] Unused sequential element mon_dec_offset_msb_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:205]
WARNING: [Synth 8-6014] Unused sequential element mon_dec_Xindex_msb_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:389]
WARNING: [Synth 8-6014] Unused sequential element mon_Y_dec_offset_msb_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v:654]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:796]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:807]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:819]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_lut_le_function_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:900]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_mul_bypass_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:963]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1026]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_normalz_len_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1089]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_sqsum_bypass_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_cdp.v:1152]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_width_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:407]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:505]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:603]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:698]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1279]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1290]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v:1302]
WARNING: [Synth 8-6014] Unused sequential element pdp2cvif_rd_cdt_lat_fifo_pop_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v:236]
WARNING: [Synth 8-6014] Unused sequential element count_wg_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:341]
WARNING: [Synth 8-6014] Unused sequential element count_w_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:393]
WARNING: [Synth 8-6014] Unused sequential element count_surf_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:410]
WARNING: [Synth 8-6014] Unused sequential element count_h_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v:436]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_line_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:247]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_surf_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:311]
WARNING: [Synth 8-6014] Unused sequential element mon_base_addr_split_c_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v:373]
WARNING: [Synth 8-6014] Unused sequential element cmd_fifo_rd_size_use_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v:916]
WARNING: [Synth 8-3936] Found unconnected internal register 'unit1d_actv_out_f_reg' and it is trimmed from '15' to '14' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v:1900]
WARNING: [Synth 8-6014] Unused sequential element mon_op_en_dly_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1152]
WARNING: [Synth 8-6014] Unused sequential element mon_layer_end_flg_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1163]
WARNING: [Synth 8-6014] Unused sequential element mon_gap_between_layers_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1175]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_channel_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1202]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_height_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1265]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_in_width_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1328]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_channel_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1391]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_height_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1454]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_cube_out_width_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1517]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_first_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1580]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_last_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1643]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_in_mid_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1706]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_first_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1769]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_last_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1832]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_partial_width_out_mid_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1895]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_flying_mode_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:1958]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_height_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2084]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_width_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2147]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_height_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2210]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_kernel_stride_width_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2273]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_nan_to_zero_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2336]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_bottom_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2399]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_left_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2462]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_right_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2525]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pad_top_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2588]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_pooling_method_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2651]
WARNING: [Synth 8-6014] Unused sequential element mon_reg2dp_split_num_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_pdp.v:2714]
WARNING: [Synth 8-6014] Unused sequential element layer_st_d1_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:743]
WARNING: [Synth 8-6014] Unused sequential element nan_pass_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:830]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_rd_ptr_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1265]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_wr_ptr_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1267]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b0_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1268]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b1_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1268]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1450]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_vld_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1373]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_inc_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2206]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_dec_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2213]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_clr_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2220]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_cen_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2227]
WARNING: [Synth 8-6014] Unused sequential element ltc_1_cnt_cur_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2253]
WARNING: [Synth 8-6014] Unused sequential element mon_req_height_cnt_d1_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:988]
WARNING: [Synth 8-6014] Unused sequential element mon_req_ch_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1268]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1650]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1651]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1651]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1662]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1663]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1663]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1674]
WARNING: [Synth 8-6014] Unused sequential element ch2_p1_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1675]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p1_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1675]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_wr_addr_cnt_reg was removed.  [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:834]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e does not have driver. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:364]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e does not have driver. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:1384]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e does not have driver. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:1385]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e does not have driver. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:1386]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e does not have driver. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_0.v:1387]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_0_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3865.750 ; gain = 1010.836 ; free physical = 966 ; free virtual = 11273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3880.594 ; gain = 1025.680 ; free physical = 973 ; free virtual = 11268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3880.594 ; gain = 1025.680 ; free physical = 973 ; free virtual = 11268
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3897.500 ; gain = 0.000 ; free physical = 702 ; free virtual = 10989
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4401.711 ; gain = 21.812 ; free physical = 386 ; free virtual = 10567
Finished Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4401.711 ; gain = 0.000 ; free physical = 390 ; free virtual = 10572
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4401.711 ; gain = 0.000 ; free physical = 390 ; free virtual = 10575
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:34 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 1229 ; free virtual = 11415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 1227 ; free virtual = 11413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0/U0. (constraint file  /home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/NV_nvdla_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_apb_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 1226 ; free virtual = 11412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 1371 ; free virtual = 10335
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
NV_NVDLA_partition_p__GC0NV_NVDLA_partition_c__GCB0NV_NVDLA_CDP_dp__GB2NV_NVDLA_CDP_dp__GB0NV_NVDLA_CDP_DP_intpNV_NVDLA_NOCIF_DRAM_read__GB0NV_NVDLA_apb2csb---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:49 ; elapsed = 00:01:49 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 1843 ; free virtual = 9912
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:118]
INFO: [Synth 8-802] inferred FSM for state register 'stat_cur_reg' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_normalz_buf_data_reg' and it is trimmed from '96' to '81' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:140]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_wt'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_dc'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CSC_sg'
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4305]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d2_reg' and it is trimmed from '64' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4353]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4305]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d2_reg' and it is trimmed from '64' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4333]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d1_reg' and it is trimmed from '64' to '32' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4306]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l2_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4305]
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'apb_mif'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-6904] The RAM "nv_ram_rws_256x7:/M_reg" of size (depth=256 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwst_256x8:/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_256x3:/M_reg" of size (depth=256 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_61x65:/M_reg" of size (depth=61 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_80x9:/M_reg" of size (depth=80 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_80x15:/M_reg" of size (depth=80 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_60x21:/M_reg" of size (depth=60 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                NORMAL_C |                              011 |                              001
                CUBE_END |                              001 |                              100
                 FIRST_C |                              100 |                              010
                SECOND_C |                              010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_cur_reg' using encoding 'sequential' in module 'NV_NVDLA_CDP_DP_bufferin_tp1'
INFO: [Synth 8-6904] The RAM "nv_ram_rwsthp_19x4:/M_reg" of size (depth=19 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_128x18:/M_reg" of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_8x65:/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_128x6:/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WT_STATE_IDLE |                               00 |                               00
           WT_STATE_PEND |                               01 |                               01
           WT_STATE_BUSY |                               10 |                               10
           WT_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_wt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_128x11:/M_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_16x64:/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-6904] The RAM "nv_ram_rws_16x272:/M_reg" of size (depth=16 x width=272) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rws_16x256:/M_reg" of size (depth=16 x width=256) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_80x14:/M_reg" of size (depth=80 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_80x65:/M_reg" of size (depth=80 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nv_ram_rwsp_160x16:/M_reg" of size (depth=160 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_26_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 822 ; free virtual = 6520
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_cq/nvdla_core_clk_rd_mgate_skid' (NV_CLK_gate_power) to 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_cq/nvdla_core_clk_mgate'
INFO: [Synth 8-223] decloning instance 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid' (NV_CLK_gate_power) to 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate'
INFO: [Synth 8-223] decloning instance 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_csc_dla_clk_ovr_on_sync' (NV_NVDLA_sync3d) to 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_cdma_dla_clk_ovr_on_sync'
INFO: [Synth 8-223] decloning instance 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_global_csc_clk_ovr_on_sync' (NV_NVDLA_sync3d_s) to 'design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_global_cdma_clk_ovr_on_sync'
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   89 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 11    
	   4 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   61 Bit       Adders := 6     
	   2 Input   58 Bit       Adders := 3     
	   2 Input   48 Bit       Adders := 1     
	   3 Input   40 Bit       Adders := 1     
	   2 Input   39 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 8     
	   9 Input   33 Bit       Adders := 5     
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 34    
	   3 Input   32 Bit       Adders := 1     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 10    
	   3 Input   26 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   8 Input   19 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 9     
	   3 Input   18 Bit       Adders := 9     
	   2 Input   17 Bit       Adders := 11    
	   3 Input   17 Bit       Adders := 4     
	   4 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 17    
	   3 Input   16 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 2     
	   5 Input   16 Bit       Adders := 2     
	   4 Input   15 Bit       Adders := 7     
	   2 Input   15 Bit       Adders := 8     
	   3 Input   15 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 49    
	   4 Input   14 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 11    
	   5 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 37    
	   3 Input   13 Bit       Adders := 6     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 12    
	   3 Input   11 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 31    
	   4 Input   11 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 12    
	   4 Input    9 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 64    
	   3 Input    9 Bit       Adders := 16    
	   4 Input    8 Bit       Adders := 13    
	   3 Input    8 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 96    
	   2 Input    7 Bit       Adders := 50    
	   3 Input    7 Bit       Adders := 3     
	   4 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 82    
	   3 Input    6 Bit       Adders := 6     
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 54    
	   3 Input    5 Bit       Adders := 5     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 138   
	   3 Input    4 Bit       Adders := 9     
	   4 Input    4 Bit       Adders := 2     
	   7 Input    4 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 336   
	   3 Input    3 Bit       Adders := 12    
	   4 Input    3 Bit       Adders := 4     
	   5 Input    3 Bit       Adders := 4     
	   6 Input    3 Bit       Adders := 1     
	   8 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 132   
	   3 Input    2 Bit       Adders := 1     
	   5 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 23    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 224   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	             2178 Bit    Registers := 10    
	              272 Bit    Registers := 2     
	              258 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              188 Bit    Registers := 2     
	              178 Bit    Registers := 1     
	              165 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 6     
	              103 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               85 Bit    Registers := 4     
	               81 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 12    
	               65 Bit    Registers := 74    
	               64 Bit    Registers := 309   
	               63 Bit    Registers := 12    
	               61 Bit    Registers := 7     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               50 Bit    Registers := 27    
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 47    
	               46 Bit    Registers := 3     
	               45 Bit    Registers := 8     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 17    
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 7     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 8     
	               34 Bit    Registers := 91    
	               33 Bit    Registers := 98    
	               32 Bit    Registers := 284   
	               31 Bit    Registers := 17    
	               29 Bit    Registers := 15    
	               28 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 7     
	               23 Bit    Registers := 9     
	               22 Bit    Registers := 7     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 56    
	               18 Bit    Registers := 68    
	               17 Bit    Registers := 64    
	               16 Bit    Registers := 439   
	               15 Bit    Registers := 131   
	               14 Bit    Registers := 95    
	               13 Bit    Registers := 120   
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 214   
	               10 Bit    Registers := 44    
	                9 Bit    Registers := 185   
	                8 Bit    Registers := 956   
	                7 Bit    Registers := 140   
	                6 Bit    Registers := 93    
	                5 Bit    Registers := 127   
	                4 Bit    Registers := 193   
	                3 Bit    Registers := 331   
	                2 Bit    Registers := 253   
	                1 Bit    Registers := 3102  
+---Multipliers : 
	              17x40  Multipliers := 1     
	              16x33  Multipliers := 3     
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 64    
	              10K Bit	(160 X 65 bit)          RAMs := 2     
	               5K Bit	(80 X 65 bit)          RAMs := 1     
	               4K Bit	(16 X 272 bit)          RAMs := 1     
	               4K Bit	(16 X 256 bit)          RAMs := 1     
	               3K Bit	(61 X 65 bit)          RAMs := 2     
	               2K Bit	(256 X 8 bit)          RAMs := 2     
	               2K Bit	(128 X 18 bit)          RAMs := 8     
	               2K Bit	(160 X 16 bit)          RAMs := 2     
	               1K Bit	(256 X 7 bit)          RAMs := 1     
	               1K Bit	(80 X 15 bit)          RAMs := 1     
	               1K Bit	(60 X 21 bit)          RAMs := 1     
	               1K Bit	(128 X 11 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 16    
	               1K Bit	(80 X 14 bit)          RAMs := 1     
	              768 Bit	(256 X 3 bit)          RAMs := 1     
	              768 Bit	(128 X 6 bit)          RAMs := 2     
	              720 Bit	(80 X 9 bit)          RAMs := 1     
	              520 Bit	(8 X 65 bit)          RAMs := 1     
	               76 Bit	(19 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 6     
	   2 Input  258 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 13    
	   3 Input  128 Bit        Muxes := 4     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  103 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 4     
	   2 Input   81 Bit        Muxes := 7     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   65 Bit        Muxes := 27    
	   4 Input   65 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 16    
	   2 Input   64 Bit        Muxes := 116   
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 7     
	   2 Input   58 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 2     
	   2 Input   50 Bit        Muxes := 3     
	   4 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 7     
	   2 Input   47 Bit        Muxes := 24    
	   2 Input   45 Bit        Muxes := 3     
	   4 Input   45 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 8     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 12    
	   2 Input   39 Bit        Muxes := 8     
	   2 Input   38 Bit        Muxes := 7     
	   2 Input   34 Bit        Muxes := 39    
	   3 Input   34 Bit        Muxes := 10    
	   2 Input   33 Bit        Muxes := 39    
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 242   
	   8 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 17    
	  16 Input   32 Bit        Muxes := 2     
	  19 Input   32 Bit        Muxes := 2     
	  39 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	  25 Input   32 Bit        Muxes := 2     
	  50 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 11    
	   2 Input   28 Bit        Muxes := 4     
	 105 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 5     
	   2 Input   22 Bit        Muxes := 8     
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 7     
	   2 Input   18 Bit        Muxes := 19    
	   2 Input   17 Bit        Muxes := 42    
	   3 Input   17 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 127   
	   3 Input   16 Bit        Muxes := 9     
	   2 Input   15 Bit        Muxes := 75    
	   4 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 92    
	   4 Input   14 Bit        Muxes := 9     
	   5 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 99    
	   2 Input   12 Bit        Muxes := 18    
	   2 Input   11 Bit        Muxes := 88    
	   4 Input   11 Bit        Muxes := 8     
	   5 Input   11 Bit        Muxes := 2     
	  11 Input   10 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 47    
	   4 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 59    
	   5 Input    9 Bit        Muxes := 90    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 210   
	   6 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 100   
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 70    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 96    
	   6 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 171   
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 401   
	   8 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 22    
	   6 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 311   
	   4 Input    2 Bit        Muxes := 15    
	   3 Input    2 Bit        Muxes := 22    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2639  
	  10 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 43    
	   7 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 31    
	  22 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 63    
	   4 Input    1 Bit        Muxes := 23    
	   8 Input    1 Bit        Muxes := 76    
	  12 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP int_mul0, operation Mode is: A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: Generating DSP int_mul0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
DSP Report: operator int_mul0 is absorbed into DSP int_mul0.
INFO: [Synth 8-6904] The RAM "design_1_i/NV_nvdla_wrapper_0/\inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp /u_intpinfo_sync_fifo/ram/M_reg" of size (depth=19 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-6904] The RAM "design_1_i/NV_nvdla_wrapper_0/\inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp /u_intpinfo_sync_fifo/ram/M_reg" of size (depth=19 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[47]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[46]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[45]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[44]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[43]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[42]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[41]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[40]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[39]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[38]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[37]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[36]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[35]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[34]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[33]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[32]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[31]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[30]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[29]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[28]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[27]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[26]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[25]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[24]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[23]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[22]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[21]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[20]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[19]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[18]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[17]) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[42]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[41]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (u_interp_X0/int_mul_reg[40]__0) is unused and will be removed from module NV_NVDLA_CDP_DP_intp.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-4471] merging register 'rd_adr_dly_reg[7:0]' into 'ram/ra_d_reg[7:0]' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v:2559]
INFO: [Synth 8-6904] The RAM "u_cq/adr_ram/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cq/ram/M_reg" of size (depth=256 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_cq/adr_ram/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_cq/ram/M_reg" of size (depth=256 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp6/\p2_skid_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp5/\p2_skid_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp4/\p2_skid_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp3/\p2_skid_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp2/\p2_skid_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp1/\p2_skid_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp0/\p2_skid_data_reg[64] )
INFO: [Synth 8-3886] merging instance 'u_cq/cq_rd9_prdy_d_reg' (FDP) to 'u_cq/cq_rd7_prdy_d_reg'
INFO: [Synth 8-3886] merging instance 'u_cq/cq_rd7_prdy_d_reg' (FDP) to 'u_cq/cq_rd8_prdy_d_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_cq/cq_rd8_prdy_d_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp6/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp5/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp4/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp3/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp2/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp1/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_eg/pipe_pp0/\p2_pipe_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_6/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_5/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_4/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_3/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_2/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_1/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_0/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cvt/\pipe_p1/p1_skid_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_spt/is_2nd_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_6/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_5/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_4/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_3/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_2/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_1/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_arb/\pipe_p1_0/p1_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cvt/\pipe_p1/p1_pipe_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_spt/\pipe_p1/p1_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_spt/\p2_pipe_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_spt/\p2_skid_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cvt/\pipe_p1/p1_skid_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cvt/\pipe_p1/p1_pipe_data_reg[1] )
INFO: [Synth 8-4471] merging register 'rd_adr_dly_reg[7:0]' into 'ram/ra_d_reg[7:0]' [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v:2323]
INFO: [Synth 8-6904] The RAM "u_write/u_cq/adr_ram/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_write/u_cq/ram/M_reg" of size (depth=256 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_ig/u_cvt/pipe_p1/p1_pipe_data_reg' and it is trimmed from '45' to '44' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v:699]
INFO: [Synth 8-6904] The RAM "u_write/u_cq/adr_ram/M_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_write/u_cq/ram/M_reg" of size (depth=256 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\tail4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\cq_rd_credit_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_write/u_cq/cq_rd3_prdy_d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_p1_0/p1_pipe_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_p1_1/p1_pipe_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_p1_2/p1_pipe_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_csb/mcif2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_p1_0/p1_skid_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_p1_1/p1_skid_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_arb /\pipe_p1_2/p1_skid_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_spt/pipe_p1/p1_pipe_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_cvt/pipe_p3/p3_skid_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid0_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid1_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid2_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_cvt/pipe_p3/p3_pipe_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid0_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid2_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid0_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid1_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_skid2_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/\u_ig/u_cvt/eg2ig_axi_len_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/p_0_out_inferred__5/\cq_rd_count4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\rd_take_n_dly_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\update_head_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_write/u_cq/\cq_rd_take_thread_id_last_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_shift_msb_int8_reg[8]' (FDCE) to 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_int8_oflow_msb_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_shift_msb_int8_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp_reg[8]' (FDCE) to 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[6]' (FDCE) to 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/X_int8_oflow_msb_reg'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[9]' (FDCE) to 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[8]' (FDCE) to 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/shift_msb_int8_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd_reg[8]' (FDCE) to 'u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd_reg[9] )
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg" of size (depth=80 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg" of size (depth=80 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/M_reg" of size (depth=60 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_p3/p3_pipe_data_reg' and it is trimmed from '23' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:672]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_p2/p2_pipe_data_reg' and it is trimmed from '23' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:513]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipe_p1/p1_pipe_data_reg' and it is trimmed from '23' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:354]
DSP Report: Generating DSP u_HLS_cdp_icvt_0/mul_dout0, operation Mode is: A*B2.
DSP Report: register u_HLS_cdp_icvt_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout0.
DSP Report: operator u_HLS_cdp_icvt_0/mul_dout0 is absorbed into DSP u_HLS_cdp_icvt_0/mul_dout0.
DSP Report: Generating DSP u_mul_unit0/mul_unit_pd0, operation Mode is: A*B.
DSP Report: operator u_mul_unit0/mul_unit_pd0 is absorbed into DSP u_mul_unit0/mul_unit_pd0.
DSP Report: Generating DSP u_HLS_cdp_ocvt_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register u_HLS_cdp_ocvt_0/pipe_p2/p2_pipe_data_reg is absorbed into DSP u_HLS_cdp_ocvt_0/mul_dout0.
DSP Report: operator u_HLS_cdp_ocvt_0/mul_dout0 is absorbed into DSP u_HLS_cdp_ocvt_0/mul_dout0.
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg" of size (depth=80 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg" of size (depth=80 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/M_reg" of size (depth=60 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_CDP_DP_sum/\int8_sq_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NV_NVDLA_CDP_DP_sum/\u_sum_block_0/sq_pd_int8_4_d_reg[1] )
INFO: [Synth 8-6904] The RAM "u_rdma/u_eg/u_lat_fifo/ram/M_reg" of size (depth=61 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_rdma/u_eg/u_lat_fifo/ram/M_reg" of size (depth=61 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_eg/\skid_flop_cdp_rdma2dp_pd_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\dp2reg_d1_nan_input_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\dp2reg_d0_nan_input_num_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_ig/\NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg/\cdp2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_reg/\cdp_rdma2csb_resp_pd_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_eg/\pipe_skid_cdp_rdma2dp_pd_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rdma/u_ig/\NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_DP_nan/datin_d_reg[30] )
INFO: [Synth 8-6904] The RAM "u_rdma/u_eg/u_lat_fifo/ram/M_reg" of size (depth=61 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_merge_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank1_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank2_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank3_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank4_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank5_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank6_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank7_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank0_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP pad_value0, operation Mode is: A*B.
DSP Report: operator pad_value0 is absorbed into DSP pad_value0.
DSP Report: Generating DSP data_hmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_hmult_8bit_0_ext_ff is absorbed into DSP data_hmult_8bit_0_ext_ff.
DSP Report: Generating DSP data_vmult_8bit_0_ext_ff, operation Mode is: A*B.
DSP Report: operator data_vmult_8bit_0_ext_ff is absorbed into DSP data_vmult_8bit_0_ext_ff.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_rdma/u_eg/u_lat_fifo/ram/M_reg" of size (depth=61 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank1_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank2_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank3_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank4_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank5_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank6_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank7_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_core/u_cal2d/bank0_uram_0/M_reg " of size (depth=128 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/skid_flop_pdp_datin_pd_f0_reg[7]' (FDE) to 'u_core/u_cal1d/skid_flop_pdp_datin_pd_f0_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/skid_flop_pdp_datin_pd_f0_reg[8]' (FDE) to 'u_core/u_cal1d/skid_flop_pdp_datin_pd_f0_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/skid_flop_pdp_datin_pd_f0_reg[9]' (FDE) to 'u_core/u_cal1d/skid_flop_pdp_datin_pd_f0_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_core/u_cal1d /unit1d_7/\pipe_dp_1_reg[28] )
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_core/u_cal1d /unit1d_6/\pipe_dp_1_reg[28] )
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_core/u_cal1d /unit1d_5/\pipe_dp_1_reg[28] )
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_core/u_cal1d /unit1d_4/\pipe_dp_1_reg[28] )
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_core/u_cal1d /unit1d_3/\pipe_dp_1_reg[28] )
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_core/u_cal1d /unit1d_2/\pipe_dp_1_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_2_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_3_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_4_reg[27]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_4_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_0_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_7_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_7_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_6_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_6_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_5_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_5_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_4_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_4_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_3_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/int_mem_wdata_2_reg[17]' (FDCE) to 'u_core/u_cal2d/int_mem_wdata_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/pooling1d_data_pad_reg[10]' (FDCE) to 'u_core/u_cal1d/pooling1d_data_pad_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/pooling1d_data_pad_reg[11]' (FDCE) to 'u_core/u_cal1d/pooling1d_data_pad_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/pooling1d_data_pad_reg[12]' (FDCE) to 'u_core/u_cal1d/pooling1d_data_pad_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/up_pnum5_reg[0]' (FDRE) to 'u_core/u_cal2d/up_pnum5_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/up_pnum4_reg[0]' (FDRE) to 'u_core/u_cal2d/up_pnum4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/up_pnum3_reg[0]' (FDRE) to 'u_core/u_cal2d/up_pnum3_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_eg_out_pipe0_di_reg[1]' (FDE) to 'u_rdma/u_eg/skid_flop_eg_out_pipe0_di_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/skid_flop_eg_out_pipe0_di_reg[0]' (FDE) to 'u_rdma/u_eg/skid_flop_eg_out_pipe0_di_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[45]' (FDE) to 'u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[7]' (FDE) to 'u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[8]' (FDE) to 'u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[9]' (FDE) to 'u_core/u_cal1d/pipe_skid_pdp_datin_pd_f0_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/datin_buf_reg[10]' (FDCE) to 'u_core/u_cal2d/datin_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/datin_buf_reg[11]' (FDCE) to 'u_core/u_cal2d/datin_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/datin_buf_reg[12]' (FDCE) to 'u_core/u_cal2d/datin_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/datin_buf_2d_reg[10]' (FDCE) to 'u_core/u_cal2d/datin_buf_2d_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/datin_buf_2d_reg[11]' (FDCE) to 'u_core/u_cal2d/datin_buf_2d_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal2d/datin_buf_2d_reg[12]' (FDCE) to 'u_core/u_cal2d/datin_buf_2d_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/pipe_skid_eg_out_pipe0_di_reg[1]' (FDE) to 'u_rdma/u_eg/pipe_skid_eg_out_pipe0_di_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_eg/pipe_skid_eg_out_pipe0_di_reg[0]' (FDE) to 'u_rdma/u_eg/pipe_skid_eg_out_pipe0_di_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[45]' (FDE) to 'u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[18]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_2/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_1/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[19]' (FDCE) to 'u_core/u_cal1d/unit1d_0/pipe_dp_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_7/pipe_dp_2_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_7/pipe_dp_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_6/pipe_dp_2_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_6/pipe_dp_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_4/pipe_dp_2_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_4/pipe_dp_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_core/u_cal1d/unit1d_3/pipe_dp_2_reg[21]' (FDCE) to 'u_core/u_cal1d/unit1d_3/pipe_dp_2_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_wt/u_8atmm_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_wt/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_wt/u_8atmm_fifo/ram/M_reg" of size (depth=8 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_wt/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg" of size (depth=128 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
INFO: [Synth 8-6904] The RAM "u_dc/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP entry_per_batch0, operation Mode is: A*B.
DSP Report: operator entry_per_batch0 is absorbed into DSP entry_per_batch0.
DSP Report: Generating DSP entry_required0, operation Mode is: A*B.
DSP Report: operator entry_required0 is absorbed into DSP entry_required0.
DSP Report: Generating DSP req_cur_atomic0, operation Mode is: A*B.
DSP Report: operator req_cur_atomic0 is absorbed into DSP req_cur_atomic0.
DSP Report: Generating DSP grain_addr_w, operation Mode is: A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_00/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_01/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_02/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_03/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_04/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_05/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_06/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_07/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_08/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_09/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_10/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_11/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_12/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_13/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_14/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_15/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_dc/u_fifo/ram/M_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_00/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_01/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_02/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_03/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_04/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_05/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_06/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_07/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_08/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_09/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_10/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_11/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_12/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_13/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_14/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "u_shared_buffer/u_shared_buffer_15/M_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[28]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[27]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[26]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[25]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[24]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[23]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[22]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[21]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[20]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[19]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[18]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
DSP Report: Generating DSP slice_entries_w0, operation Mode is: A*B.
DSP Report: operator slice_entries_w0 is absorbed into DSP slice_entries_w0.
DSP Report: Generating DSP h_bias_1_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_stride_w0 is absorbed into DSP h_bias_1_stride_w0.
DSP Report: Generating DSP h_bias_1_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_w0 is absorbed into DSP h_bias_1_w0.
DSP Report: Generating DSP h_bias_2_w0, operation Mode is: A*B.
DSP Report: operator h_bias_2_w0 is absorbed into DSP h_bias_2_w0.
DSP Report: Generating DSP h_bias_0_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_stride_w0 is absorbed into DSP h_bias_0_stride_w0.
DSP Report: Generating DSP h_bias_0_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_w0 is absorbed into DSP h_bias_0_w0.
WARNING: [Synth 8-3917] design NV_NVDLA_partition_c__GCB1 has port csb2csc_req_prdy driven by constant 1
INFO: [Synth 8-6904] The RAM "u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg" of size (depth=80 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_mrdma/u_cq/ram/M_reg" of size (depth=80 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rwsp_160x16.v:47]
INFO: [Synth 8-6904] The RAM "u_brdma/u_cq/ram/M_reg" of size (depth=160 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/rams/fpga/small_rams/nv_ram_rwsp_160x16.v:47]
INFO: [Synth 8-6904] The RAM "u_nrdma/u_cq/ram/M_reg" of size (depth=160 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "NV_NVDLA_SDP_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg" of size (depth=80 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NV_NVDLA_SDP_rdma/u_mrdma/u_cq/ram/M_reg" of size (depth=80 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("u_brdma/u_lat_fifo/ram/M_reg") is too shallow (depth = 160) to use URAM. Choosing BRAM instead of URAM 
RAM ("u_nrdma/u_lat_fifo/ram/M_reg") is too shallow (depth = 160) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:103]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register c_int_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_a_req_prdy driven by constant 1
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_b_req_prdy driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '16' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:4502]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '2' bits. [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:4502]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:43 . Memory (MB): peak = 4401.711 ; gain = 1546.797 ; free physical = 670 ; free virtual = 6054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_brdma         | u_lat_fifo/ram/M_reg         | 160 x 65(READ_FIRST)   | W |   | 160 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_nrdma         | u_lat_fifo/ram/M_reg         | 160 x 65(READ_FIRST)   | W |   | 160 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                           | RTL Object                                                          | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------------+----------------+
|u_cq                                                                                                                                                                  | adr_ram/M_reg                                                       | Implied        | 256 x 8              | RAM64M8 x 8    | 
|u_cq                                                                                                                                                                  | ram/M_reg                                                           | Implied        | 256 x 7              | RAM64M8 x 4    | 
|u_write/u_cq                                                                                                                                                          | adr_ram/M_reg                                                       | Implied        | 256 x 8              | RAM64M8 x 8    | 
|u_write/u_cq                                                                                                                                                          | ram/M_reg                                                           | Implied        | 256 x 3              | RAM64M8 x 4    | 
|design_1_i/NV_nvdla_wrapper_0/\inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp                                                                | u_intpinfo_sync_fifo/ram/M_reg                                      | Implied        | 32 x 4               | RAM32M16 x 1   | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                            | u_data_sync_fifo/ram/M_reg                                          | Implied        | 128 x 9              | RAM64M8 x 4    | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                            | u_info_sync_fifo/ram/M_reg                                          | Implied        | 128 x 15             | RAM64M8 x 6    | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                            | u_sumpd_sync_fifo/ram/M_reg                                         | Implied        | 64 x 21              | RAM64M8 x 3    | 
|u_rdma/u_eg                                                                                                                                                           | u_lat_fifo/ram/M_reg                                                | Implied        | 64 x 65              | RAM64M8 x 10   | 
|u_rdma/u_eg                                                                                                                                                           | u_lat_fifo/ram/M_reg                                                | Implied        | 64 x 65              | RAM64M8 x 10   | 
|\u_core/u_cal2d                                                                                                                                                       | bank1_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank2_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank3_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank4_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank5_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank6_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank7_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank0_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|u_wt                                                                                                                                                                  | u_8atmm_fifo/ram/M_reg                                              | Implied        | 8 x 65               | RAM32M16 x 5   | 
|u_wt                                                                                                                                                                  | u_fifo/ram/M_reg                                                    | Implied        | 128 x 6              | RAM64M8 x 2    | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo                                                                                                                                 | ram/M_reg                                                           | Implied        | 128 x 11             | RAM64M8 x 4    | 
|u_dc/u_fifo                                                                                                                                                           | ram/M_reg                                                           | Implied        | 128 x 6              | RAM64M8 x 2    | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_00/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_01/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_02/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_03/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_04/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_05/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_06/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_07/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_08/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_09/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_10/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_11/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_12/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_13/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_14/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_15/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|NV_NVDLA_SDP_rdma                                                                                                                                                     | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg                             | Implied        | 128 x 65             | RAM64M8 x 20   | 
|NV_NVDLA_SDP_rdma                                                                                                                                                     | u_mrdma/u_cq/ram/M_reg                                              | Implied        | 128 x 14             | RAM64M8 x 4    | 
|u_brdma                                                                                                                                                               | u_cq/ram/M_reg                                                      | Implied        | 256 x 16             | RAM64M8 x 9    | 
|u_nrdma                                                                                                                                                               | u_cq/ram/M_reg                                                      | Implied        | 256 x 16             | RAM64M8 x 9    | 
|NV_nvdla__GC0                                                                                                                                                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | Implied        | 16 x 256             | RAM32M16 x 19  | 
|NV_nvdla__GC0                                                                                                                                                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | Implied        | 16 x 272             | RAM32M16 x 20  | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 188             | RAM32M16 x 14  | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 188             | RAM32M16 x 14  | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 23              | RAM32M16 x 2   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 165             | RAM32M16 x 12  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 178             | RAM32M16 x 13  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDP_DP_INTP_unit  | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | (PCIN>>17)+A*B  | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtin      | A*B2            | 16     | 9      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_MUL_unit   | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtout     | A2*B            | 26     | 16     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 15     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 27     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:57 ; elapsed = 00:04:06 . Memory (MB): peak = 5458.695 ; gain = 2603.781 ; free physical = 447 ; free virtual = 5262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:05:56 . Memory (MB): peak = 5946.023 ; gain = 3091.109 ; free physical = 332 ; free virtual = 4771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank0_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank1_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank2_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank3_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank4_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank5_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank6_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank7_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank8_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram0/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank9_ram1/M_reg  | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank10_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank11_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank12_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank13_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank14_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank15_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank16_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank17_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank18_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank19_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank20_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank21_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank22_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank23_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank24_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank25_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank26_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank27_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank28_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank29_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank30_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram0/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_NV_NVDLA_cbuf | u_cbuf_ram_bank31_ram1/M_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_brdma         | u_lat_fifo/ram/M_reg         | 160 x 65(READ_FIRST)   | W |   | 160 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|u_nrdma         | u_lat_fifo/ram/M_reg         | 160 x 65(READ_FIRST)   | W |   | 160 x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                           | RTL Object                                                          | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------------+----------------+
|u_cq                                                                                                                                                                  | adr_ram/M_reg                                                       | Implied        | 256 x 8              | RAM64M8 x 8    | 
|u_cq                                                                                                                                                                  | ram/M_reg                                                           | Implied        | 256 x 7              | RAM64M8 x 4    | 
|u_write/u_cq                                                                                                                                                          | adr_ram/M_reg                                                       | Implied        | 256 x 8              | RAM64M8 x 8    | 
|u_write/u_cq                                                                                                                                                          | ram/M_reg                                                           | Implied        | 256 x 3              | RAM64M8 x 4    | 
|design_1_i/NV_nvdla_wrapper_0/\inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp                                                                | u_intpinfo_sync_fifo/ram/M_reg                                      | Implied        | 32 x 4               | RAM32M16 x 1   | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                            | u_data_sync_fifo/ram/M_reg                                          | Implied        | 128 x 9              | RAM64M8 x 4    | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                            | u_info_sync_fifo/ram/M_reg                                          | Implied        | 128 x 15             | RAM64M8 x 6    | 
|u_NV_NVDLA_CDP_DP_syncfifo                                                                                                                                            | u_sumpd_sync_fifo/ram/M_reg                                         | Implied        | 64 x 21              | RAM64M8 x 3    | 
|u_rdma/u_eg                                                                                                                                                           | u_lat_fifo/ram/M_reg                                                | Implied        | 64 x 65              | RAM64M8 x 10   | 
|u_rdma/u_eg                                                                                                                                                           | u_lat_fifo/ram/M_reg                                                | Implied        | 64 x 65              | RAM64M8 x 10   | 
|\u_core/u_cal2d                                                                                                                                                       | bank1_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank2_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank3_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank4_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank5_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank6_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank7_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|\u_core/u_cal2d                                                                                                                                                       | bank0_uram_0/M_reg                                                  | Implied        | 128 x 18             | RAM64M8 x 6    | 
|u_wt                                                                                                                                                                  | u_8atmm_fifo/ram/M_reg                                              | Implied        | 8 x 65               | RAM32M16 x 5   | 
|u_wt                                                                                                                                                                  | u_fifo/ram/M_reg                                                    | Implied        | 128 x 6              | RAM64M8 x 2    | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo                                                                                                                                 | ram/M_reg                                                           | Implied        | 128 x 11             | RAM64M8 x 4    | 
|u_dc/u_fifo                                                                                                                                                           | ram/M_reg                                                           | Implied        | 128 x 6              | RAM64M8 x 2    | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_00/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_01/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_02/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_03/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_04/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_05/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_06/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_07/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_08/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_09/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_10/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_11/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_12/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_13/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_14/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|u_shared_buffer                                                                                                                                                       | u_shared_buffer_15/M_reg                                            | Implied        | 16 x 64              | RAM32M16 x 5   | 
|NV_NVDLA_SDP_rdma                                                                                                                                                     | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg                             | Implied        | 128 x 65             | RAM64M8 x 20   | 
|NV_NVDLA_SDP_rdma                                                                                                                                                     | u_mrdma/u_cq/ram/M_reg                                              | Implied        | 128 x 14             | RAM64M8 x 4    | 
|u_brdma                                                                                                                                                               | u_cq/ram/M_reg                                                      | Implied        | 256 x 16             | RAM64M8 x 9    | 
|u_nrdma                                                                                                                                                               | u_cq/ram/M_reg                                                      | Implied        | 256 x 16             | RAM64M8 x 9    | 
|NV_nvdla__GC0                                                                                                                                                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | Implied        | 16 x 256             | RAM32M16 x 19  | 
|NV_nvdla__GC0                                                                                                                                                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | Implied        | 16 x 272             | RAM32M16 x 20  | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 188             | RAM32M16 x 14  | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 188             | RAM32M16 x 14  | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 165             | RAM32M16 x 12  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                    | User Attribute | 32 x 178             | RAM32M16 x 13  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v:40]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v:192]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v:220]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1041]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:961]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:934]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:925]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1050]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:997]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:895]
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/u_partition_ci_11/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1536]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2790]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2804]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1522]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2776]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:853]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1550]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:919]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2451]
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5132]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5097]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5139]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.gen/sources_1/bd/design_1/ipshared/b96b/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v:5188]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:19 ; elapsed = 00:06:42 . Memory (MB): peak = 5957.949 ; gain = 3103.035 ; free physical = 497 ; free virtual = 2344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:42 ; elapsed = 00:07:06 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 426 ; free virtual = 2477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:42 ; elapsed = 00:07:06 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 421 ; free virtual = 2474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:16 ; elapsed = 00:07:41 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 552 ; free virtual = 2369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:17 ; elapsed = 00:07:42 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 535 ; free virtual = 2361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:23 ; elapsed = 00:07:48 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 518 ; free virtual = 2363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:23 ; elapsed = 00:07:48 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 540 ; free virtual = 2367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5_reg[6]     | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|design_1_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_valid_w_d4_reg      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_wt_rd_valid_w_d4_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_NV_nvdla_wrapper_0_0 | inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 17     | 17         | 0      | 17      | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_CVT_cell     | (A'*B)'         | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_dc           | (A*B)'          | 15     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | (A*B)'          | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDMA_dc           | (A*B)'          | 26     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 6      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 0      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 1      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CSC_dl            | (A*B)'          | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDP_DP_cvtin      | A*B'            | 30     | 18     | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_cvtout     | A'*B            | 30     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDP_DP_INTP_unit  | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_CDP_DP_MUL_unit   | (A'*B')'        | 30     | 18     | -      | -      | 25     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 30     | 4      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 17     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_PDP_CORE_cal2d    | A*B             | 17     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | PCIN>>17+A*B    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | PCIN>>17+A*B    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A'*B            | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | PCIN>>17+A'*B   | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     1|
|2     |CARRY8          |  1591|
|3     |DSP_ALU         |    32|
|4     |DSP_A_B_DATA    |    32|
|8     |DSP_C_DATA      |    32|
|9     |DSP_MULTIPLIER  |    32|
|10    |DSP_M_DATA      |    32|
|11    |DSP_OUTPUT      |    32|
|13    |DSP_PREADD      |    32|
|14    |DSP_PREADD_DATA |    32|
|15    |LUT1            |  1052|
|16    |LUT2            |  6678|
|17    |LUT3            | 14086|
|18    |LUT4            | 21435|
|19    |LUT5            | 14368|
|20    |LUT6            | 31552|
|21    |MUXF7           |  3131|
|22    |MUXF8           |  1048|
|23    |PS8             |     1|
|24    |RAM32M          |     3|
|25    |RAM32M16        |   161|
|26    |RAM64M          |    12|
|27    |RAM64M8         |   121|
|28    |RAM64X1D        |    10|
|29    |RAMB36E2        |    66|
|30    |SRL16           |     2|
|31    |SRL16E          |   112|
|32    |SRLC32E         |   185|
|33    |FDCE            | 34112|
|34    |FDPE            |   712|
|35    |FDR             |     8|
|36    |FDRE            | 47621|
|37    |FDSE            |   138|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:24 ; elapsed = 00:07:49 . Memory (MB): peak = 6022.621 ; gain = 3167.707 ; free physical = 563 ; free virtual = 2407
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 805 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:43 ; elapsed = 00:07:12 . Memory (MB): peak = 6026.531 ; gain = 2650.500 ; free physical = 15622 ; free virtual = 17675
Synthesis Optimization Complete : Time (s): cpu = 00:07:30 ; elapsed = 00:07:53 . Memory (MB): peak = 6026.531 ; gain = 3171.617 ; free physical = 15630 ; free virtual = 17675
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6026.531 ; gain = 0.000 ; free physical = 15509 ; free virtual = 17566
INFO: [Netlist 29-17] Analyzing 6119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6070.645 ; gain = 0.000 ; free physical = 15367 ; free virtual = 17462
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 349 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 161 instances
  RAM64M => RAM64M (RAMD64E(x4)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 121 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: 7ea7e955
INFO: [Common 17-83] Releasing license: Synthesis
862 Infos, 568 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:17 ; elapsed = 00:09:24 . Memory (MB): peak = 6070.645 ; gain = 3407.715 ; free physical = 16863 ; free virtual = 18957
INFO: [Common 17-1381] The checkpoint '/home/okabe/Documents/Vivado/nvdla_zcu104/nvdla_zcu104.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 6142.680 ; gain = 72.035 ; free physical = 16296 ; free virtual = 18975
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 23:07:32 2023...
