#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 27 09:47:50 2023
# Process ID: 18504
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/v0.94/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent908 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\v0.94\project\redpitaya.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/v0.94/project/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/v0.94/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/v0.94/project/redpitaya.xpr
update_compile_order -fileset sources_1
save_project_as project_1 C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/v0.94/test/project_1 -force
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 176 -88} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
