Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-39206IM
Date:        Wed Feb  9 19:18:03 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Antr_02_08_impl1_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Feb  9 19:18:04 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Wed Feb  9 19:18:04 2022

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Wed Feb  9 19:18:04 2022

Running: compiler (Compile Input) on proj_1|impl1
# Wed Feb  9 19:18:04 2022
Copied C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\synwork\Antr_02_08_impl1_comp.srs to C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srs

compiler completed
# Wed Feb  9 19:18:13 2022

Return Code: 0
Run Time:00h:00m:09s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Wed Feb  9 19:18:13 2022

multi_srs_gen completed
# Wed Feb  9 19:18:13 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\synwork\Antr_02_08_impl1_mult.srs to C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srs
Copied C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srr to C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Wed Feb  9 19:18:13 2022

premap completed
# Wed Feb  9 19:18:19 2022

Return Code: 0
Run Time:00h:00m:06s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Wed Feb  9 19:18:19 2022

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Wed Feb  9 19:18:19 2022
Copied C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\synwork\Antr_02_08_impl1_m.srm to C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srm

fpga_mapper completed with warnings
# Wed Feb  9 19:18:29 2022

Return Code: 1
Run Time:00h:00m:10s
Complete: Map on proj_1|impl1
Copied C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srr to C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\Antr_02_08_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Antr_02_08_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Labas\Desktop\Skaitmenine logika\1 LD\impl1\proj_1.prj
batch mode default:no
