tst r0, r1 
addeq r0, r2, #8 
asr r1, r0, r2 
mov r2, r1 
