Received: from mail-qv1-f53.google.com (mail-qv1-f53.google.com [209.85.219.53])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C47EF1BF37
	for <sophgo@lists.linux.dev>; Thu, 13 Mar 2025 01:08:23 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.53
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1741828105; cv=none; b=Tkb4OuAMuf4GERzS3r00A9JaXtqUJWEvopn95rC4gKKaRmP4+7CSlrdD2LUS0yzM1or2TdxQKOo/ufoFQs1zXI9YYxL7i9gxbDo++VxAQ+SyqCdlhBs/vY1iqDF+zioRZkkaG7V+5FL2oTJM9/XR8mBjTV3JpB1IjTNGR2ipk04=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1741828105; c=relaxed/simple;
	bh=L1B1sJ7YjsET1pMUISc3uxnEi8mM0HBOJ1+5dS36kws=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=ewA6ch/bDaWzgzdUGmU/Gq9rsmgibik6JXqmaJbAi6Y508BLyLleqUSwYkOBl8XmXIy9JcZ9lWRtvW7nN8yfEVUqENdrfYy1uSuK9iYkrXKE8nHrA9YHGLMf8GLpm1PdQ6Sn7APcPIe6XJFOLFEn/sTZIyKAPyWzOICl3wwpv24=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BXFA4Fkf; arc=none smtp.client-ip=209.85.219.53
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BXFA4Fkf"
Received: by mail-qv1-f53.google.com with SMTP id 6a1803df08f44-6e8f916e75fso17588906d6.1
        for <sophgo@lists.linux.dev>; Wed, 12 Mar 2025 18:08:23 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1741828102; x=1742432902; darn=lists.linux.dev;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
        bh=yB3aa4DZXOqG8FkpT/yFPtGsJ00G9GKgyRtQ/0BrqTg=;
        b=BXFA4Fkfxnax+mvG+4DxFudfVGH9tjBvYNP9Rav4cRuh/xt+C1k1MCDlqLIsaZ7XrK
         nNRVm/2xEj/ewPX0G7xW1hDq3+BxkcBD5ato+GaJKSQkqs131CsqLfCvhIIc97QKRASx
         zt3mEggz/BeZ2R1J+KkIvZGZYjC9NlXhMICRp6CiAID3yobpgTVfYshAPKj7I022z4xw
         lxS2Wx530i8tisZ1GTy41h+V953BHrh34d6RqwAWCxhWtS4utErDPuIIATzH4QpoqgNp
         5cxv1xkgtjX467H8JoSQxl0C00zUj8bXwJBwUsw7zjA3W99Geo54aoJ5DAO0Z04/q7sL
         pZtA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1741828102; x=1742432902;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=yB3aa4DZXOqG8FkpT/yFPtGsJ00G9GKgyRtQ/0BrqTg=;
        b=NfAe5GySN8TFrIH62XXyuW7BNQ70/flWV5wRG5tvCQ1vvoA9j5+3aumlFpkRMQdXSL
         vC4LdZ64+i/tnf94fNVqi+jZJa8zLQmA5papIklFqoxJPDJ8xhI3YW+6IVDF0mcvU+HE
         L+GyIfa5sXWEKH22Mq4+/qlUiYIpbmZMb57zPnNtHmTazuTk80gaB8k4D9mF7WZkLNF+
         nzfIAYE2KnQf89ui10SNHL0h7AqpLaqfdZnBtj5wml8I2Cd/6BUaCplniC55Vx/rJfeT
         Hs1gPskQg4fAq1pjai7v4eGqaa3lHmqHhNe8vLAO1Oa7UkYYRK87HWT37rEvwm3j2RP/
         SDEg==
X-Forwarded-Encrypted: i=1; AJvYcCWSQtAJTzoNa4DsUKKLvNPlUpGlOb/ZWcQn8/no6YoKok2nmQKhbS2VgxFfCHXuikNzJLdW1qY=@lists.linux.dev
X-Gm-Message-State: AOJu0YyzODp8QRZyaxOb/9+M/PwFu9CVA/kn5PTPB0Hfp/57pz9G9hyX
	kzazz/jXmQBs6S5EQ9ylyXB0J/ZVShZigg/ut5Qg/W+Eizujned7
X-Gm-Gg: ASbGncunlCtW0+2ZPApf1OOGDPY72P2KR/IfpegdBremoXQ0NUEQgLUHZa7vfaKFpyG
	de8RR9dAcdE3K326ylMvMpVHhHY3ucUaqKf0Ntbimyg/ro0ISKrUrAVnOjubSsVWfetuOafAcyy
	8UZjWCZnzGyjfSvghiZokeqwI6hUwjZFTEhBaquLcOgK7AXdUZeGyvLA0iU5YtOpeocGcT0pleh
	zo9ImBkpA5MmWK0MMBMECLm1lN1qGgItTxf+XRJf75d5MuuSGvl/esbQpbZjKz4CjE2CyJrUncp
	K0xUGTHFIhTKEzTjeGo1lY+fMjo6xss=
X-Google-Smtp-Source: AGHT+IErHgyMMC0gxpFbF0+ltzHlALBkq84d33gqNkyZ9Lj204hZXdZSKp7DGFvJyo8iPJlxvm7WCw==
X-Received: by 2002:a05:6214:5c47:b0:6e6:5c26:afe3 with SMTP id 6a1803df08f44-6eaddfbb91cmr8764046d6.17.1741828102495;
        Wed, 12 Mar 2025 18:08:22 -0700 (PDT)
Received: from localhost ([2001:da8:7001:11::cb])
        by smtp.gmail.com with UTF8SMTPSA id 6a1803df08f44-6eade34beb0sm2540506d6.105.2025.03.12.18.08.20
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 12 Mar 2025 18:08:21 -0700 (PDT)
Date: Thu, 13 Mar 2025 09:08:11 +0800
From: Inochi Amaoto <inochiama@gmail.com>
To: Stephen Boyd <sboyd@kernel.org>, Chen Wang <unicorn_wang@outlook.com>, 
	Conor Dooley <conor+dt@kernel.org>, Inochi Amaoto <inochiama@gmail.com>, 
	Krzysztof Kozlowski <krzk+dt@kernel.org>, Michael Turquette <mturquette@baylibre.com>, 
	Richard Cochran <richardcochran@gmail.com>, Rob Herring <robh@kernel.org>
Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, 
	sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, 
	Yixun Lan <dlan@gentoo.org>, Longbin Li <looong.bin@gmail.com>, 
	Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: Re: [PATCH v3 1/2] dt-bindings: clock: sophgo: add clock controller
 for SG2044
Message-ID: <nxvuxo7lsljsir24brvghblk2xlssxkb3mfgx6lbjahmgr4kep@fvpmciimfikg>
References: <20250226232320.93791-1-inochiama@gmail.com>
 <20250226232320.93791-2-inochiama@gmail.com>
 <2c00c1fba1cd8115205efe265b7f1926.sboyd@kernel.org>
 <epnv7fp3s3osyxbqa6tpgbuxdcowahda6wwvflnip65tjysjig@3at3yqp2o3vp>
 <f1d5dc9b8f59b00fa21e8f9f2ac3794b.sboyd@kernel.org>
 <x43v3wn5rp2mkhmmmyjvdo7aov4l7hnus34wjw7snd2zbtzrbh@r5wrvn3kxxwv>
 <b816b3d1f11b4cc2ac3fa563fe5f4784.sboyd@kernel.org>
Precedence: bulk
X-Mailing-List: sophgo@lists.linux.dev
List-Id: <sophgo.lists.linux.dev>
List-Subscribe: <mailto:sophgo+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:sophgo+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <b816b3d1f11b4cc2ac3fa563fe5f4784.sboyd@kernel.org>

On Wed, Mar 12, 2025 at 04:43:51PM -0700, Stephen Boyd wrote:
> Quoting Inochi Amaoto (2025-03-12 16:29:43)
> > On Wed, Mar 12, 2025 at 04:14:37PM -0700, Stephen Boyd wrote:
> > > Quoting Inochi Amaoto (2025-03-11 16:31:29)
> > > > 
> > > > > or if that syscon node should just have the #clock-cells property as
> > > > > part of the node instead.
> > > > 
> > > > This is not match the hardware I think. The pll area is on the middle
> > > > of the syscon and is hard to be separated as a subdevice of the syscon
> > > > or just add  "#clock-cells" to the syscon device. It is better to handle
> > > > them in one device/driver. So let the clock device reference it.
> > > 
> > > This happens all the time. We don't need a syscon for that unless the
> > > registers for the pll are both inside the syscon and in the register
> > > space 0x50002000. Is that the case? 
> > 
> > Yes, the clock has two areas, one in the clk controller and one in
> > the syscon, the vendor said this design is a heritage from other SoC.
> 
> My question is more if the PLL clk_ops need to access both the syscon
> register range and the clk controller register range. What part of the
> PLL clk_ops needs to access the clk controller at 0x50002000?
> 

The PLL clk_ops does nothing, but there is an implicit dependency:
When the PLL change rate, the mux attached to it must switch to 
another source to keep the output clock stable. This is the only
thing it needed.

> > 
> > > This looks like you want there to be  one node for clks on the system
> > > because logically that is clean, when the reality is that there is a
> > > PLL block exposed in the syscon (someone forgot to put it in the clk
> > > controller?) and a non-PLL block for the other clks.
> > 
> > That is true, I prefer to keep clean and make less mistakes. Although
> > the PLL is exposed in the syscon, the pll need to be tight with other
> > clocks in the space 0x50002000 (especially between the PLL and mux).
> > In this view, it is more like a mistake made by the hardware design.
> > And I prefer not to add a subnode for the syscon.
> 
> Ok. You wouldn't add a subnode for the syscon. You would just have
> #clock-cells in that syscon node and register an auxiliary device to
> provide the PLL(s) from there. Then in drivers/clk we would have an
> auxiliary driver that uses a regmap or gets an iomem pointer from the
> parent device somehow so that we can logically put the PLL code in
> drivers/clk while having one node in DT for the "miscellaneous register
> area" where the hardware engineer had to expose the PLL control to
> software.

Cool, I understand what you mean. It is a good idea,
I will have a try.

Regards,
Inochi
