04:42:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab09/temp_xsdb_launch_script.tcl
04:42:47 INFO  : Registering command handlers for Vitis TCF services
04:42:47 INFO  : XSCT server has started successfully.
04:42:47 INFO  : Successfully done setting XSCT server connection channel  
04:42:47 INFO  : plnx-install-location is set to ''
04:42:47 INFO  : Successfully done query RDI_DATADIR 
04:42:47 INFO  : Successfully done setting workspace for the tool. 
04:43:44 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab09/Lab09p1HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
04:43:44 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab09/Lab09p1HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
04:49:23 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
04:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:49:53 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1Wrapper/design_1_wrapper.bit"
04:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:50:00 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:50:00 INFO  : 'jtag frequency' command is executed.
04:50:00 INFO  : Context for 'APU' is selected.
04:50:01 INFO  : System reset is completed.
04:50:04 INFO  : 'after 3000' command is executed.
04:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:50:05 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
04:50:05 INFO  : Context for 'APU' is selected.
04:50:05 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
04:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
04:50:05 INFO  : Context for 'APU' is selected.
04:50:05 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
04:50:05 INFO  : 'ps7_init' command is executed.
04:50:05 INFO  : 'ps7_post_config' command is executed.
04:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:05 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:50:05 INFO  : Memory regions updated for context APU
04:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:05 INFO  : 'con' command is executed.
04:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:50:05 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
04:51:13 INFO  : Disconnected from the channel tcfchan#2.
04:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:51:14 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:51:14 INFO  : 'jtag frequency' command is executed.
04:51:14 INFO  : Context for 'APU' is selected.
04:51:14 INFO  : System reset is completed.
04:51:17 INFO  : 'after 3000' command is executed.
04:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:51:19 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
04:51:19 INFO  : Context for 'APU' is selected.
04:51:19 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
04:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
04:51:19 INFO  : Context for 'APU' is selected.
04:51:19 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
04:51:19 INFO  : 'ps7_init' command is executed.
04:51:19 INFO  : 'ps7_post_config' command is executed.
04:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:19 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:51:19 INFO  : 'configparams force-mem-access 0' command is executed.
04:51:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:51:19 INFO  : Memory regions updated for context APU
04:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:19 INFO  : 'con' command is executed.
04:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:51:19 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
04:51:37 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
04:51:43 INFO  : Disconnected from the channel tcfchan#3.
04:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:51:44 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:51:44 INFO  : 'jtag frequency' command is executed.
04:51:44 INFO  : Context for 'APU' is selected.
04:51:44 INFO  : System reset is completed.
04:51:47 INFO  : 'after 3000' command is executed.
04:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:51:48 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
04:51:48 INFO  : Context for 'APU' is selected.
04:51:48 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
04:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
04:51:48 INFO  : Context for 'APU' is selected.
04:51:48 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
04:51:48 INFO  : 'ps7_init' command is executed.
04:51:48 INFO  : 'ps7_post_config' command is executed.
04:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:48 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:51:48 INFO  : Memory regions updated for context APU
04:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:51:49 INFO  : 'con' command is executed.
04:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:51:49 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
04:57:10 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
04:57:17 INFO  : Disconnected from the channel tcfchan#4.
04:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:57:19 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
04:57:19 INFO  : 'jtag frequency' command is executed.
04:57:19 INFO  : Context for 'APU' is selected.
04:57:19 INFO  : System reset is completed.
04:57:22 INFO  : 'after 3000' command is executed.
04:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
04:57:23 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
04:57:23 INFO  : Context for 'APU' is selected.
04:57:23 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
04:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
04:57:23 INFO  : Context for 'APU' is selected.
04:57:23 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
04:57:23 INFO  : 'ps7_init' command is executed.
04:57:23 INFO  : 'ps7_post_config' command is executed.
04:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:23 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
04:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

04:57:23 INFO  : Memory regions updated for context APU
04:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:23 INFO  : 'con' command is executed.
04:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:57:23 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:04:59 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:05:09 INFO  : Disconnected from the channel tcfchan#5.
05:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:05:10 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:05:10 INFO  : 'jtag frequency' command is executed.
05:05:10 INFO  : Context for 'APU' is selected.
05:05:10 INFO  : System reset is completed.
05:05:13 INFO  : 'after 3000' command is executed.
05:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:05:14 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
05:05:14 INFO  : Context for 'APU' is selected.
05:05:14 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
05:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
05:05:14 INFO  : Context for 'APU' is selected.
05:05:14 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
05:05:14 INFO  : 'ps7_init' command is executed.
05:05:14 INFO  : 'ps7_post_config' command is executed.
05:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:05:14 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
05:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:05:14 INFO  : Memory regions updated for context APU
05:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:05:14 INFO  : 'con' command is executed.
05:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:05:14 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:06:25 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:06:35 INFO  : Disconnected from the channel tcfchan#6.
05:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:06:36 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:06:36 INFO  : 'jtag frequency' command is executed.
05:06:36 INFO  : Context for 'APU' is selected.
05:06:36 INFO  : System reset is completed.
05:06:39 INFO  : 'after 3000' command is executed.
05:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:06:41 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
05:06:41 INFO  : Context for 'APU' is selected.
05:06:41 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
05:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
05:06:41 INFO  : Context for 'APU' is selected.
05:06:41 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
05:06:41 INFO  : 'ps7_init' command is executed.
05:06:41 INFO  : 'ps7_post_config' command is executed.
05:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:41 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
05:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:06:41 INFO  : Memory regions updated for context APU
05:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:41 INFO  : 'con' command is executed.
05:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:06:41 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:07:55 INFO  : Disconnected from the channel tcfchan#7.
05:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:56 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:07:56 INFO  : 'jtag frequency' command is executed.
05:07:56 INFO  : Context for 'APU' is selected.
05:07:56 INFO  : System reset is completed.
05:07:59 INFO  : 'after 3000' command is executed.
05:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:08:01 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
05:08:01 INFO  : Context for 'APU' is selected.
05:08:01 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
05:08:01 INFO  : 'configparams force-mem-access 1' command is executed.
05:08:01 INFO  : Context for 'APU' is selected.
05:08:01 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
05:08:01 INFO  : 'ps7_init' command is executed.
05:08:01 INFO  : 'ps7_post_config' command is executed.
05:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:01 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:08:01 INFO  : 'configparams force-mem-access 0' command is executed.
05:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:08:01 INFO  : Memory regions updated for context APU
05:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:01 INFO  : 'con' command is executed.
05:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:08:01 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:22:47 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:22:55 INFO  : Disconnected from the channel tcfchan#8.
05:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:56 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:22:56 INFO  : 'jtag frequency' command is executed.
05:22:56 INFO  : Context for 'APU' is selected.
05:22:56 INFO  : System reset is completed.
05:22:59 INFO  : 'after 3000' command is executed.
05:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:23:00 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
05:23:00 INFO  : Context for 'APU' is selected.
05:23:00 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
05:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
05:23:00 INFO  : Context for 'APU' is selected.
05:23:00 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
05:23:00 INFO  : 'ps7_init' command is executed.
05:23:00 INFO  : 'ps7_post_config' command is executed.
05:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:00 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
05:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:23:01 INFO  : Memory regions updated for context APU
05:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:01 INFO  : 'con' command is executed.
05:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:23:01 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:23:24 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:23:32 INFO  : Disconnected from the channel tcfchan#9.
05:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:23:33 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:23:33 INFO  : 'jtag frequency' command is executed.
05:23:33 INFO  : Context for 'APU' is selected.
05:23:33 INFO  : System reset is completed.
05:23:36 INFO  : 'after 3000' command is executed.
05:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:23:37 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
05:23:37 INFO  : Context for 'APU' is selected.
05:23:37 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
05:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
05:23:37 INFO  : Context for 'APU' is selected.
05:23:37 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
05:23:37 INFO  : 'ps7_init' command is executed.
05:23:37 INFO  : 'ps7_post_config' command is executed.
05:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:37 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
05:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:23:37 INFO  : Memory regions updated for context APU
05:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:38 INFO  : 'con' command is executed.
05:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:23:38 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:30:56 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:31:19 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:31:38 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:31:47 INFO  : Disconnected from the channel tcfchan#10.
05:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:48 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
05:31:48 INFO  : 'jtag frequency' command is executed.
05:31:48 INFO  : Context for 'APU' is selected.
05:31:48 INFO  : System reset is completed.
05:31:51 INFO  : 'after 3000' command is executed.
05:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
05:31:53 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit"
05:31:53 INFO  : Context for 'APU' is selected.
05:31:53 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
05:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:53 INFO  : Context for 'APU' is selected.
05:31:53 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl' is done.
05:31:53 INFO  : 'ps7_init' command is executed.
05:31:53 INFO  : 'ps7_post_config' command is executed.
05:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:53 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SWTest/Debug/Lab09p1SWTest.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:53 INFO  : Memory regions updated for context APU
05:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:53 INFO  : 'con' command is executed.
05:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:31:53 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1swtest-default.tcl'
05:34:26 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
05:34:51 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SWTest'...
06:08:09 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:08:23 INFO  : Disconnected from the channel tcfchan#11.
06:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:08:24 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:08:24 INFO  : 'jtag frequency' command is executed.
06:08:24 INFO  : Context for 'APU' is selected.
06:08:24 INFO  : System reset is completed.
06:08:27 INFO  : 'after 3000' command is executed.
06:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:08:29 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:08:29 INFO  : Context for 'APU' is selected.
06:08:29 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
06:08:29 INFO  : Context for 'APU' is selected.
06:08:29 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:08:29 INFO  : 'ps7_init' command is executed.
06:08:29 INFO  : 'ps7_post_config' command is executed.
06:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:08:29 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
06:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:08:29 INFO  : Memory regions updated for context APU
06:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:08:29 INFO  : 'con' command is executed.
06:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:08:29 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:10:18 INFO  : Disconnected from the channel tcfchan#12.
06:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:10:20 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:10:20 INFO  : 'jtag frequency' command is executed.
06:10:20 INFO  : Context for 'APU' is selected.
06:10:20 INFO  : System reset is completed.
06:10:23 INFO  : 'after 3000' command is executed.
06:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:10:24 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:10:24 INFO  : Context for 'APU' is selected.
06:10:24 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
06:10:24 INFO  : Context for 'APU' is selected.
06:10:24 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:10:24 INFO  : 'ps7_init' command is executed.
06:10:24 INFO  : 'ps7_post_config' command is executed.
06:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:10:24 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
06:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:10:24 INFO  : Memory regions updated for context APU
06:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:10:24 INFO  : 'con' command is executed.
06:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:10:24 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:11:36 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:11:56 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:12:20 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:12:31 INFO  : Disconnected from the channel tcfchan#13.
06:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:12:33 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:12:33 INFO  : 'jtag frequency' command is executed.
06:12:33 INFO  : Context for 'APU' is selected.
06:12:33 INFO  : System reset is completed.
06:12:36 INFO  : 'after 3000' command is executed.
06:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:12:37 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:12:37 INFO  : Context for 'APU' is selected.
06:12:37 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
06:12:37 INFO  : Context for 'APU' is selected.
06:12:37 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:12:37 INFO  : 'ps7_init' command is executed.
06:12:37 INFO  : 'ps7_post_config' command is executed.
06:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:37 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
06:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:12:37 INFO  : Memory regions updated for context APU
06:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:37 INFO  : 'con' command is executed.
06:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:12:37 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:15:29 INFO  : Disconnected from the channel tcfchan#14.
06:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:15:30 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:15:30 INFO  : 'jtag frequency' command is executed.
06:15:30 INFO  : Context for 'APU' is selected.
06:15:30 INFO  : System reset is completed.
06:15:33 INFO  : 'after 3000' command is executed.
06:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:15:35 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:15:35 INFO  : Context for 'APU' is selected.
06:15:35 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
06:15:35 INFO  : Context for 'APU' is selected.
06:15:35 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:15:35 INFO  : 'ps7_init' command is executed.
06:15:35 INFO  : 'ps7_post_config' command is executed.
06:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:15:35 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
06:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:15:35 INFO  : Memory regions updated for context APU
06:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:15:35 INFO  : 'con' command is executed.
06:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:15:35 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:16:05 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:16:25 INFO  : Disconnected from the channel tcfchan#15.
06:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:16:27 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:16:27 INFO  : 'jtag frequency' command is executed.
06:16:27 INFO  : Context for 'APU' is selected.
06:16:27 INFO  : System reset is completed.
06:16:30 INFO  : 'after 3000' command is executed.
06:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:16:31 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:16:31 INFO  : Context for 'APU' is selected.
06:16:31 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
06:16:31 INFO  : Context for 'APU' is selected.
06:16:31 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:16:31 INFO  : 'ps7_init' command is executed.
06:16:31 INFO  : 'ps7_post_config' command is executed.
06:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:16:31 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
06:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:16:31 INFO  : Memory regions updated for context APU
06:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:16:31 INFO  : 'con' command is executed.
06:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:16:31 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:19:12 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:19:26 INFO  : Disconnected from the channel tcfchan#16.
06:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:19:28 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:19:28 INFO  : 'jtag frequency' command is executed.
06:19:28 INFO  : Context for 'APU' is selected.
06:19:28 INFO  : System reset is completed.
06:19:31 INFO  : 'after 3000' command is executed.
06:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:19:32 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:19:32 INFO  : Context for 'APU' is selected.
06:19:32 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
06:19:32 INFO  : Context for 'APU' is selected.
06:19:32 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:19:32 INFO  : 'ps7_init' command is executed.
06:19:32 INFO  : 'ps7_post_config' command is executed.
06:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:32 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:19:32 INFO  : 'configparams force-mem-access 0' command is executed.
06:19:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:19:32 INFO  : Memory regions updated for context APU
06:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:32 INFO  : 'con' command is executed.
06:19:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:19:32 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:35:19 ERROR : Failed to openhw "/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

06:35:37 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:36:02 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1Wrapper/design_1_wrapper.bit"
06:36:22 INFO  : Disconnected from the channel tcfchan#17.
06:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:36:23 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:36:23 INFO  : 'jtag frequency' command is executed.
06:36:23 INFO  : Context for 'APU' is selected.
06:36:23 INFO  : System reset is completed.
06:36:26 INFO  : 'after 3000' command is executed.
06:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:36:27 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:36:27 INFO  : Context for 'APU' is selected.
06:36:27 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:36:27 INFO  : 'configparams force-mem-access 1' command is executed.
06:36:27 INFO  : Context for 'APU' is selected.
06:36:27 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:36:27 INFO  : 'ps7_init' command is executed.
06:36:27 INFO  : 'ps7_post_config' command is executed.
06:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:36:28 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
06:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:36:28 INFO  : Memory regions updated for context APU
06:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:36:28 INFO  : 'con' command is executed.
06:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:36:28 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:37:44 INFO  : Disconnected from the channel tcfchan#23.
06:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:37:45 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:37:45 INFO  : 'jtag frequency' command is executed.
06:37:45 INFO  : Context for 'APU' is selected.
06:37:45 INFO  : System reset is completed.
06:37:48 INFO  : 'after 3000' command is executed.
06:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:37:49 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:37:49 INFO  : Context for 'APU' is selected.
06:37:49 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
06:37:49 INFO  : Context for 'APU' is selected.
06:37:49 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:37:49 INFO  : 'ps7_init' command is executed.
06:37:49 INFO  : 'ps7_post_config' command is executed.
06:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:37:50 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
06:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:37:50 INFO  : Memory regions updated for context APU
06:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:37:50 INFO  : 'con' command is executed.
06:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:37:50 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:41:08 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:41:15 INFO  : Disconnected from the channel tcfchan#24.
06:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:41:16 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:41:16 INFO  : 'jtag frequency' command is executed.
06:41:16 INFO  : Context for 'APU' is selected.
06:41:16 INFO  : System reset is completed.
06:41:19 INFO  : 'after 3000' command is executed.
06:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:41:20 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:41:20 INFO  : Context for 'APU' is selected.
06:41:20 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
06:41:20 INFO  : Context for 'APU' is selected.
06:41:20 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:41:20 INFO  : 'ps7_init' command is executed.
06:41:20 INFO  : 'ps7_post_config' command is executed.
06:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:41:21 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
06:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:41:21 INFO  : Memory regions updated for context APU
06:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:41:21 INFO  : 'con' command is executed.
06:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:41:21 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:51:00 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1Wrapper/design_1_wrapper.bit"
06:51:10 INFO  : Disconnected from the channel tcfchan#25.
06:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:51:11 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:51:11 INFO  : 'jtag frequency' command is executed.
06:51:11 INFO  : Context for 'APU' is selected.
06:51:11 INFO  : System reset is completed.
06:51:14 INFO  : 'after 3000' command is executed.
06:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:51:16 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:51:16 INFO  : Context for 'APU' is selected.
06:51:16 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
06:51:16 INFO  : Context for 'APU' is selected.
06:51:16 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:51:16 INFO  : 'ps7_init' command is executed.
06:51:16 INFO  : 'ps7_post_config' command is executed.
06:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:16 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
06:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:51:16 INFO  : Memory regions updated for context APU
06:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:51:16 INFO  : 'con' command is executed.
06:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:51:16 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:52:30 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:52:51 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1Wrapper/design_1_wrapper.bit"
06:52:59 INFO  : Disconnected from the channel tcfchan#26.
06:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:53:00 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:53:00 INFO  : 'jtag frequency' command is executed.
06:53:00 INFO  : Context for 'APU' is selected.
06:53:00 INFO  : System reset is completed.
06:53:03 INFO  : 'after 3000' command is executed.
06:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:53:04 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:53:04 INFO  : Context for 'APU' is selected.
06:53:04 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
06:53:04 INFO  : Context for 'APU' is selected.
06:53:04 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:53:05 INFO  : 'ps7_init' command is executed.
06:53:05 INFO  : 'ps7_post_config' command is executed.
06:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:53:05 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
06:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:53:05 INFO  : Memory regions updated for context APU
06:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:53:05 INFO  : 'con' command is executed.
06:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:53:05 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:54:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1Wrapper/design_1_wrapper.bit"
06:54:19 INFO  : Disconnected from the channel tcfchan#28.
06:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:54:20 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:54:20 INFO  : 'jtag frequency' command is executed.
06:54:20 INFO  : Context for 'APU' is selected.
06:54:21 INFO  : System reset is completed.
06:54:24 INFO  : 'after 3000' command is executed.
06:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:54:25 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:54:25 INFO  : Context for 'APU' is selected.
06:54:25 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:54:25 INFO  : 'configparams force-mem-access 1' command is executed.
06:54:25 INFO  : Context for 'APU' is selected.
06:54:25 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:54:25 INFO  : 'ps7_init' command is executed.
06:54:25 INFO  : 'ps7_post_config' command is executed.
06:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:25 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
06:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:54:25 INFO  : Memory regions updated for context APU
06:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:25 INFO  : 'con' command is executed.
06:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:54:25 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:55:46 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:55:57 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
06:56:02 INFO  : Disconnected from the channel tcfchan#29.
06:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:56:03 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:56:03 INFO  : 'jtag frequency' command is executed.
06:56:03 INFO  : Context for 'APU' is selected.
06:56:03 INFO  : System reset is completed.
06:56:06 INFO  : 'after 3000' command is executed.
06:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:56:07 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:56:07 INFO  : Context for 'APU' is selected.
06:56:07 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
06:56:07 INFO  : Context for 'APU' is selected.
06:56:07 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:56:07 INFO  : 'ps7_init' command is executed.
06:56:07 INFO  : 'ps7_post_config' command is executed.
06:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:08 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
06:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:56:08 INFO  : Memory regions updated for context APU
06:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:08 INFO  : 'con' command is executed.
06:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:56:08 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:56:42 INFO  : Disconnected from the channel tcfchan#30.
06:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:56:43 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:56:43 INFO  : 'jtag frequency' command is executed.
06:56:43 INFO  : Context for 'APU' is selected.
06:56:43 INFO  : System reset is completed.
06:56:46 INFO  : 'after 3000' command is executed.
06:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:56:47 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:56:47 INFO  : Context for 'APU' is selected.
06:56:47 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
06:56:47 INFO  : Context for 'APU' is selected.
06:56:47 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:56:48 INFO  : 'ps7_init' command is executed.
06:56:48 INFO  : 'ps7_post_config' command is executed.
06:56:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:48 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:56:48 INFO  : 'configparams force-mem-access 0' command is executed.
06:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:56:48 INFO  : Memory regions updated for context APU
06:56:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:48 INFO  : 'con' command is executed.
06:56:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:56:48 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
06:59:35 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
06:59:41 INFO  : Disconnected from the channel tcfchan#31.
06:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:59:42 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
06:59:42 INFO  : 'jtag frequency' command is executed.
06:59:42 INFO  : Context for 'APU' is selected.
06:59:42 INFO  : System reset is completed.
06:59:45 INFO  : 'after 3000' command is executed.
06:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
06:59:46 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
06:59:46 INFO  : Context for 'APU' is selected.
06:59:46 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
06:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
06:59:46 INFO  : Context for 'APU' is selected.
06:59:46 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
06:59:46 INFO  : 'ps7_init' command is executed.
06:59:46 INFO  : 'ps7_post_config' command is executed.
06:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:59:47 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
06:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

06:59:47 INFO  : Memory regions updated for context APU
06:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:59:47 INFO  : 'con' command is executed.
06:59:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:59:47 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:06:32 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
07:06:37 INFO  : Disconnected from the channel tcfchan#32.
07:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:06:38 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:06:38 INFO  : 'jtag frequency' command is executed.
07:06:38 INFO  : Context for 'APU' is selected.
07:06:38 INFO  : System reset is completed.
07:06:41 INFO  : 'after 3000' command is executed.
07:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:06:43 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:06:43 INFO  : Context for 'APU' is selected.
07:06:43 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:06:43 INFO  : Context for 'APU' is selected.
07:06:43 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:06:43 INFO  : 'ps7_init' command is executed.
07:06:43 INFO  : 'ps7_post_config' command is executed.
07:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:06:43 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
07:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:06:43 INFO  : Memory regions updated for context APU
07:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:06:43 INFO  : 'con' command is executed.
07:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:06:43 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:11:05 INFO  : Disconnected from the channel tcfchan#33.
07:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:11:06 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:11:06 INFO  : 'jtag frequency' command is executed.
07:11:06 INFO  : Context for 'APU' is selected.
07:11:07 INFO  : System reset is completed.
07:11:10 INFO  : 'after 3000' command is executed.
07:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:11:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:11:11 INFO  : Context for 'APU' is selected.
07:11:11 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
07:11:11 INFO  : Context for 'APU' is selected.
07:11:11 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:11:11 INFO  : 'ps7_init' command is executed.
07:11:11 INFO  : 'ps7_post_config' command is executed.
07:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:11:11 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
07:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:11:11 INFO  : Memory regions updated for context APU
07:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:11:11 INFO  : 'con' command is executed.
07:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:11:11 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:11:32 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
07:11:37 INFO  : Disconnected from the channel tcfchan#34.
07:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:11:39 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:11:39 INFO  : 'jtag frequency' command is executed.
07:11:39 INFO  : Context for 'APU' is selected.
07:11:39 INFO  : System reset is completed.
07:11:42 INFO  : 'after 3000' command is executed.
07:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:11:43 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:11:43 INFO  : Context for 'APU' is selected.
07:11:43 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
07:11:43 INFO  : Context for 'APU' is selected.
07:11:43 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:11:43 INFO  : 'ps7_init' command is executed.
07:11:43 INFO  : 'ps7_post_config' command is executed.
07:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:11:43 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
07:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:11:43 INFO  : Memory regions updated for context APU
07:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:11:43 INFO  : 'con' command is executed.
07:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:11:43 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:12:01 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
07:12:06 INFO  : Disconnected from the channel tcfchan#35.
07:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:12:07 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:12:07 INFO  : 'jtag frequency' command is executed.
07:12:07 INFO  : Context for 'APU' is selected.
07:12:07 INFO  : System reset is completed.
07:12:10 INFO  : 'after 3000' command is executed.
07:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:12:11 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:12:11 INFO  : Context for 'APU' is selected.
07:12:11 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
07:12:12 INFO  : Context for 'APU' is selected.
07:12:12 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:12:12 INFO  : 'ps7_init' command is executed.
07:12:12 INFO  : 'ps7_post_config' command is executed.
07:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:12:12 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
07:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:12:12 INFO  : Memory regions updated for context APU
07:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:12:12 INFO  : 'con' command is executed.
07:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:12:12 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:13:54 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
07:14:01 INFO  : Disconnected from the channel tcfchan#36.
07:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:02 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:14:02 INFO  : 'jtag frequency' command is executed.
07:14:02 INFO  : Context for 'APU' is selected.
07:14:02 INFO  : System reset is completed.
07:14:05 INFO  : 'after 3000' command is executed.
07:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:14:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:14:06 INFO  : Context for 'APU' is selected.
07:14:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
07:14:06 INFO  : Context for 'APU' is selected.
07:14:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:14:06 INFO  : 'ps7_init' command is executed.
07:14:06 INFO  : 'ps7_post_config' command is executed.
07:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:06 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
07:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:14:06 INFO  : Memory regions updated for context APU
07:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:07 INFO  : 'con' command is executed.
07:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:14:07 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:14:29 INFO  : Disconnected from the channel tcfchan#37.
07:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:31 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:14:31 INFO  : 'jtag frequency' command is executed.
07:14:31 INFO  : Context for 'APU' is selected.
07:14:31 INFO  : System reset is completed.
07:14:34 INFO  : 'after 3000' command is executed.
07:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:14:35 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:14:35 INFO  : Context for 'APU' is selected.
07:14:35 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
07:14:35 INFO  : Context for 'APU' is selected.
07:14:35 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:14:35 INFO  : 'ps7_init' command is executed.
07:14:35 INFO  : 'ps7_post_config' command is executed.
07:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:35 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
07:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:14:35 INFO  : Memory regions updated for context APU
07:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:35 INFO  : 'con' command is executed.
07:14:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:14:35 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:14:46 INFO  : Checking for BSP changes to sync application flags for project 'Lab09p1SW'...
07:14:52 INFO  : Disconnected from the channel tcfchan#38.
07:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:53 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
07:14:53 INFO  : 'jtag frequency' command is executed.
07:14:53 INFO  : Context for 'APU' is selected.
07:14:53 INFO  : System reset is completed.
07:14:56 INFO  : 'after 3000' command is executed.
07:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
07:14:57 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit"
07:14:57 INFO  : Context for 'APU' is selected.
07:14:57 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa'.
07:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
07:14:57 INFO  : Context for 'APU' is selected.
07:14:57 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl' is done.
07:14:57 INFO  : 'ps7_init' command is executed.
07:14:57 INFO  : 'ps7_post_config' command is executed.
07:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:58 INFO  : The application '/home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
07:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab09/Lab09p1HW/export/Lab09p1HW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab09/Lab09p1SW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab09/Lab09p1SW/Debug/Lab09p1SW.elf
configparams force-mem-access 0
----------------End of Script----------------

07:14:58 INFO  : Memory regions updated for context APU
07:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:14:58 INFO  : 'con' command is executed.
07:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:14:58 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab09/.sdk/launch_scripts/single_application_debug/debugger_lab09p1sw-default.tcl'
07:18:25 INFO  : Disconnected from the channel tcfchan#39.
07:42:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab09/temp_xsdb_launch_script.tcl
07:42:23 INFO  : Registering command handlers for Vitis TCF services
07:42:25 INFO  : XSCT server has started successfully.
07:42:25 INFO  : plnx-install-location is set to ''
07:42:25 INFO  : Successfully done setting XSCT server connection channel  
07:42:25 INFO  : Successfully done setting workspace for the tool. 
07:42:25 INFO  : Successfully done query RDI_DATADIR 
