
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

          Version X-2005.09-SP4-2 for amd64 -- Jun 28, 2006
              Copyright (c) 1988-2006 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/slow.db'
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/fast.db'
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/tpz973gwc.db'
Loading db file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/tpz973gbc.db'
Initializing gui preferences from file  /home/andy/.synopsys_dv_prefs.tcl
source ../01_import.tcl
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'tpz973gwc'
  Loading link library 'gtech'
Loading verilog file '/home/andy/SYNOPSYS/lab3/lab3-1/design/CS.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/andy/SYNOPSYS/lab3/lab3-1/design/CS.v

Inferred memory devices in process
	in routine CS line 28 in file
		'/home/andy/SYNOPSYS/lab3/lab3-1/design/CS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       X8_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X9_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      X1_d_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X4_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X5_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X6_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X7_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CS line 43 in file
		'/home/andy/SYNOPSYS/lab3/lab3-1/design/CS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       S8_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S2_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S6_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S7_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S3_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S9_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S1_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S4_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|       S5_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CS line 56 in file
		'/home/andy/SYNOPSYS/lab3/lab3-1/design/CS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       Xt_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/andy/SYNOPSYS/lab3/lab3-1/design/CS.db:CS'
Loaded 1 design.
Current design is 'CS'.
Loading verilog file '/home/andy/SYNOPSYS/lab3/lab3-1/design/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/andy/SYNOPSYS/lab3/lab3-1/design/CHIP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/andy/SYNOPSYS/lab3/lab3-1/design/CHIP.db:CHIP'
Loaded 1 design.
Current design is 'CHIP'.
Current design is 'CS'.

  Linking design 'CS'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/andy/SYNOPSYS/lab3/lab3-1/design/CS.db, etc
  slow (library)              /home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/slow.db
  tpz973gwc (library)         /home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/tpz973gwc.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

# CORE Level Constraint
set cycle 20          ;	#clock period defined by designer
20
set t_in  10 	      ;	#input delay defined by designer
10
set t_out 0.5	      ;	#output delay defined by designer
0.5
set in_pad_delay  0.85
0.85
set out_pad_delay 4.91
4.91
set_operating_conditions -min fast  -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
set_wire_load_model -name tsmc18_wl10 -library slow
1
set_wire_load_mode  top
1
create_clock -period $cycle [get_ports clk]
1
set_dont_touch_network      [get_clocks clk]
1
set_fix_hold                [get_clocks clk]
1
set_clock_uncertainty  0.1  [get_clocks clk]
1
set_clock_latency      0.5  [get_clocks clk]
1
set_input_delay  [expr $t_in+$in_pad_delay]    -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay [expr $t_out+$out_pad_delay]  -clock clk [all_outputs]
1
set_load   [load_of  "tpz973gwc/PDO08CDG/I"]  [all_outputs]    
1
set_drive  [drive_of "tpz973gwc/PDIDGZ/C"]    [all_inputs]
1
set_max_fanout 6        [get_designs CS]
1
1
source ../02_compile.tcl
Current design is 'CS'.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | X-2005.09-DWBB_0604 |    *     |
| Licensed DW Building Blocks             | X-2005.09-DWBB_0604 |    *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PVSS3DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1DGZ' is unusable: unknown logic function.  (OPT-1022)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CS'
Warning: The trip points for the library named tpz973gwc differ from those in the library named slow. (TIM-164)
Warning: The trip points for the library named tpz973gbc differ from those in the library named slow. (TIM-164)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'CS_DW_cmp_0'
  Mapping 'CS_DW_cmp_1'
  Mapping 'CS_DW_cmp_2'
  Mapping 'CS_DW_cmp_3'
  Mapping 'CS_DW_cmp_4'
  Mapping 'CS_DW_cmp_5'
  Mapping 'CS_DW_cmp_6'
  Mapping 'CS_DW_cmp_7'
  Processing 'CS_DW01_sub_0'
  Processing 'CS_DW01_sub_1'
  Processing 'CS_DW01_sub_2'
  Processing 'CS_DW01_sub_3'
  Processing 'CS_DW01_sub_4'
  Processing 'CS_DW01_sub_5'
  Processing 'CS_DW01_sub_6'
  Processing 'CS_DW01_sub_7'
  Processing 'CS_DW01_sub_8'
  Allocating blocks in 'dp_cluster_1'
  Allocating blocks in 'dp_cluster_2'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_12' (rpl)
  Processing 'DW01_add_12'
  Building model 'DW01_sub_12' (rpl)
  Processing 'DW01_sub_12'
  Allocating blocks in 'dp_cluster_0'
  Building model 'DW01_add_13' (rpl)
  Processing 'DW01_add_13'
  Mapping 'CS_DW_mult_uns_0'
  Processing 'CS_DW01_add_0'
  Processing 'CS_DW01_sub_9'
  Processing 'CS_DW01_add_1'
  Mapping 'CS_DW_mult_uns_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list '( *SynLib-Eval or DesignWare )' to design 'CS'. (DDB-72)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  287530.0      0.00       0.0     333.0                          
    0:00:22  250292.5      4.94      44.6     333.0                          
    0:00:22  250247.5      4.39      41.1     333.0                          
    0:00:24  252465.0      1.61      14.0     323.0                          
    0:00:27  262772.4      0.08       0.3      12.0 Y[6]                     
    0:00:28  262855.5      0.00       0.0      12.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28  262855.5      0.00       0.0      12.0                          
    0:00:30  259489.7      0.00       0.0     148.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30  259489.7      0.00       0.0     148.4                          
    0:00:32  261012.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32  261012.5      0.00       0.0       0.0                          
    0:00:32  261012.5      0.00       0.0       0.0                          
    0:00:32  259180.4      0.00       0.0       0.0                          
    0:00:34  258046.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------
Accepted scan configuration for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted scan path specification for mode: Internal_scan
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port clk (45.0,55.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active high asynchronous control port reset. (TEST-266)
Warning: IO pad 'PVSS3DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVSS1DGZ' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1DGZ' is unusable: unknown logic function.  (OPT-1022)

Information: Starting test design rule checking. (TEST-222)
Test Design rule checking did not find violations
Information: Test design rule checking completed. (TEST-123)
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : CS
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:25:53 2008
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: se (no hookup pin)

  (l) shows cell scan-out drives a lockup latch
  (s) shows cell is a scan segment
  (t) shows cell has a true scan attribute
  (w) shows cell scan-out drives a wire


Scan chain 'chain1' (si --> so) contains 200 cells:

  S1_reg[0]                     (clk, 45.0, rising)
  S1_reg[1]                     
  S1_reg[2]                     
  S1_reg[3]                     
  S1_reg[4]                     
  S1_reg[5]                     
  S1_reg[6]                     
  S1_reg[7]                     
  S1_reg[8]                     
  S1_reg[9]                     
  S1_reg[10]                    
  S1_reg[11]                    
  S2_reg[0]                     
  S2_reg[1]                     
  S2_reg[2]                     
  S2_reg[3]                     
  S2_reg[4]                     
  S2_reg[5]                     
  S2_reg[6]                     
  S2_reg[7]                     
  S2_reg[8]                     
  S2_reg[9]                     
  S2_reg[10]                    
  S2_reg[11]                    
  S3_reg[0]                     
  S3_reg[1]                     
  S3_reg[2]                     
  S3_reg[3]                     
  S3_reg[4]                     
  S3_reg[5]                     
  S3_reg[6]                     
  S3_reg[7]                     
  S3_reg[8]                     
  S3_reg[9]                     
  S3_reg[10]                    
  S3_reg[11]                    
  S4_reg[0]                     
  S4_reg[1]                     
  S4_reg[2]                     
  S4_reg[3]                     
  S4_reg[4]                     
  S4_reg[5]                     
  S4_reg[6]                     
  S4_reg[7]                     
  S4_reg[8]                     
  S4_reg[9]                     
  S4_reg[10]                    
  S4_reg[11]                    
  S5_reg[0]                     
  S5_reg[1]                     
  S5_reg[2]                     
  S5_reg[3]                     
  S5_reg[4]                     
  S5_reg[5]                     
  S5_reg[6]                     
  S5_reg[7]                     
  S5_reg[8]                     
  S5_reg[9]                     
  S5_reg[10]                    
  S5_reg[11]                    
  S6_reg[0]                     
  S6_reg[1]                     
  S6_reg[2]                     
  S6_reg[3]                     
  S6_reg[4]                     
  S6_reg[5]                     
  S6_reg[6]                     
  S6_reg[7]                     
  S6_reg[8]                     
  S6_reg[9]                     
  S6_reg[10]                    
  S6_reg[11]                    
  S7_reg[0]                     
  S7_reg[1]                     
  S7_reg[2]                     
  S7_reg[3]                     
  S7_reg[4]                     
  S7_reg[5]                     
  S7_reg[6]                     
  S7_reg[7]                     
  S7_reg[8]                     
  S7_reg[9]                     
  S7_reg[10]                    
  S7_reg[11]                    
  S8_reg[0]                     
  S8_reg[1]                     
  S8_reg[2]                     
  S8_reg[3]                     
  S8_reg[4]                     
  S8_reg[5]                     
  S8_reg[6]                     
  S8_reg[7]                     
  S8_reg[8]                     
  S8_reg[9]                     
  S8_reg[10]                    
  S8_reg[11]                    
  S9_reg[0]                     
  S9_reg[1]                     
  S9_reg[2]                     
  S9_reg[3]                     
  S9_reg[4]                     
  S9_reg[5]                     
  S9_reg[6]                     
  S9_reg[7]                     
  S9_reg[8]                     
  S9_reg[9]                     
  S9_reg[10]                    
  S9_reg[11]                    
  X1_d_reg[0]                   
  X1_d_reg[1]                   
  X1_d_reg[2]                   
  X1_d_reg[3]                   
  X1_d_reg[4]                   
  X1_d_reg[5]                   
  X1_d_reg[6]                   
  X1_d_reg[7]                   
  X1_reg[0]                     
  X1_reg[1]                     
  X1_reg[2]                     
  X1_reg[3]                     
  X1_reg[4]                     
  X1_reg[5]                     
  X1_reg[6]                     
  X1_reg[7]                     
  X2_reg[0]                     
  X2_reg[1]                     
  X2_reg[2]                     
  X2_reg[3]                     
  X2_reg[4]                     
  X2_reg[5]                     
  X2_reg[6]                     
  X2_reg[7]                     
  X3_reg[0]                     
  X3_reg[1]                     
  X3_reg[2]                     
  X3_reg[3]                     
  X3_reg[4]                     
  X3_reg[5]                     
  X3_reg[6]                     
  X3_reg[7]                     
  X4_reg[0]                     
  X4_reg[1]                     
  X4_reg[2]                     
  X4_reg[3]                     
  X4_reg[4]                     
  X4_reg[5]                     
  X4_reg[6]                     
  X4_reg[7]                     
  X5_reg[0]                     
  X5_reg[1]                     
  X5_reg[2]                     
  X5_reg[3]                     
  X5_reg[4]                     
  X5_reg[5]                     
  X5_reg[6]                     
  X5_reg[7]                     
  X6_reg[0]                     
  X6_reg[1]                     
  X6_reg[2]                     
  X6_reg[3]                     
  X6_reg[4]                     
  X6_reg[5]                     
  X6_reg[6]                     
  X6_reg[7]                     
  X7_reg[0]                     
  X7_reg[1]                     
  X7_reg[2]                     
  X7_reg[3]                     
  X7_reg[4]                     
  X7_reg[5]                     
  X7_reg[6]                     
  X7_reg[7]                     
  X8_reg[0]                     
  X8_reg[1]                     
  X8_reg[2]                     
  X8_reg[3]                     
  X8_reg[4]                     
  X8_reg[5]                     
  X8_reg[6]                     
  X8_reg[7]                     
  X9_reg[0]                     
  X9_reg[1]                     
  X9_reg[2]                     
  X9_reg[3]                     
  X9_reg[4]                     
  X9_reg[5]                     
  X9_reg[6]                     
  X9_reg[7]                     
  Xt_reg[0]                     
  Xt_reg[1]                     
  Xt_reg[2]                     
  Xt_reg[3]                     
  Xt_reg[4]                     
  Xt_reg[5]                     
  Xt_reg[6]                     
  Xt_reg[7]                     
  Xt_reg[8]                     
  Xt_reg[9]                     
  Xt_reg[10]                    
  Xt_reg[11]                    

  Scan signals:
    test_scan_in: si (no hookup pin)
    test_scan_out: so (no hookup pin)


****************************************

No user-defined segments


No multibit segments


****************************************

No cells have scan true

No cells have scan false


No tristate nets.

No bidirectionals.


************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 200 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 200 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)

Information: Starting test design rule checking. (TEST-222)
Test Design rule checking did not find violations
Information: Test design rule checking completed. (TEST-123)
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
  Beginning Mapping Optimizations
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_fanout)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37  267932.3      0.00       0.0     176.0 __test_se__              
    0:00:37  267932.3      0.00       0.0     176.0 __test_se__              
    0:00:37  267932.3      0.00       0.0     176.0 __test_se__              
    0:00:37  268185.3      0.00       0.0     164.0 net16023                 
    0:00:37  268185.3      0.00       0.0     164.0 net16023                 
    0:00:37  268438.3      0.00       0.0     154.0 net16031                 
    0:00:37  268438.3      0.00       0.0     154.0 net16031                 
    0:00:38  268691.3      0.00       0.0     144.0 net16035                 
    0:00:38  268691.3      0.00       0.0     144.0 net16035                 
    0:00:38  268944.3      0.00       0.0     134.0 net16039                 
    0:00:38  268944.3      0.00       0.0     134.0 net16039                 
    0:00:38  269197.3      0.00       0.0     124.0 net16043                 
    0:00:38  269197.3      0.00       0.0     124.0 net16043                 
    0:00:38  269450.3      0.00       0.0     114.0 net16046                 
    0:00:38  269450.3      0.00       0.0     114.0 net16046                 
    0:00:38  269829.8      0.00       0.0     104.0 __test_se__              
    0:00:38  269829.8      0.00       0.0     104.0 __test_se__              
    0:00:38  269829.8      0.00       0.0     104.0 __test_se__              
    0:00:38  270082.8      0.00       0.0      94.0 net16047                 
    0:00:38  270082.8      0.00       0.0      94.0 net16047                 
    0:00:38  270335.8      0.00       0.0      83.0 net16051                 
    0:00:38  270335.8      0.00       0.0      83.0 net16051                 
    0:00:38  270588.8      0.00       0.0      72.0 net16046                 
    0:00:38  270588.8      0.00       0.0      72.0 net16046                 
    0:00:38  270841.8      0.00       0.0      62.0 net16050                 
    0:00:38  270841.8      0.00       0.0      62.0 net16050                 
    0:00:38  271094.8      0.00       0.0      52.0 net16023                 
    0:00:38  271094.8      0.00       0.0      52.0 net16023                 
    0:00:38  271347.8      0.00       0.0      44.0 net16055                 
    0:00:38  271347.8      0.00       0.0      44.0 net16055                 
    0:00:38  271600.8      0.00       0.0      36.0 net16065                 
    0:00:38  271600.8      0.00       0.0      36.0 net16065                 
    0:00:38  271853.8      0.00       0.0      29.0 net16051                 
    0:00:38  271853.8      0.00       0.0      29.0 net16051                 
    0:00:38  272106.8      0.00       0.0      20.0 net16064                 
    0:00:38  272106.8      0.00       0.0      20.0 net16064                 
    0:00:38  272359.8      0.00       0.0      13.0 net16043                 
    0:00:38  272359.8      0.00       0.0      13.0 net16043                 
    0:00:38  272612.8      0.00       0.0       6.0 net16030                 
    0:00:38  272612.8      0.00       0.0       6.0 net16030                 
    0:00:38  272739.3      0.00       0.0       0.0 net16056                 
    0:00:38  272739.3      0.00       0.0       0.0 net16056                 
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 200 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 200 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 13920 faults were added to fault list.
 0            7052   5036        2/0/12    63.71%      0.03
 0            2143   2893        2/0/25    79.15%      0.06
 0             836   2052        7/0/42    85.21%      0.10
 0             361   1683       12/0/63    87.86%      0.14
 0             222   1451       20/0/90    89.53%      0.18
 0             236   1179      54/0/122    91.47%      0.23
 0             201    915      93/0/190    93.35%      0.31
 0             143    733     117/0/257    94.66%      0.39
 0             139    554     144/0/305    95.95%      0.45
 0              30    524     144/0/355    96.17%      0.50
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      13151
 Possibly detected                PT          0
 Undetectable                     UD        245
 ATPG untestable                  AU          0
 Not detected                     ND        524
 -----------------------------------------------
 total faults                             13920
 test coverage                            96.17%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
 
****************************************
Report : Scan path
Design : CS
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:25:57 2008
****************************************

========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================

========================================
AS SPECIFIED BY USER
========================================


========================================
AS BUILT BY insert_dft
========================================

Scan_path    Len   ScanDataIn  ScanDataOut ScanEnable  MasterClock SlaveClock
-----------  ----- ----------- ----------- ----------- ----------- -----------
I chain1     200   si          so          se          clk         -

 
****************************************
Report : Scan path
Design : CS
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:25:57 2008
****************************************

========================================
TEST MODE: Internal_scan
VIEW     : Existing DFT
========================================

========================================
AS SPECIFIED BY USER
========================================


========================================
AS BUILT BY insert_dft
========================================

Scan_path     Cell_#    Instance_name            Clocks
---------     ------    -------------            ------
I chain1      0         S1_reg[0]                clk 
              1         S1_reg[1]
              2         S1_reg[2]
              3         S1_reg[3]
              4         S1_reg[4]
              5         S1_reg[5]
              6         S1_reg[6]
              7         S1_reg[7]
              8         S1_reg[8]
              9         S1_reg[9]
              10        S1_reg[10]
              11        S1_reg[11]
              12        S2_reg[0]
              13        S2_reg[1]
              14        S2_reg[2]
              15        S2_reg[3]
              16        S2_reg[4]
              17        S2_reg[5]
              18        S2_reg[6]
              19        S2_reg[7]
              20        S2_reg[8]
              21        S2_reg[9]
              22        S2_reg[10]
              23        S2_reg[11]
              24        S3_reg[0]
              25        S3_reg[1]
              26        S3_reg[2]
              27        S3_reg[3]
              28        S3_reg[4]
              29        S3_reg[5]
              30        S3_reg[6]
              31        S3_reg[7]
              32        S3_reg[8]
              33        S3_reg[9]
              34        S3_reg[10]
              35        S3_reg[11]
              36        S4_reg[0]
              37        S4_reg[1]
              38        S4_reg[2]
              39        S4_reg[3]
              40        S4_reg[4]
              41        S4_reg[5]
              42        S4_reg[6]
              43        S4_reg[7]
              44        S4_reg[8]
              45        S4_reg[9]
              46        S4_reg[10]
              47        S4_reg[11]
              48        S5_reg[0]
              49        S5_reg[1]
              50        S5_reg[2]
              51        S5_reg[3]
              52        S5_reg[4]
              53        S5_reg[5]
              54        S5_reg[6]
              55        S5_reg[7]
              56        S5_reg[8]
              57        S5_reg[9]
              58        S5_reg[10]
              59        S5_reg[11]
              60        S6_reg[0]
              61        S6_reg[1]
              62        S6_reg[2]
              63        S6_reg[3]
              64        S6_reg[4]
              65        S6_reg[5]
              66        S6_reg[6]
              67        S6_reg[7]
              68        S6_reg[8]
              69        S6_reg[9]
              70        S6_reg[10]
              71        S6_reg[11]
              72        S7_reg[0]
              73        S7_reg[1]
              74        S7_reg[2]
              75        S7_reg[3]
              76        S7_reg[4]
              77        S7_reg[5]
              78        S7_reg[6]
              79        S7_reg[7]
              80        S7_reg[8]
              81        S7_reg[9]
              82        S7_reg[10]
              83        S7_reg[11]
              84        S8_reg[0]
              85        S8_reg[1]
              86        S8_reg[2]
              87        S8_reg[3]
              88        S8_reg[4]
              89        S8_reg[5]
              90        S8_reg[6]
              91        S8_reg[7]
              92        S8_reg[8]
              93        S8_reg[9]
              94        S8_reg[10]
              95        S8_reg[11]
              96        S9_reg[0]
              97        S9_reg[1]
              98        S9_reg[2]
              99        S9_reg[3]
              100       S9_reg[4]
              101       S9_reg[5]
              102       S9_reg[6]
              103       S9_reg[7]
              104       S9_reg[8]
              105       S9_reg[9]
              106       S9_reg[10]
              107       S9_reg[11]
              108       X1_d_reg[0]
              109       X1_d_reg[1]
              110       X1_d_reg[2]
              111       X1_d_reg[3]
              112       X1_d_reg[4]
              113       X1_d_reg[5]
              114       X1_d_reg[6]
              115       X1_d_reg[7]
              116       X1_reg[0]
              117       X1_reg[1]
              118       X1_reg[2]
              119       X1_reg[3]
              120       X1_reg[4]
              121       X1_reg[5]
              122       X1_reg[6]
              123       X1_reg[7]
              124       X2_reg[0]
              125       X2_reg[1]
              126       X2_reg[2]
              127       X2_reg[3]
              128       X2_reg[4]
              129       X2_reg[5]
              130       X2_reg[6]
              131       X2_reg[7]
              132       X3_reg[0]
              133       X3_reg[1]
              134       X3_reg[2]
              135       X3_reg[3]
              136       X3_reg[4]
              137       X3_reg[5]
              138       X3_reg[6]
              139       X3_reg[7]
              140       X4_reg[0]
              141       X4_reg[1]
              142       X4_reg[2]
              143       X4_reg[3]
              144       X4_reg[4]
              145       X4_reg[5]
              146       X4_reg[6]
              147       X4_reg[7]
              148       X5_reg[0]
              149       X5_reg[1]
              150       X5_reg[2]
              151       X5_reg[3]
              152       X5_reg[4]
              153       X5_reg[5]
              154       X5_reg[6]
              155       X5_reg[7]
              156       X6_reg[0]
              157       X6_reg[1]
              158       X6_reg[2]
              159       X6_reg[3]
              160       X6_reg[4]
              161       X6_reg[5]
              162       X6_reg[6]
              163       X6_reg[7]
              164       X7_reg[0]
              165       X7_reg[1]
              166       X7_reg[2]
              167       X7_reg[3]
              168       X7_reg[4]
              169       X7_reg[5]
              170       X7_reg[6]
              171       X7_reg[7]
              172       X8_reg[0]
              173       X8_reg[1]
              174       X8_reg[2]
              175       X8_reg[3]
              176       X8_reg[4]
              177       X8_reg[5]
              178       X8_reg[6]
              179       X8_reg[7]
              180       X9_reg[0]
              181       X9_reg[1]
              182       X9_reg[2]
              183       X9_reg[3]
              184       X9_reg[4]
              185       X9_reg[5]
              186       X9_reg[6]
              187       X9_reg[7]
              188       Xt_reg[0]
              189       Xt_reg[1]
              190       Xt_reg[2]
              191       Xt_reg[3]
              192       Xt_reg[4]
              193       Xt_reg[5]
              194       Xt_reg[6]
              195       Xt_reg[7]
              196       Xt_reg[8]
              197       Xt_reg[9]
              198       Xt_reg[10]
              199       Xt_reg[11]

Writing test protocol file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/run/chip_syn.spf' for mode 'Internal_scan'...
1
source ../03_output.tcl
Current design is 'CHIP'.
# CHIP Level Constraint
set cycle 20          ;	#clock period defined by designer
20
set t_in  10 	      ;	#input delay defined by designer
10
set t_out 0.5	      ;	#output delay defined by designer
0.5
set_operating_conditions  -min fast   -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
set_wire_load_model -name tsmc18_wl10 -library slow
1
set_wire_load_mode  top
1
create_clock -period $cycle    [get_ports clk]
1
set_clock_uncertainty  0.1     [get_clocks clk]
1
set_clock_latency      0.5     [get_clocks clk]
1
set_input_transition   0.5     [all_inputs]
1
set_clock_transition   0.2     [all_clocks]
1
set_input_delay  $t_in  -clock clk [remove_from_collection [all_inputs] [get_clocks clk]]
1
set_output_delay $t_out -clock clk [all_outputs]
1
set_load   40    [all_outputs]    
1
set_case_analysis 0 [get_ports se]
1
#set_propagated_clock [get_clocks clk]
#set_operating_conditions -min fast -max slow
Removing port 'CI' from design 'CS_DW01_sub_0'
Removing port 'CO' from design 'CS_DW01_sub_0'
Removing port 'TC' from design 'CS_DW_cmp_8'
Removing port 'GE_LT' from design 'CS_DW_cmp_8'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_8'
Removing port 'EQ_NE' from design 'CS_DW_cmp_8'
Removing port 'TC' from design 'CS_DW_cmp_0'
Removing port 'GE_LT' from design 'CS_DW_cmp_0'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_0'
Removing port 'EQ_NE' from design 'CS_DW_cmp_0'
Removing port 'TC' from design 'CS_DW_cmp_9'
Removing port 'GE_LT' from design 'CS_DW_cmp_9'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_9'
Removing port 'EQ_NE' from design 'CS_DW_cmp_9'
Removing port 'TC' from design 'CS_DW_cmp_1'
Removing port 'GE_LT' from design 'CS_DW_cmp_1'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_1'
Removing port 'EQ_NE' from design 'CS_DW_cmp_1'
Removing port 'TC' from design 'CS_DW_cmp_5'
Removing port 'GE_LT' from design 'CS_DW_cmp_5'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_5'
Removing port 'EQ_NE' from design 'CS_DW_cmp_5'
Removing port 'TC' from design 'CS_DW_cmp_10'
Removing port 'GE_LT' from design 'CS_DW_cmp_10'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_10'
Removing port 'EQ_NE' from design 'CS_DW_cmp_10'
Removing port 'TC' from design 'CS_DW_cmp_2'
Removing port 'GE_LT' from design 'CS_DW_cmp_2'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_2'
Removing port 'EQ_NE' from design 'CS_DW_cmp_2'
Removing port 'TC' from design 'CS_DW_cmp_11'
Removing port 'GE_LT' from design 'CS_DW_cmp_11'
Removing port 'GE_GT_EQ' from design 'CS_DW_cmp_11'
Removing port 'EQ_NE' from design 'CS_DW_cmp_11'
Removing port 'CI' from design 'CS_DW01_add_3'
Removing port 'CO' from design 'CS_DW01_add_3'
Removing port 'A[12]' from design 'CS_DW01_add_0'
Removing port 'B[12]' from design 'CS_DW01_add_0'
Removing port 'CI' from design 'CS_DW01_add_0'
Removing port 'SUM[2]' from design 'CS_DW01_add_0'
Removing port 'SUM[1]' from design 'CS_DW01_add_0'
Removing port 'SUM[0]' from design 'CS_DW01_add_0'
Removing port 'CO' from design 'CS_DW01_add_0'
Removing port 'CI' from design 'CS_DW01_sub_7'
Removing port 'CO' from design 'CS_DW01_sub_7'
Removing port 'CI' from design 'CS_DW01_sub_3'
Removing port 'CO' from design 'CS_DW01_sub_3'
Removing port 'CI' from design 'CS_DW01_sub_6'
Removing port 'CO' from design 'CS_DW01_sub_6'
Removing port 'CI' from design 'CS_DW01_sub_5'
Removing port 'CO' from design 'CS_DW01_sub_5'
Removing port 'CI' from design 'CS_DW01_sub_1'
Removing port 'CO' from design 'CS_DW01_sub_1'
Removing port 'CI' from design 'CS_DW01_sub_4'
Removing port 'CO' from design 'CS_DW01_sub_4'
Removing port 'CI' from design 'CS_DW01_sub_8'
Removing port 'CO' from design 'CS_DW01_sub_8'
Removing port 'CI' from design 'CS_DW01_sub_2'
Removing port 'CO' from design 'CS_DW01_sub_2'
Writing ddc file 'cs_syn.ddc'.
Writing verilog file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/run/cs_syn.vg'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/run/chip.sdf'. (WT-3)
1
1
design_vision-xg-t> design_vision-xg-t> uplevel #0 report_area -nosplit
Information: Updating design information... (UID-85)
 
****************************************
Report : area
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:27:12 2008
****************************************

Library(s) Used:

    tpz973gwc (File: /home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/tpz973gwc.db)
    slow (File: /home/andy/SYNOPSYS/lab3/lab3-1/syn_dc/model/slow.db)

Number of ports:               23
Number of nets:                46
Number of cells:               24
Number of references:           3

Combinational area:       254398.031250
Noncombinational area:    18614.566406
Net Interconnect area:    217001.093750

Total cell area:          273011.593750
Total area:               490012.687500
design_vision-xg-t> uplevel #0 report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : CHIP
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:27:46 2008
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: core/X9_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Y[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc18_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.5000     0.5000
  core/X9_reg_0_/CK (SDFFRX4)                           0.0000     0.5000 r
  core/X9_reg_0_/QN (SDFFRX4)                           0.5278     1.0278 f
  core/U756/Y (NAND2X4)                                 0.1854     1.2132 r
  core/U759/Y (XOR3X4)                                  0.3558     1.5690 r
  core/add_0_root_sub_0_root_sub_11/B[1] (CS_DW01_add_3)
                                                        0.0000     1.5690 r
  core/add_0_root_sub_0_root_sub_11/U111/Y (NAND2X2)    0.1791     1.7480 f
  core/add_0_root_sub_0_root_sub_11/U11/Y (OAI21X4)     0.1721     1.9201 r
  core/add_0_root_sub_0_root_sub_11/U118/Y (INVX8)      0.0602     1.9803 f
  core/add_0_root_sub_0_root_sub_11/U97/Y (NOR2X2)      0.1636     2.1439 r
  core/add_0_root_sub_0_root_sub_11/U120/Y (OR2X4)      0.1988     2.3427 r
  core/add_0_root_sub_0_root_sub_11/U134/Y (AOI21X2)    0.1277     2.4704 f
  core/add_0_root_sub_0_root_sub_11/U99/Y (BUFX8)       0.1680     2.6384 f
  core/add_0_root_sub_0_root_sub_11/U32/Y (OAI21X4)     0.2454     2.8838 r
  core/add_0_root_sub_0_root_sub_11/U40/Y (AOI21X4)     0.1742     3.0580 f
  core/add_0_root_sub_0_root_sub_11/U46/Y (OAI21X4)     0.2592     3.3172 r
  core/add_0_root_sub_0_root_sub_11/U116/Y (INVX3)      0.1651     3.4823 f
  core/add_0_root_sub_0_root_sub_11/U122/Y (OAI21X4)    0.1867     3.6690 r
  core/add_0_root_sub_0_root_sub_11/U62/Y (XNOR2X4)     0.3184     3.9874 r
  core/add_0_root_sub_0_root_sub_11/SUM[8] (CS_DW01_add_3)
                                                        0.0000     3.9874 r
  core/U740/Y (INVX8)                                   0.0896     4.0770 f
  core/U605/Y (CLKINVX12)                               0.2844     4.3614 r
  core/sub_17/A[8] (CS_DW01_sub_8)                      0.0000     4.3614 r
  core/sub_17/U107/Y (NAND2X2)                          0.1849     4.5463 f
  core/sub_17/U95/Y (OAI21X4)                           0.2170     4.7634 r
  core/sub_17/U79/Y (AOI21X4)                           0.1010     4.8643 f
  core/sub_17/U85/Y (OAI21X4)                           0.1824     5.0468 r
  core/sub_17/U120/Y (XNOR2X4)                          0.3447     5.3915 r
  core/sub_17/DIFF[11] (CS_DW01_sub_8)                  0.0000     5.3915 r
  core/U683/Y (BUFX12)                                  0.1591     5.5506 r
  core/U808/Y (INVXL)                                   0.1135     5.6641 f
  core/U465/Y (INVX1)                                   0.3076     5.9717 r
  core/lt_77/B[11] (CS_DW_cmp_5)                        0.0000     5.9717 r
  core/lt_77/U67/Y (INVX1)                              0.2430     6.2147 f
  core/lt_77/U61/Y (NOR2X2)                             0.2933     6.5079 r
  core/lt_77/U78/Y (NOR2X2)                             0.1527     6.6606 f
  core/lt_77/U48/Y (AOI21X4)                            0.2297     6.8903 r
  core/lt_77/GE_LT_GT_LE (CS_DW_cmp_5)                  0.0000     6.8903 r
  core/U689/Y (INVX8)                                   0.0924     6.9828 f
  core/U448/Y (INVX4)                                   0.1247     7.1074 r
  core/U936/Y (MXI2X4)                                  0.2194     7.3269 f
  core/U723/Y (BUFX12)                                  0.2022     7.5291 f
  core/U911/Y (NAND2X2)                                 0.2581     7.7871 r
  core/lt_83/A[9] (CS_DW_cmp_1)                         0.0000     7.7871 r
  core/lt_83/U76/Y (NOR2X4)                             0.1262     7.9133 f
  core/lt_83/U101/Y (NOR2X1)                            0.2269     8.1403 r
  core/lt_83/U73/Y (NAND2X1)                            0.1751     8.3153 f
  core/lt_83/U94/Y (NOR2X2)                             0.2288     8.5442 r
  core/lt_83/U48/Y (AOI21X4)                            0.1312     8.6754 f
  core/lt_83/GE_LT_GT_LE (CS_DW_cmp_1)                  0.0000     8.6754 f
  core/U711/Y (INVX8)                                   0.1218     8.7972 r
  core/U712/Y (CLKINVX4)                                0.1565     8.9537 f
  core/U829/Y (MXI2X2)                                  0.2938     9.2475 r
  core/U827/Y (CLKINVX3)                                0.1222     9.3698 f
  core/lt_87/B[7] (CS_DW_cmp_0)                         0.0000     9.3698 f
  core/lt_87/U72/Y (CLKINVX3)                           0.1396     9.5093 r
  core/lt_87/U83/Y (NOR2X4)                             0.0833     9.5926 f
  core/lt_87/U97/Y (NOR2X2)                             0.3200     9.9126 r
  core/lt_87/U90/Y (NAND2X2)                            0.1573    10.0699 f
  core/lt_87/U31/Y (OAI21X4)                            0.2067    10.2766 r
  core/lt_87/U48/Y (AOI21X4)                            0.1258    10.4024 f
  core/lt_87/GE_LT_GT_LE (CS_DW_cmp_0)                  0.0000    10.4024 f
  core/U728/Y (INVX8)                                   0.1554    10.5579 r
  core/U730/Y (INVX8)                                   0.0944    10.6523 f
  core/U731/Y (MXI2X2)                                  0.2333    10.8856 f
  core/lt_91/A[7] (CS_DW_cmp_8)                         0.0000    10.8856 f
  core/lt_91/U87/Y (NOR2X2)                             0.2745    11.1602 r
  core/lt_91/U84/Y (OAI21X1)                            0.1827    11.3428 f
  core/lt_91/U69/Y (AOI21X2)                            0.2494    11.5922 r
  core/lt_91/U76/Y (OAI21X4)                            0.1208    11.7130 f
  core/lt_91/U48/Y (AOI21X4)                            0.2003    11.9133 r
  core/lt_91/U61/Y (BUFX20)                             0.1753    12.0886 r
  core/lt_91/GE_LT_GT_LE (CS_DW_cmp_8)                  0.0000    12.0886 r
  core/U755/Y (MXI2X2)                                  0.2245    12.3131 r
  core/U897/Y (INVX4)                                   0.1544    12.4675 f
  core/U816/Y (NAND2X1)                                 0.2502    12.7177 r
  core/U938/Y (OAI21X4)                                 0.1481    12.8657 f
  core/U939/Y (AOI22X4)                                 0.2301    13.0958 r
  core/U409/Y (OAI21X4)                                 0.1285    13.2243 f
  core/U940/Y (OAI2BB1X4)                               0.2665    13.4908 f
  core/U912/Y (NAND2BX2)                                0.1836    13.6744 r
  core/U511/Y (XOR2X4)                                  0.2718    13.9461 f
  core/add_25/B_9_ (CS_DW01_add_0)                      0.0000    13.9461 f
  core/add_25/U66/Y (NOR2X4)                            0.2173    14.1635 r
  core/add_25/U105/Y (INVXL)                            0.1774    14.3408 f
  core/add_25/U110/Y (NAND2X2)                          0.1593    14.5002 r
  core/add_25/U126/Y (XOR2X2)                           0.2721    14.7723 f
  core/add_25/SUM_9_ (CS_DW01_add_0)                    0.0000    14.7723 f
  core/U492/Y (BUFX4)                                   0.2187    14.9911 f
  core/Y[6] (CS)                                        0.0000    14.9911 f
  opad_Y6/PAD (PDO08CDG)                                4.8869    19.8779 f
  Y[6] (out)                                            0.0002    19.8781 f
  data arrival time                                               19.8781

  clock clk (rise edge)                                20.0000    20.0000
  clock network delay (ideal)                           0.5000    20.5000
  clock uncertainty                                    -0.1000    20.4000
  output external delay                                -0.5000    19.9000
  data required time                                              19.9000
  --------------------------------------------------------------------------
  data required time                                              19.9000
  data arrival time                                              -19.8781
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0219


design_vision-xg-t> current_design /home/andy/SYNOPSYS/lab3/lab3-1/design/CS.db:CS
Current design is 'CS'.
design_vision-xg-t> uplevel #0 report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : CS
Version: X-2005.09-SP4-2
Date   : Thu Jun 19 18:28:16 2008
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: X1_d_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Y[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CS                 tsmc18_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.5000     0.5000
  X1_d_reg_1_/CK (SDFFRHQX4)                            0.0000     0.5000 r
  X1_d_reg_1_/Q (SDFFRHQX4)                             0.4094     0.9094 r
  U765/Y (INVX2)                                        0.1630     1.0724 f
  U902/Y (OAI21X4)                                      0.1935     1.2659 r
  U766/Y (OAI2BB1X4)                                    0.0976     1.3635 f
  U925/Y (OAI2BB1X4)                                    0.2244     1.5879 f
  U926/Y (OAI21X4)                                      0.1103     1.6982 r
  U927/Y (OAI2BB1X4)                                    0.1163     1.8146 f
  U598/Y (AOI2BB2X4)                                    0.2631     2.0777 r
  U924/Y (XOR3X2)                                       0.5075     2.5852 f
  add_0_root_sub_0_root_sub_11/B[5] (CS_DW01_add_3)     0.0000     2.5852 f
  add_0_root_sub_0_root_sub_11/U138/Y (OR2X4)           0.2818     2.8670 f
  add_0_root_sub_0_root_sub_11/U40/Y (AOI21X4)          0.2697     3.1367 r
  add_0_root_sub_0_root_sub_11/U46/Y (OAI21X4)          0.1575     3.2942 f
  add_0_root_sub_0_root_sub_11/U61/Y (AOI21X4)          0.3164     3.6106 r
  add_0_root_sub_0_root_sub_11/U68/Y (XOR2X4)           0.3398     3.9504 r
  add_0_root_sub_0_root_sub_11/SUM[9] (CS_DW01_add_3)   0.0000     3.9504 r
  U701/Y (INVX8)                                        0.1073     4.0577 f
  U496/Y (INVX4)                                        0.2261     4.2838 r
  sub_17/A[9] (CS_DW01_sub_8)                           0.0000     4.2838 r
  sub_17/U96/Y (NAND2X1)                                0.2823     4.5661 f
  sub_17/U95/Y (OAI21X4)                                0.1529     4.7190 r
  sub_17/U79/Y (AOI21X4)                                0.1010     4.8200 f
  sub_17/U85/Y (OAI21X4)                                0.1824     5.0024 r
  sub_17/U120/Y (XNOR2X4)                               0.3447     5.3471 r
  sub_17/DIFF[11] (CS_DW01_sub_8)                       0.0000     5.3471 r
  U683/Y (BUFX12)                                       0.1591     5.5062 r
  U808/Y (INVXL)                                        0.1135     5.6198 f
  U465/Y (INVX1)                                        0.3076     5.9273 r
  lt_77/B[11] (CS_DW_cmp_5)                             0.0000     5.9273 r
  lt_77/U67/Y (INVX1)                                   0.2430     6.1703 f
  lt_77/U61/Y (NOR2X2)                                  0.2933     6.4636 r
  lt_77/U78/Y (NOR2X2)                                  0.1527     6.6162 f
  lt_77/U48/Y (AOI21X4)                                 0.2297     6.8460 r
  lt_77/GE_LT_GT_LE (CS_DW_cmp_5)                       0.0000     6.8460 r
  U689/Y (INVX8)                                        0.0924     6.9384 f
  U448/Y (INVX4)                                        0.1247     7.0631 r
  U936/Y (MXI2X4)                                       0.2194     7.2825 f
  U723/Y (BUFX12)                                       0.2022     7.4847 f
  U911/Y (NAND2X2)                                      0.2581     7.7428 r
  lt_83/A[9] (CS_DW_cmp_1)                              0.0000     7.7428 r
  lt_83/U76/Y (NOR2X4)                                  0.1262     7.8690 f
  lt_83/U101/Y (NOR2X1)                                 0.2269     8.0959 r
  lt_83/U73/Y (NAND2X1)                                 0.1751     8.2710 f
  lt_83/U94/Y (NOR2X2)                                  0.2288     8.4998 r
  lt_83/U48/Y (AOI21X4)                                 0.1312     8.6310 f
  lt_83/GE_LT_GT_LE (CS_DW_cmp_1)                       0.0000     8.6310 f
  U711/Y (INVX8)                                        0.1218     8.7528 r
  U712/Y (CLKINVX4)                                     0.1565     8.9093 f
  U829/Y (MXI2X2)                                       0.2938     9.2031 r
  U827/Y (CLKINVX3)                                     0.1222     9.3254 f
  lt_87/B[7] (CS_DW_cmp_0)                              0.0000     9.3254 f
  lt_87/U72/Y (CLKINVX3)                                0.1396     9.4650 r
  lt_87/U83/Y (NOR2X4)                                  0.0833     9.5482 f
  lt_87/U97/Y (NOR2X2)                                  0.3200     9.8682 r
  lt_87/U90/Y (NAND2X2)                                 0.1573    10.0255 f
  lt_87/U31/Y (OAI21X4)                                 0.2067    10.2323 r
  lt_87/U48/Y (AOI21X4)                                 0.1258    10.3581 f
  lt_87/GE_LT_GT_LE (CS_DW_cmp_0)                       0.0000    10.3581 f
  U728/Y (INVX8)                                        0.1554    10.5135 r
  U730/Y (INVX8)                                        0.0944    10.6079 f
  U731/Y (MXI2X2)                                       0.2333    10.8412 f
  lt_91/A[7] (CS_DW_cmp_8)                              0.0000    10.8412 f
  lt_91/U87/Y (NOR2X2)                                  0.2745    11.1158 r
  lt_91/U84/Y (OAI21X1)                                 0.1827    11.2984 f
  lt_91/U69/Y (AOI21X2)                                 0.2494    11.5478 r
  lt_91/U76/Y (OAI21X4)                                 0.1208    11.6686 f
  lt_91/U48/Y (AOI21X4)                                 0.2003    11.8690 r
  lt_91/U61/Y (BUFX20)                                  0.1753    12.0443 r
  lt_91/GE_LT_GT_LE (CS_DW_cmp_8)                       0.0000    12.0443 r
  U755/Y (MXI2X2)                                       0.2245    12.2687 r
  U897/Y (INVX4)                                        0.1544    12.4231 f
  add_25/B_1_ (CS_DW01_add_0)                           0.0000    12.4231 f
  add_25/U86/Y (OR2X1)                                  0.3434    12.7666 f
  add_25/U111/Y (AOI21X2)                               0.2702    13.0367 r
  add_25/U90/Y (OAI21X4)                                0.1415    13.1782 f
  add_25/U28/Y (AOI21X4)                                0.2453    13.4235 r
  add_25/U34/Y (OAI21X4)                                0.1182    13.5417 f
  add_25/U42/Y (AOI21X4)                                0.2374    13.7791 r
  add_25/U48/Y (OAI21X4)                                0.1355    13.9146 f
  add_25/U56/Y (AOI21X4)                                0.2176    14.1322 r
  add_25/U62/Y (OAI21X4)                                0.1345    14.2667 f
  add_25/U118/Y (AOI21X4)                               0.2203    14.4869 r
  add_25/U125/Y (XOR2X2)                                0.3363    14.8232 r
  add_25/SUM_11_ (CS_DW01_add_0)                        0.0000    14.8232 r
  U607/Y (BUFX8)                                        0.1662    14.9894 r
  Y[8] (out)                                            0.0000    14.9894 r
  data arrival time                                               14.9894

  clock clk (rise edge)                                20.0000    20.0000
  clock network delay (ideal)                           0.5000    20.5000
  clock uncertainty                                    -0.1000    20.4000
  output external delay                                -5.4100    14.9900
  data required time                                              14.9900
  --------------------------------------------------------------------------
  data required time                                              14.9900
  data arrival time                                              -14.9894
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0006


design_vision-xg-t> 
To restore the GUI, type gui_start.
design_vision-xg-t> exit

Thank you...
