# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/quartus/bin64/Projetos/Lab3_Logica/cont4_mod10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Cont4_mod10
# -- Compiling architecture X of Cont4_mod10
# vcom -93 -work work {C:/altera/13.0sp1/quartus/bin64/Projetos/Lab3_Logica/bcd_display.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd_display
# -- Compiling architecture bcd_display_arch of bcd_display
# vcom -93 -work work {C:/altera/13.0sp1/quartus/bin64/Projetos/Lab3_Logica/Lab3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lab3
# -- Compiling architecture X of Lab3
# -- Loading entity Cont4_mod10
# 
# vcom -93 -work work {C:/altera/13.0sp1/quartus/bin64/Projetos/Lab3_Logica/Lab3_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Lab3_TB
# -- Compiling architecture sim of Lab3_TB
# ** Error: C:/altera/13.0sp1/quartus/bin64/Projetos/Lab3_Logica/Lab3_TB.vhd(13): near "button_1": expecting BEGIN
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lab3_run_msim_rtl_vhdl.do line 12
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/altera/13.0sp1/quartus/bin64/Projetos/Lab3_Logica/Lab3_TB.vhd}"
