Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 13 15:19:45 2021
| Host         : PRIMUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testlab_timing_summary_routed.rpt -pb testlab_timing_summary_routed.pb -rpx testlab_timing_summary_routed.rpx -warn_on_violation
| Design       : testlab
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.140       -0.277                      2                  433        0.061        0.000                      0                  433        3.000        0.000                       0                   262  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
eth_rx_clk_pin  {0.000 4.000}        8.000           125.000         
sys_clk_pin     {0.000 5.000}        10.000          100.000         
  CLKFBIN       {0.000 5.000}        10.000          100.000         
  clk125MHz90   {-6.000 -2.000}      8.000           125.000         
  ethernet_n_6  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rx_clk_pin        4.022        0.000                      0                    5        0.282        0.000                      0                    5        3.500        0.000                       0                    10  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     2  
  CLKFBIN                                                                                                                                                         8.751        0.000                       0                     2  
  clk125MHz90                                                                                                                                                     5.845        0.000                       0                     3  
  ethernet_n_6        2.908        0.000                      0                  426        0.061        0.000                      0                  426        3.020        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ethernet_n_6    clk125MHz90          -0.140       -0.277                      2                    2        5.884        0.000                      0                    2  
eth_rx_clk_pin  ethernet_n_6          4.610        0.000                      0                    2        0.192        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk_pin
  To Clock:  eth_rx_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_full_duplex_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.821ns (22.234%)  route 2.871ns (77.766%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 13.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y96         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q1)        0.517     6.469 r  ethernet/i_rgmii_rx/ddr_rxd0/Q1
                         net (fo=5, routed)           1.304     7.773    ethernet/i_rgmii_rx/ddr_rxd0_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.180     7.953 r  ethernet/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.013     8.966    ethernet/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.090 r  ethernet/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.555     9.644    ethernet/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897    13.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism              0.279    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.205    13.666    ethernet/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_1000mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.945ns (24.948%)  route 2.843ns (75.052%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 13.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y96         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q1)        0.517     6.469 r  ethernet/i_rgmii_rx/ddr_rxd0/Q1
                         net (fo=5, routed)           1.304     7.773    ethernet/i_rgmii_rx/ddr_rxd0_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.180     7.953 r  ethernet/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.013     8.966    ethernet/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.090 r  ethernet/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.526     9.616    ethernet/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124     9.740 r  ethernet/i_rgmii_rx/link_1000mb_i_1/O
                         net (fo=1, routed)           0.000     9.740    ethernet/i_rgmii_rx/link_1000mb_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897    13.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/C
                         clock pessimism              0.279    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.029    13.900    ethernet/i_rgmii_rx/link_1000mb_reg
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_100mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.945ns (24.968%)  route 2.840ns (75.032%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 13.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y96         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q1)        0.517     6.469 r  ethernet/i_rgmii_rx/ddr_rxd0/Q1
                         net (fo=5, routed)           1.304     7.773    ethernet/i_rgmii_rx/ddr_rxd0_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.180     7.953 r  ethernet/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.013     8.966    ethernet/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.090 r  ethernet/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.523     9.613    ethernet/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124     9.737 r  ethernet/i_rgmii_rx/link_100mb_i_1/O
                         net (fo=1, routed)           0.000     9.737    ethernet/i_rgmii_rx/link_100mb_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_100mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897    13.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_100mb_reg/C
                         clock pessimism              0.279    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.031    13.902    ethernet/i_rgmii_rx/link_100mb_reg
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_10mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.945ns (24.969%)  route 2.840ns (75.031%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 13.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.031     5.952    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y96         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q1)        0.517     6.469 r  ethernet/i_rgmii_rx/ddr_rxd0/Q1
                         net (fo=5, routed)           1.304     7.773    ethernet/i_rgmii_rx/ddr_rxd0_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.180     7.953 r  ethernet/i_rgmii_rx/link_full_duplex_i_3/O
                         net (fo=1, routed)           1.013     8.966    ethernet/i_rgmii_rx/link_full_duplex_i_3_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.090 r  ethernet/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.523     9.613    ethernet/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124     9.737 r  ethernet/i_rgmii_rx/link_10mb_i_1/O
                         net (fo=1, routed)           0.000     9.737    ethernet/i_rgmii_rx/link_10mb_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897    13.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/C
                         clock pessimism              0.279    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.031    13.902    ethernet/i_rgmii_rx/link_10mb_reg
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd3/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_full_duplex_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.697ns (36.879%)  route 1.193ns (63.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 13.628 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           2.026     5.947    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y86         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd3/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q1)        0.517     6.464 r  ethernet/i_rgmii_rx/ddr_rxd3/Q1
                         net (fo=2, routed)           1.193     7.657    ethernet/i_rgmii_rx/raw_data_3
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.180     7.837 r  ethernet/i_rgmii_rx/link_full_duplex_i_2/O
                         net (fo=1, routed)           0.000     7.837    ethernet/i_rgmii_rx/link_full_duplex_i_2_n_0
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897    13.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism              0.279    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.029    13.900    ethernet/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_1000mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.722     2.036    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     2.177 r  ethernet/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=4, routed)           0.187     2.364    ethernet/i_rgmii_rx/led_OBUF[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.045     2.409 r  ethernet/i_rgmii_rx/link_1000mb_i_1/O
                         net (fo=1, routed)           0.000     2.409    ethernet/i_rgmii_rx/link_1000mb_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/C
                         clock pessimism             -0.675     2.036    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     2.127    ethernet/i_rgmii_rx/link_1000mb_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/link_100mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_100mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.766%)  route 0.239ns (56.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.722     2.036    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_100mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     2.177 r  ethernet/i_rgmii_rx/link_100mb_reg/Q
                         net (fo=4, routed)           0.239     2.416    ethernet/i_rgmii_rx/led_OBUF[1]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.045     2.461 r  ethernet/i_rgmii_rx/link_100mb_i_1/O
                         net (fo=1, routed)           0.000     2.461    ethernet/i_rgmii_rx/link_100mb_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_100mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_100mb_reg/C
                         clock pessimism             -0.675     2.036    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     2.128    ethernet/i_rgmii_rx/link_100mb_reg
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/link_10mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_10mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.722     2.036    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     2.177 r  ethernet/i_rgmii_rx/link_10mb_reg/Q
                         net (fo=4, routed)           0.245     2.422    ethernet/i_rgmii_rx/led_OBUF[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.045     2.467 r  ethernet/i_rgmii_rx/link_10mb_i_1/O
                         net (fo=1, routed)           0.000     2.467    ethernet/i_rgmii_rx/link_10mb_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/C
                         clock pessimism             -0.675     2.036    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     2.128    ethernet/i_rgmii_rx/link_10mb_reg
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd2/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_full_duplex_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.250ns (45.604%)  route 0.298ns (54.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.713     2.027    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y91         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y91         IDDR (Prop_iddr_C_Q1)        0.180     2.207 f  ethernet/i_rgmii_rx/ddr_rxd2/Q1
                         net (fo=5, routed)           0.298     2.506    ethernet/i_rgmii_rx/Q1
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.070     2.576 r  ethernet/i_rgmii_rx/link_full_duplex_i_2/O
                         net (fo=1, routed)           0.000     2.576    ethernet/i_rgmii_rx/link_full_duplex_i_2_n_0
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism             -0.636     2.075    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     2.166    ethernet/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/ddr_rxd3/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_rx/link_full_duplex_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.249ns (31.183%)  route 0.550ns (68.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.711     2.025    ethernet/i_rgmii_rx/eth_rxck
    ILOGIC_X0Y86         IDDR                                         r  ethernet/i_rgmii_rx/ddr_rxd3/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y86         IDDR (Prop_iddr_C_Q2)        0.179     2.204 r  ethernet/i_rgmii_rx/ddr_rxd3/Q2
                         net (fo=1, routed)           0.328     2.532    ethernet/i_rgmii_rx/Q2
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.070     2.602 r  ethernet/i_rgmii_rx/link_full_duplex_i_1/O
                         net (fo=4, routed)           0.222     2.824    ethernet/i_rgmii_rx/link_full_duplex_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X1Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_full_duplex_reg/C
                         clock pessimism             -0.636     2.075    
    SLICE_X1Y91          FDRE (Hold_fdre_C_CE)       -0.039     2.036    ethernet/i_rgmii_rx/link_full_duplex_reg
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.788    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  eth_rxck_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y91   ethernet/i_rgmii_rx/ddr_rxd2/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y86   ethernet/i_rgmii_rx/ddr_rxd3/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y79   ethernet/i_rgmii_rx/ddr_rx_ctl/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y96   ethernet/i_rgmii_rx/ddr_rxd0/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y92   ethernet/i_rgmii_rx/ddr_rxd1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y91    ethernet/i_rgmii_rx/link_1000mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y91    ethernet/i_rgmii_rx/link_100mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y91    ethernet/i_rgmii_rx/link_10mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y91    ethernet/i_rgmii_rx/link_full_duplex_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_1000mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_100mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_10mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y91    ethernet/i_rgmii_rx/link_full_duplex_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_1000mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_100mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_10mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y91    ethernet/i_rgmii_rx/link_full_duplex_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_1000mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_100mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y91    ethernet/i_rgmii_rx/link_full_duplex_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_1000mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_100mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    ethernet/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y91    ethernet/i_rgmii_rx/link_full_duplex_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   ethernet/bufg_100/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ethernet/clocking/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ethernet/clocking/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ethernet/clocking/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ethernet/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ethernet/clocking/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ethernet/clocking/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ethernet/clocking/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ethernet/clocking/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ethernet/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ethernet/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  ethernet/clocking/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk125MHz90
  To Clock:  clk125MHz90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125MHz90
Waveform(ns):       { -6.000 -2.000 }
Period(ns):         8.000
Sources:            { ethernet/clocking/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   ethernet/clk125MHz90_BUFG_inst/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ethernet/i_rgmii_tx/tx_c/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  ethernet/clocking/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  ethernet/clocking/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  ethernet_n_6
  To Clock:  ethernet_n_6

Setup :            0  Failing Endpoints,  Worst Slack        2.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 ethernet/data/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/data/p_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.898ns (20.500%)  route 3.483ns (79.500%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.050ns = ( 18.050 - 8.000 ) 
    Source Clock Delay      (SCD):    10.708ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.018    10.708    ethernet/data/clk125MHz
    SLICE_X6Y85          FDRE                                         r  ethernet/data/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478    11.186 f  ethernet/data/counter_reg[7]/Q
                         net (fo=13, routed)          1.092    12.278    ethernet/data/counter_reg_n_0_[7]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.296    12.574 r  ethernet/data/p_index[7]_i_4/O
                         net (fo=3, routed)           1.362    13.935    ethernet/data/p_index[7]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  ethernet/data/p_index[7]_i_1/O
                         net (fo=5, routed)           1.029    15.088    ethernet/data/p_index[7]_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  ethernet/data/p_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.814    18.050    ethernet/data/clk125MHz
    SLICE_X10Y85         FDRE                                         r  ethernet/data/p_index_reg[3]/C
                         clock pessimism              0.542    18.592    
                         clock uncertainty           -0.071    18.521    
    SLICE_X10Y85         FDRE (Setup_fdre_C_R)       -0.524    17.997    ethernet/data/p_index_reg[3]
  -------------------------------------------------------------------
                         required time                         17.997    
                         arrival time                         -15.088    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 ethernet/data/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/data/p_index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.898ns (20.500%)  route 3.483ns (79.500%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.050ns = ( 18.050 - 8.000 ) 
    Source Clock Delay      (SCD):    10.708ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.018    10.708    ethernet/data/clk125MHz
    SLICE_X6Y85          FDRE                                         r  ethernet/data/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478    11.186 f  ethernet/data/counter_reg[7]/Q
                         net (fo=13, routed)          1.092    12.278    ethernet/data/counter_reg_n_0_[7]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.296    12.574 r  ethernet/data/p_index[7]_i_4/O
                         net (fo=3, routed)           1.362    13.935    ethernet/data/p_index[7]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  ethernet/data/p_index[7]_i_1/O
                         net (fo=5, routed)           1.029    15.088    ethernet/data/p_index[7]_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  ethernet/data/p_index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.814    18.050    ethernet/data/clk125MHz
    SLICE_X10Y85         FDRE                                         r  ethernet/data/p_index_reg[4]/C
                         clock pessimism              0.542    18.592    
                         clock uncertainty           -0.071    18.521    
    SLICE_X10Y85         FDRE (Setup_fdre_C_R)       -0.524    17.997    ethernet/data/p_index_reg[4]
  -------------------------------------------------------------------
                         required time                         17.997    
                         arrival time                         -15.088    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/enable_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/doutctl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.014ns (22.405%)  route 3.512ns (77.595%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.130ns = ( 18.130 - 8.000 ) 
    Source Clock Delay      (SCD):    10.710ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.020    10.710    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X6Y88          FDRE                                         r  ethernet/i_rgmii_tx/enable_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    11.228 r  ethernet/i_rgmii_tx/enable_count_reg[0]/Q
                         net (fo=12, routed)          0.988    12.215    ethernet/i_rgmii_tx/enable_count_reg[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124    12.339 f  ethernet/i_rgmii_tx/doutctl[1]_i_21/O
                         net (fo=1, routed)           0.659    12.998    ethernet/i_rgmii_tx/doutctl[1]_i_21_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124    13.122 f  ethernet/i_rgmii_tx/doutctl[1]_i_6/O
                         net (fo=8, routed)           0.716    13.838    ethernet/i_rgmii_tx/dout12_out
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124    13.962 f  ethernet/i_rgmii_tx/doutctl[1]_i_8/O
                         net (fo=4, routed)           0.617    14.579    ethernet/i_rgmii_tx/doutctl[1]_i_8_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124    14.703 r  ethernet/i_rgmii_tx/doutctl[0]_i_1/O
                         net (fo=1, routed)           0.532    15.236    ethernet/i_rgmii_tx/doutctl[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  ethernet/i_rgmii_tx/doutctl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.894    18.130    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y87          FDRE                                         r  ethernet/i_rgmii_tx/doutctl_reg[0]/C
                         clock pessimism              0.542    18.672    
                         clock uncertainty           -0.071    18.601    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    18.396    ethernet/i_rgmii_tx/doutctl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/enable_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/doutctl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.014ns (22.315%)  route 3.530ns (77.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.130ns = ( 18.130 - 8.000 ) 
    Source Clock Delay      (SCD):    10.710ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.020    10.710    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X6Y88          FDRE                                         r  ethernet/i_rgmii_tx/enable_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    11.228 r  ethernet/i_rgmii_tx/enable_count_reg[0]/Q
                         net (fo=12, routed)          0.988    12.215    ethernet/i_rgmii_tx/enable_count_reg[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124    12.339 f  ethernet/i_rgmii_tx/doutctl[1]_i_21/O
                         net (fo=1, routed)           0.659    12.998    ethernet/i_rgmii_tx/doutctl[1]_i_21_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124    13.122 f  ethernet/i_rgmii_tx/doutctl[1]_i_6/O
                         net (fo=8, routed)           0.716    13.838    ethernet/i_rgmii_tx/dout12_out
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124    13.962 f  ethernet/i_rgmii_tx/doutctl[1]_i_8/O
                         net (fo=4, routed)           0.588    14.550    ethernet/i_rgmii_tx/doutctl[1]_i_8_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.124    14.674 r  ethernet/i_rgmii_tx/doutctl[1]_i_2/O
                         net (fo=2, routed)           0.580    15.254    ethernet/i_rgmii_tx/doutctl[1]_i_2_n_0
    SLICE_X1Y87          FDRE                                         r  ethernet/i_rgmii_tx/doutctl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.894    18.130    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y87          FDRE                                         r  ethernet/i_rgmii_tx/doutctl_reg[1]/C
                         clock pessimism              0.542    18.672    
                         clock uncertainty           -0.071    18.601    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)       -0.067    18.534    ethernet/i_rgmii_tx/doutctl_reg[1]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 ethernet/data/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/data/p_index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.898ns (22.009%)  route 3.182ns (77.991%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.049ns = ( 18.049 - 8.000 ) 
    Source Clock Delay      (SCD):    10.708ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.018    10.708    ethernet/data/clk125MHz
    SLICE_X6Y85          FDRE                                         r  ethernet/data/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478    11.186 f  ethernet/data/counter_reg[7]/Q
                         net (fo=13, routed)          1.092    12.278    ethernet/data/counter_reg_n_0_[7]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.296    12.574 r  ethernet/data/p_index[7]_i_4/O
                         net (fo=3, routed)           1.362    13.935    ethernet/data/p_index[7]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  ethernet/data/p_index[7]_i_1/O
                         net (fo=5, routed)           0.729    14.788    ethernet/data/p_index[7]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  ethernet/data/p_index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.813    18.049    ethernet/data/clk125MHz
    SLICE_X9Y85          FDRE                                         r  ethernet/data/p_index_reg[5]/C
                         clock pessimism              0.542    18.591    
                         clock uncertainty           -0.071    18.520    
    SLICE_X9Y85          FDRE (Setup_fdre_C_R)       -0.429    18.091    ethernet/data/p_index_reg[5]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 ethernet/data/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/data/p_index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.898ns (22.009%)  route 3.182ns (77.991%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.049ns = ( 18.049 - 8.000 ) 
    Source Clock Delay      (SCD):    10.708ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.018    10.708    ethernet/data/clk125MHz
    SLICE_X6Y85          FDRE                                         r  ethernet/data/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478    11.186 f  ethernet/data/counter_reg[7]/Q
                         net (fo=13, routed)          1.092    12.278    ethernet/data/counter_reg_n_0_[7]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.296    12.574 r  ethernet/data/p_index[7]_i_4/O
                         net (fo=3, routed)           1.362    13.935    ethernet/data/p_index[7]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  ethernet/data/p_index[7]_i_1/O
                         net (fo=5, routed)           0.729    14.788    ethernet/data/p_index[7]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  ethernet/data/p_index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.813    18.049    ethernet/data/clk125MHz
    SLICE_X9Y85          FDRE                                         r  ethernet/data/p_index_reg[6]/C
                         clock pessimism              0.542    18.591    
                         clock uncertainty           -0.071    18.520    
    SLICE_X9Y85          FDRE (Setup_fdre_C_R)       -0.429    18.091    ethernet/data/p_index_reg[6]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 ethernet/data/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/data/p_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.898ns (22.009%)  route 3.182ns (77.991%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.049ns = ( 18.049 - 8.000 ) 
    Source Clock Delay      (SCD):    10.708ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.018    10.708    ethernet/data/clk125MHz
    SLICE_X6Y85          FDRE                                         r  ethernet/data/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.478    11.186 f  ethernet/data/counter_reg[7]/Q
                         net (fo=13, routed)          1.092    12.278    ethernet/data/counter_reg_n_0_[7]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.296    12.574 r  ethernet/data/p_index[7]_i_4/O
                         net (fo=3, routed)           1.362    13.935    ethernet/data/p_index[7]_i_4_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  ethernet/data/p_index[7]_i_1/O
                         net (fo=5, routed)           0.729    14.788    ethernet/data/p_index[7]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  ethernet/data/p_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.813    18.049    ethernet/data/clk125MHz
    SLICE_X9Y85          FDRE                                         r  ethernet/data/p_index_reg[7]/C
                         clock pessimism              0.542    18.591    
                         clock uncertainty           -0.071    18.520    
    SLICE_X9Y85          FDRE (Setup_fdre_C_R)       -0.429    18.091    ethernet/data/p_index_reg[7]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/enable_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/doutctl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.014ns (23.253%)  route 3.347ns (76.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.130ns = ( 18.130 - 8.000 ) 
    Source Clock Delay      (SCD):    10.710ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.020    10.710    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X6Y88          FDRE                                         r  ethernet/i_rgmii_tx/enable_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    11.228 r  ethernet/i_rgmii_tx/enable_count_reg[0]/Q
                         net (fo=12, routed)          0.988    12.215    ethernet/i_rgmii_tx/enable_count_reg[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124    12.339 f  ethernet/i_rgmii_tx/doutctl[1]_i_21/O
                         net (fo=1, routed)           0.659    12.998    ethernet/i_rgmii_tx/doutctl[1]_i_21_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124    13.122 f  ethernet/i_rgmii_tx/doutctl[1]_i_6/O
                         net (fo=8, routed)           0.716    13.838    ethernet/i_rgmii_tx/dout12_out
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124    13.962 f  ethernet/i_rgmii_tx/doutctl[1]_i_8/O
                         net (fo=4, routed)           0.588    14.550    ethernet/i_rgmii_tx/doutctl[1]_i_8_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.124    14.674 r  ethernet/i_rgmii_tx/doutctl[1]_i_2/O
                         net (fo=2, routed)           0.396    15.070    ethernet/i_rgmii_tx/doutctl[1]_i_2_n_0
    SLICE_X0Y87          FDRE                                         r  ethernet/i_rgmii_tx/doutctl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.894    18.130    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y87          FDRE                                         r  ethernet/i_rgmii_tx/doutctl_reg[0]/C
                         clock pessimism              0.542    18.672    
                         clock uncertainty           -0.071    18.601    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.067    18.534    ethernet/i_rgmii_tx/doutctl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                         -15.070    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/first_quarter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.180ns (28.010%)  route 3.033ns (71.990%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.122ns = ( 18.122 - 8.000 ) 
    Source Clock Delay      (SCD):    10.711ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.021    10.711    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X4Y89          FDRE                                         r  ethernet/i_rgmii_tx/first_quarter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    11.167 r  ethernet/i_rgmii_tx/first_quarter_reg[2]/Q
                         net (fo=9, routed)           1.030    12.197    ethernet/i_rgmii_tx/first_quarter[2]
    SLICE_X5Y88          LUT4 (Prop_lut4_I3_O)        0.150    12.347 r  ethernet/i_rgmii_tx/doutctl[1]_i_27/O
                         net (fo=1, routed)           0.433    12.781    ethernet/i_rgmii_tx/doutctl[1]_i_27_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.326    13.107 r  ethernet/i_rgmii_tx/doutctl[1]_i_16/O
                         net (fo=2, routed)           0.435    13.542    ethernet/i_rgmii_tx/doutctl[1]_i_16_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.124    13.666 r  ethernet/i_rgmii_tx/doutctl[1]_i_5/O
                         net (fo=3, routed)           0.457    14.123    ethernet/i_rgmii_tx/dout0__12
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.124    14.247 r  ethernet/i_rgmii_tx/dout[7]_i_1/O
                         net (fo=8, routed)           0.677    14.924    ethernet/i_rgmii_tx/dout[7]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.886    18.122    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[0]/C
                         clock pessimism              0.542    18.664    
                         clock uncertainty           -0.071    18.593    
    SLICE_X0Y78          FDRE (Setup_fdre_C_CE)      -0.205    18.388    ethernet/i_rgmii_tx/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/first_quarter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.180ns (28.010%)  route 3.033ns (71.990%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.122ns = ( 18.122 - 8.000 ) 
    Source Clock Delay      (SCD):    10.711ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.021    10.711    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X4Y89          FDRE                                         r  ethernet/i_rgmii_tx/first_quarter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    11.167 r  ethernet/i_rgmii_tx/first_quarter_reg[2]/Q
                         net (fo=9, routed)           1.030    12.197    ethernet/i_rgmii_tx/first_quarter[2]
    SLICE_X5Y88          LUT4 (Prop_lut4_I3_O)        0.150    12.347 r  ethernet/i_rgmii_tx/doutctl[1]_i_27/O
                         net (fo=1, routed)           0.433    12.781    ethernet/i_rgmii_tx/doutctl[1]_i_27_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.326    13.107 r  ethernet/i_rgmii_tx/doutctl[1]_i_16/O
                         net (fo=2, routed)           0.435    13.542    ethernet/i_rgmii_tx/doutctl[1]_i_16_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.124    13.666 r  ethernet/i_rgmii_tx/doutctl[1]_i_5/O
                         net (fo=3, routed)           0.457    14.123    ethernet/i_rgmii_tx/dout0__12
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.124    14.247 r  ethernet/i_rgmii_tx/dout[7]_i_1/O
                         net (fo=8, routed)           0.677    14.924    ethernet/i_rgmii_tx/dout[7]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    11.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994    13.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.576 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.569    16.145    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.236 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         1.886    18.122    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[1]/C
                         clock pessimism              0.542    18.664    
                         clock uncertainty           -0.071    18.593    
    SLICE_X0Y78          FDRE (Setup_fdre_C_CE)      -0.205    18.388    ethernet/i_rgmii_tx/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  3.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ethernet/i_add_crc32/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_add_preamble/delay_data_reg[55]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.717     3.415    ethernet/i_add_crc32/clk125MHz
    SLICE_X3Y82          FDRE                                         r  ethernet/i_add_crc32/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     3.556 r  ethernet/i_add_crc32/data_out_reg[7]/Q
                         net (fo=1, routed)           0.115     3.671    ethernet/i_add_preamble/delay_data_reg[63]_0[7]
    SLICE_X2Y80          SRL16E                                       r  ethernet/i_add_preamble/delay_data_reg[55]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.990     4.297    ethernet/i_add_preamble/clk125MHz
    SLICE_X2Y80          SRL16E                                       r  ethernet/i_add_preamble/delay_data_reg[55]_srl7/CLK
                         clock pessimism             -0.870     3.427    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.610    ethernet/i_add_preamble/delay_data_reg[55]_srl7
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ethernet/i_add_crc32/crc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_add_crc32/crc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.718     3.416    ethernet/i_add_crc32/clk125MHz
    SLICE_X1Y83          FDSE                                         r  ethernet/i_add_crc32/crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDSE (Prop_fdse_C_Q)         0.141     3.557 r  ethernet/i_add_crc32/crc_reg[5]/Q
                         net (fo=2, routed)           0.070     3.627    ethernet/i_add_crc32/crc_reg[5]_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.045     3.672 r  ethernet/i_add_crc32/crc[13]_i_1/O
                         net (fo=1, routed)           0.000     3.672    ethernet/i_add_crc32/crc[13]_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  ethernet/i_add_crc32/crc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.993     4.300    ethernet/i_add_crc32/clk125MHz
    SLICE_X0Y83          FDRE                                         r  ethernet/i_add_crc32/crc_reg[13]/C
                         clock pessimism             -0.871     3.429    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.092     3.521    ethernet/i_add_crc32/crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ethernet/reset_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.715     3.413    ethernet/clk125MHz
    SLICE_X162Y99        FDRE                                         r  ethernet/reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y99        FDRE (Prop_fdre_C_Q)         0.164     3.577 r  ethernet/reset_counter_reg[18]/Q
                         net (fo=1, routed)           0.114     3.691    ethernet/reset_counter_reg_n_0_[18]
    SLICE_X162Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.847 r  ethernet/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.848    ethernet/reset_counter_reg[16]_i_1_n_0
    SLICE_X162Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.901 r  ethernet/reset_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.901    ethernet/reset_counter_reg[20]_i_1_n_7
    SLICE_X162Y100       FDRE                                         r  ethernet/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.922     4.229    ethernet/clk125MHz
    SLICE_X162Y100       FDRE                                         r  ethernet/reset_counter_reg[20]/C
                         clock pessimism             -0.615     3.614    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.134     3.748    ethernet/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_tx/hold_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.190ns (66.661%)  route 0.095ns (33.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.713     3.411    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y78          FDRE                                         r  ethernet/i_rgmii_tx/hold_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  ethernet/i_rgmii_tx/hold_data_reg[7]/Q
                         net (fo=2, routed)           0.095     3.647    ethernet/i_add_preamble/Q[3]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.049     3.696 r  ethernet/i_add_preamble/dout[7]_i_2/O
                         net (fo=1, routed)           0.000     3.696    ethernet/i_rgmii_tx/dout_reg[7]_0[7]
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.988     4.295    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[7]/C
                         clock pessimism             -0.871     3.424    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     3.531    ethernet/i_rgmii_tx/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ethernet/reset_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/reset_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.715     3.413    ethernet/clk125MHz
    SLICE_X162Y99        FDRE                                         r  ethernet/reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y99        FDRE (Prop_fdre_C_Q)         0.164     3.577 r  ethernet/reset_counter_reg[18]/Q
                         net (fo=1, routed)           0.114     3.691    ethernet/reset_counter_reg_n_0_[18]
    SLICE_X162Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.847 r  ethernet/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.848    ethernet/reset_counter_reg[16]_i_1_n_0
    SLICE_X162Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.914 r  ethernet/reset_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.914    ethernet/reset_counter_reg[20]_i_1_n_5
    SLICE_X162Y100       FDRE                                         r  ethernet/reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.922     4.229    ethernet/clk125MHz
    SLICE_X162Y100       FDRE                                         r  ethernet/reset_counter_reg[22]/C
                         clock pessimism             -0.615     3.614    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.134     3.748    ethernet/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_tx/hold_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.713     3.411    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y78          FDRE                                         r  ethernet/i_rgmii_tx/hold_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  ethernet/i_rgmii_tx/hold_data_reg[4]/Q
                         net (fo=2, routed)           0.097     3.649    ethernet/i_add_preamble/Q[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.048     3.697 r  ethernet/i_add_preamble/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     3.697    ethernet/i_rgmii_tx/dout_reg[7]_0[4]
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.988     4.295    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[4]/C
                         clock pessimism             -0.871     3.424    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     3.531    ethernet/i_rgmii_tx/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ethernet/i_add_crc32/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_add_preamble/delay_data_reg[54]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.338%)  route 0.177ns (55.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.715     3.413    ethernet/i_add_crc32/clk125MHz
    SLICE_X4Y83          FDRE                                         r  ethernet/i_add_crc32/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     3.554 r  ethernet/i_add_crc32/data_out_reg[6]/Q
                         net (fo=1, routed)           0.177     3.731    ethernet/i_add_preamble/delay_data_reg[63]_0[6]
    SLICE_X2Y80          SRL16E                                       r  ethernet/i_add_preamble/delay_data_reg[54]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.990     4.297    ethernet/i_add_preamble/clk125MHz
    SLICE_X2Y80          SRL16E                                       r  ethernet/i_add_preamble/delay_data_reg[54]_srl7/CLK
                         clock pessimism             -0.847     3.450    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.559    ethernet/i_add_preamble/delay_data_reg[54]_srl7
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ethernet/data/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_add_crc32/crc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.936%)  route 0.147ns (44.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.716     3.414    ethernet/data/clk125MHz
    SLICE_X5Y85          FDRE                                         r  ethernet/data/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     3.555 r  ethernet/data/data_reg[7]/Q
                         net (fo=10, routed)          0.147     3.701    ethernet/data/data_reg[7]_0[5]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     3.746 r  ethernet/data/crc[11]_i_1/O
                         net (fo=1, routed)           0.000     3.746    ethernet/i_add_crc32/D[3]
    SLICE_X2Y84          FDRE                                         r  ethernet/i_add_crc32/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.994     4.301    ethernet/i_add_crc32/clk125MHz
    SLICE_X2Y84          FDRE                                         r  ethernet/i_add_crc32/crc_reg[11]/C
                         clock pessimism             -0.847     3.454    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     3.574    ethernet/i_add_crc32/crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_tx/hold_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.713     3.411    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y78          FDRE                                         r  ethernet/i_rgmii_tx/hold_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  ethernet/i_rgmii_tx/hold_data_reg[7]/Q
                         net (fo=2, routed)           0.095     3.647    ethernet/i_add_preamble/Q[3]
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.045     3.692 r  ethernet/i_add_preamble/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.692    ethernet/i_rgmii_tx/dout_reg[7]_0[3]
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.988     4.295    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[3]/C
                         clock pessimism             -0.871     3.424    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     3.516    ethernet/i_rgmii_tx/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_tx/hold_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     1.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927     2.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.713     3.411    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y78          FDRE                                         r  ethernet/i_rgmii_tx/hold_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  ethernet/i_rgmii_tx/hold_data_reg[4]/Q
                         net (fo=2, routed)           0.097     3.649    ethernet/i_add_preamble/Q[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.045     3.694 r  ethernet/i_add_preamble/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     3.694    ethernet/i_rgmii_tx/dout_reg[7]_0[0]
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     2.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.273 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           1.005     3.278    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.307 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.988     4.295    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X0Y78          FDRE                                         r  ethernet/i_rgmii_tx/dout_reg[0]/C
                         clock pessimism             -0.871     3.424    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     3.515    ethernet/i_rgmii_tx/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethernet_n_6
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ethernet/clocking/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   counter_reg[11]_i_3/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ethernet/i_rgmii_tx/tx_ctl/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y77    ethernet/i_rgmii_tx/tx_d0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y75    ethernet/i_rgmii_tx/tx_d1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y76    ethernet/i_rgmii_tx/tx_d2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y78    ethernet/i_rgmii_tx/tx_d3/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  ethernet/clocking/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X3Y86     ethernet/adv_data_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X5Y77     ethernet/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X5Y79     ethernet/count_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  ethernet/clocking/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y78     ethernet/i_add_preamble/delay_data_valid_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y78     ethernet/i_add_preamble/delay_data_valid_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[48]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[49]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[50]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[51]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[52]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[53]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[54]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[55]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y78     ethernet/i_add_preamble/delay_data_valid_reg[5]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y78     ethernet/i_add_preamble/delay_data_valid_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[48]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[48]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[49]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[49]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[50]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[50]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[51]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X2Y80     ethernet/i_add_preamble/delay_data_reg[51]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethernet_n_6
  To Clock:  clk125MHz90

Setup :            2  Failing Endpoints,  Worst Slack       -0.140ns,  Total Violation       -0.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/doutclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/tx_c/D1
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk125MHz90 rise@2.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.456ns (54.242%)  route 0.385ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.113ns = ( 12.113 - 2.000 ) 
    Source Clock Delay      (SCD):    10.713ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.023    10.713    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y89          FDRE                                         r  ethernet/i_rgmii_tx/doutclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456    11.169 r  ethernet/i_rgmii_tx/doutclk_reg[0]/Q
                         net (fo=2, routed)           0.385    11.553    ethernet/i_rgmii_tx/doutclk_reg_n_0_[0]
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004     5.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994     7.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.576 r  ethernet/clocking/CLKOUT3
                         net (fo=1, routed)           2.569    10.145    ethernet/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.236 r  ethernet/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           1.876    12.113    ethernet/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/C
                         clock pessimism              0.326    12.439    
                         clock uncertainty           -0.191    12.247    
    OLOGIC_X0Y89         ODDR (Setup_oddr_C_D1)      -0.834    11.413    ethernet/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_tx/doutclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/tx_c/D2
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk125MHz90 rise@2.000ns - ethernet_n_6 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.456ns (54.374%)  route 0.383ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.113ns = ( 12.113 - 2.000 ) 
    Source Clock Delay      (SCD):    10.712ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.022    10.712    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y88          FDRE                                         r  ethernet/i_rgmii_tx/doutclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    11.168 r  ethernet/i_rgmii_tx/doutclk_reg[1]/Q
                         net (fo=2, routed)           0.383    11.550    ethernet/i_rgmii_tx/doutclk_reg_n_0_[1]
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004     5.409    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.500 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.994     7.493    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.576 r  ethernet/clocking/CLKOUT3
                         net (fo=1, routed)           2.569    10.145    ethernet/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.236 r  ethernet/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           1.876    12.113    ethernet/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/C
                         clock pessimism              0.326    12.439    
                         clock uncertainty           -0.191    12.247    
    OLOGIC_X0Y89         ODDR (Setup_oddr_C_D2)      -0.834    11.413    ethernet/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 -0.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_tx/doutclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/tx_c/D2
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk125MHz90 rise@2.000ns - ethernet_n_6 rise@8.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.261%)  route 0.193ns (57.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 6.299 - 2.000 ) 
    Source Clock Delay      (SCD):    3.419ns = ( 11.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     8.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     8.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     9.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927    10.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.721    11.419    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y88          FDRE                                         r  ethernet/i_rgmii_tx/doutclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    11.560 r  ethernet/i_rgmii_tx/doutclk_reg[1]/Q
                         net (fo=2, routed)           0.193    11.752    ethernet/i_rgmii_tx/doutclk_reg_n_0_[1]
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     3.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     4.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.273 r  ethernet/clocking/CLKOUT3
                         net (fo=1, routed)           1.005     5.278    ethernet/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.307 r  ethernet/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           0.992     6.299    ethernet/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/C
                         clock pessimism             -0.528     5.771    
                         clock uncertainty            0.191     5.962    
    OLOGIC_X0Y89         ODDR (Hold_oddr_C_D2)       -0.093     5.869    ethernet/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                          11.752    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.885ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_tx/doutclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/i_rgmii_tx/tx_c/D1
                            (rising edge-triggered cell ODDR clocked by clk125MHz90  {rise@-6.000ns fall@-2.000ns period=8.000ns})
  Path Group:             clk125MHz90
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk125MHz90 rise@2.000ns - ethernet_n_6 rise@8.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.131%)  route 0.194ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 6.299 - 2.000 ) 
    Source Clock Delay      (SCD):    3.419ns = ( 11.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     8.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     8.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     9.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927    10.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.721    11.419    ethernet/i_rgmii_tx/clk125MHz
    SLICE_X1Y89          FDRE                                         r  ethernet/i_rgmii_tx/doutclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    11.560 r  ethernet/i_rgmii_tx/doutclk_reg[0]/Q
                         net (fo=2, routed)           0.194    11.753    ethernet/i_rgmii_tx/doutclk_reg_n_0_[0]
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk125MHz90 rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     2.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     3.165    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.194 r  ethernet/bufg_100/O
                         net (fo=1, routed)           1.027     4.220    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     4.273 r  ethernet/clocking/CLKOUT3
                         net (fo=1, routed)           1.005     5.278    ethernet/clk125MHz90
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.307 r  ethernet/clk125MHz90_BUFG_inst/O
                         net (fo=1, routed)           0.992     6.299    ethernet/i_rgmii_tx/clk125MHz90
    OLOGIC_X0Y89         ODDR                                         r  ethernet/i_rgmii_tx/tx_c/C
                         clock pessimism             -0.528     5.771    
                         clock uncertainty            0.191     5.962    
    OLOGIC_X0Y89         ODDR (Hold_oddr_C_D1)       -0.093     5.869    ethernet/i_rgmii_tx/tx_c
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                          11.753    
  -------------------------------------------------------------------
                         slack                                  5.885    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk_pin
  To Clock:  ethernet_n_6

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/link_10mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/speed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.231ns (5.865%)  route 3.707ns (94.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 11.417 - 8.000 ) 
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.175     2.886 r  ethernet/i_rgmii_rx/link_10mb_reg/Q
                         net (fo=4, routed)           3.707     6.594    ethernet/i_rgmii_rx/led_OBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.056     6.650 r  ethernet/i_rgmii_rx/speed[0]_i_1/O
                         net (fo=1, routed)           0.000     6.650    ethernet/i_rgmii_rx_n_5
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     8.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     8.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     9.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927    10.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.719    11.417    ethernet/clk125MHz
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[0]/C
                         clock pessimism              0.000    11.417    
                         clock uncertainty           -0.170    11.247    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.013    11.260    ethernet/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 ethernet/i_rgmii_rx/link_10mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/speed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (ethernet_n_6 rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.232ns (5.889%)  route 3.707ns (94.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 11.417 - 8.000 ) 
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.999     2.711    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_10mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.175     2.886 f  ethernet/i_rgmii_rx/link_10mb_reg/Q
                         net (fo=4, routed)           3.707     6.594    ethernet/i_rgmii_rx/led_OBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.057     6.651 r  ethernet/i_rgmii_rx/speed[1]_i_1/O
                         net (fo=1, routed)           0.000     6.651    ethernet/i_rgmii_rx_n_4
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     8.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     8.919    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.945 r  ethernet/bufg_100/O
                         net (fo=1, routed)           0.750     9.695    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.745 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           0.927    10.672    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.698 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         0.719    11.417    ethernet/clk125MHz
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[1]/C
                         clock pessimism              0.000    11.417    
                         clock uncertainty           -0.170    11.247    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.036    11.283    ethernet/speed_reg[1]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  4.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/speed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.467ns (8.175%)  route 5.245ns (91.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.710ns
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897     5.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.367     5.995 r  ethernet/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=4, routed)           5.245    11.240    ethernet/i_rgmii_rx/led_OBUF[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.100    11.340 r  ethernet/i_rgmii_rx/speed[0]_i_1/O
                         net (fo=1, routed)           0.000    11.340    ethernet/i_rgmii_rx_n_5
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.020    10.710    ethernet/clk125MHz
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[0]/C
                         clock pessimism              0.000    10.710    
                         clock uncertainty            0.170    10.880    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.269    11.149    ethernet/speed_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          11.340    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ethernet/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet/speed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_n_6  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ethernet_n_6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_n_6 rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.489ns (8.528%)  route 5.245ns (91.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.710ns
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334     3.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.897     5.628    ethernet/i_rgmii_rx/eth_rxck
    SLICE_X0Y91          FDRE                                         r  ethernet/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.367     5.995 r  ethernet/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=4, routed)           5.245    11.240    ethernet/i_rgmii_rx/led_OBUF[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.122    11.362 r  ethernet/i_rgmii_rx/speed[1]_i_1/O
                         net (fo=1, routed)           0.000    11.362    ethernet/i_rgmii_rx_n_4
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_n_6 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ethernet/sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ethernet/bufg_100/O
                         net (fo=1, routed)           2.129     5.814    ethernet/CLK100MHz_buffered
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.902 r  ethernet/clocking/CLKOUT0
                         net (fo=1, routed)           2.691     8.593    ethernet_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.689 r  counter_reg[11]_i_3/O
                         net (fo=243, routed)         2.020    10.710    ethernet/clk125MHz
    SLICE_X0Y86          FDRE                                         r  ethernet/speed_reg[1]/C
                         clock pessimism              0.000    10.710    
                         clock uncertainty            0.170    10.880    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.289    11.169    ethernet/speed_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.169    
                         arrival time                          11.362    
  -------------------------------------------------------------------
                         slack                                  0.194    





