/* SPDX-License-Identifier: GPL-2.0-only */
/**
 * targets/GENERIC_VTX/target.h — generic board with an RTC6705 VTX but
 * no PA stage.
 *
 * This is the GENERIC board's video pin layout plus the RTC6705 soft-SPI
 * pins. No PA feature of any kind (USE_PA is never defined here). For
 * boards with a PA, see targets/GENERIC_VTX_PA/target.h (baseline PA) or
 * targets/GENERIC_VTX_PA_RTC76401/target.h (RTC76401 external PA). For an
 * OSD-only board with no VTX at all, see targets/GENERIC/target.h.
 */
#ifndef TARGETS_GENERIC_VTX_TARGET_H
#define TARGETS_GENERIC_VTX_TARGET_H

typedef enum {
    ADC1_CH_RESERVED = 0,
    ADC1_CH_TEMP,
    ADC1_CH_VREF_INT,
    ADC1_CH_COUNT
} adc1_ch_t;

#define LED_STATE_Pin       LL_GPIO_PIN_6
#define LED_STATE_GPIO_Port GPIOC

//
// VTX support (RTC6705, no PA)
//

// RTC6705 is driven by software, but using the same pins that would be used if it was driven in hardware.
// If an SPI based RTC6705 replacement is available in the future, fewer changes would have to be made in both hardware
// designs and software to accomodate this.
//
// For an RTC6705, when using hardware SPI MISO and MOSI can be connected to each other via a 330R resistor,
// and then MISO is connected to the RTC6705's SPIDATA signal, in this configuration either hardware or software
// can be used, clocking out 32 bits instead of the usual 25.
//
// Currently the code uses bitbanged IO to the RTC6705, using SPI2_MOSI/CLK/CS, see rtc6705.c defines.
#define SPI2_CS_Pin         LL_GPIO_PIN_12
#define SPI2_CS_GPIO_Port   GPIOB
#define SPI2_SCK_Pin        LL_GPIO_PIN_13
#define SPI2_SCK_GPIO_Port  GPIOB
#define SPI2_MISO_Pin       LL_GPIO_PIN_14
#define SPI2_MISO_GPIO_Port GPIOB
#define SPI2_MOSI_Pin       LL_GPIO_PIN_15
#define SPI2_MOSI_GPIO_Port GPIOB

#define ADC_RESERVED_Pin       LL_GPIO_PIN_1
#define ADC_RESERVED_GPIO_Port GPIOB
#define ADC_RESERVED_Channel   LL_ADC_CHANNEL_12
#define ADC_RESERVED_INSTANCE  ADC_INSTANCE_1

//
// Reserved pins for future features
//

// If RGB LED support is added, then TIM8 has required features for driving by DMA.
#define RGBLED_TIM8_CH1_Pin       LL_GPIO_PIN_15
#define RGBLED_TIM8_CH1_GPIO_Port GPIOA

// If FRSKY PixelOSD protocol is added, a second UART can be used.
#define FRSKY_PIXEL_OSD_TX_USART3_TX_Pin       LL_GPIO_PIN_10
#define FRSKY_PIXEL_OSD_TX_USART3_TX_GPIO_Port GPIOC
#define FRSKY_PIXEL_OSD_RX_USART3_RX_Pin       LL_GPIO_PIN_11
#define FRSKY_PIXEL_OSD_RX_USART3_RX_GPIO_Port GPIOC

// If FDCAN support is added then these pins are required.
#define FDCAN1_TX_Pin       LL_GPIO_PIN_9
#define FDCAN1_TX_GPIO_Port GPIOB
#define FDCAN1_RX_Pin       LL_GPIO_PIN_8
#define FDCAN1_RX_GPIO_Port GPIOB

// USER_KEY only used in GPIO init code, currently only used by developers.
#define USER_KEY_Pin       LL_GPIO_PIN_13
#define USER_KEY_GPIO_Port GPIOC

#endif  // TARGETS_GENERIC_VTX_TARGET_H
