Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/ROM.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/clkgen_config.vhd" in Library work.
Architecture clkgen_cfg of Entity clkgen_cfg is up to date.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/tlv_gp_ifc.vhd" in Library work.
Compiling vhdl file "//vboxsvr/sharedfolder/projekt1.9/newspaper_pack.vhd" in Library work.
Architecture newspaper_pack of Entity newspaper_pack is up to date.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/FSM.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/column.vhd" in Library work.
Architecture behavioral of Entity column is up to date.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" in Library work.
Architecture behavioral of Entity clkgen is up to date.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/fpga.vhd" in Library work.
Architecture arch_gp_ifc of Entity fpga is up to date.
Compiling vhdl file "//vboxsvr/sharedfolder/proj_template/fpga_inst.vhd" in Library work.
Entity <tlv_gp_ifc> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fpga> in library <work> (architecture <arch_gp_ifc>).

Analyzing hierarchy for entity <clkgen> in library <work> (architecture <BEHAVIORAL>) with generics.
	FREQ = "dcm_25mhz"
	GENIBUF = true

Analyzing hierarchy for entity <tlv_gp_ifc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <column> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga> in library <work> (Architecture <arch_gp_ifc>).
Entity <fpga> analyzed. Unit <fpga> generated.

Analyzing generic Entity <clkgen> in library <work> (Architecture <BEHAVIORAL>).
	FREQ = "dcm_25mhz"
	GENIBUF = true
WARNING:Xst:2211 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 96: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 106: Instantiating black box module <IBUFG>.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:2211 - "//vboxsvr/sharedfolder/proj_template/clkgen.vhd" line 114: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  7" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  135.6339999999999900" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clkgen>.
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing Entity <tlv_gp_ifc> in library <work> (Architecture <behavioral>).
Entity <tlv_gp_ifc> analyzed. Unit <tlv_gp_ifc> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <ROM> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "//vboxsvr/sharedfolder/proj_template/ROM.vhd" line 52: Mux is complete : default of case is discarded
Entity <ROM> analyzed. Unit <ROM> generated.

Analyzing Entity <column> in library <work> (Architecture <Behavioral>).
Entity <column> analyzed. Unit <column> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <column>.
    Related source file is "//vboxsvr/sharedfolder/proj_template/column.vhd".
    Found 8-bit register for signal <STATE>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <column> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "//vboxsvr/sharedfolder/proj_template/ROM.vhd".
    Found 4x128-bit ROM for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "//vboxsvr/sharedfolder/proj_template/clkgen.vhd".
WARNING:Xst:1780 - Signal <CLK1X_BUF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <clkgen> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "//vboxsvr/sharedfolder/proj_template/FSM.vhd".
WARNING:Xst:653 - Signal <anim> is used but never assigned. This sourceless signal will be automatically connected to value 01010101101010100101010110101010010101011010101001010101101010100101010110101010010101011010101001010101101010100101010110101010.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <incRom>.
    Found 1-bit register for signal <DIR>.
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <RST_columns>.
    Found 128-bit register for signal <arr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 132 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <tlv_gp_ifc>.
    Related source file is "//vboxsvr/sharedfolder/proj_template/fpga_inst.vhd".
WARNING:Xst:1305 - Output <IRQ> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<30>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<25>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <KIN> is never assigned. Tied to value 0000.
WARNING:Xst:2563 - Inout <RD<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<31>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<26>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<32>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<27>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<33>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<28>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCKE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<34>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<29>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<35>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<40>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCLK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<41>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<36>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<42>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<37>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ADIN> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<43>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<38>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RWE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<44>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<39>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<10>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<45>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ABCLK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<11>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LEDF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LRS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ADOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RDQM> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LRW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <KOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RA> is never assigned. Tied to value 000000000000000.
WARNING:Xst:2563 - Inout <LD<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ALRCIN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ALRCOUT> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<2>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SMCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <P3M<0>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_DI> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<1>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <AFBUS<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<5>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_DI_REQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<11>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<3>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<12>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<13>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<5>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_DO_VLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <AFBUS<8>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RRAS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<14>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<15>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<7>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCAS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<24>> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <rst_fsm> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <en_FSM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <AFBUS<11>>.
    Found 1-bit tristate buffer for signal <AFBUS<10>>.
    Found 1-bit tristate buffer for signal <AFBUS<9>>.
    Found 1-bit tristate buffer for signal <AFBUS<8>>.
    Found 1-bit tristate buffer for signal <AFBUS<7>>.
    Found 1-bit tristate buffer for signal <AFBUS<6>>.
    Found 1-bit tristate buffer for signal <AFBUS<5>>.
    Found 1-bit tristate buffer for signal <AFBUS<4>>.
    Found 1-bit tristate buffer for signal <AFBUS<3>>.
    Found 1-bit tristate buffer for signal <AFBUS<2>>.
    Found 1-bit tristate buffer for signal <AFBUS<1>>.
    Found 1-bit tristate buffer for signal <AFBUS<0>>.
    Found 1-bit tristate buffer for signal <P3M<7>>.
    Found 1-bit tristate buffer for signal <P3M<6>>.
    Found 1-bit tristate buffer for signal <P3M<5>>.
    Found 1-bit tristate buffer for signal <P3M<4>>.
    Found 1-bit tristate buffer for signal <P3M<3>>.
    Found 1-bit tristate buffer for signal <P3M<2>>.
    Found 1-bit tristate buffer for signal <P3M<1>>.
    Found 1-bit tristate buffer for signal <P3M<0>>.
    Found 1-bit tristate buffer for signal <LD<7>>.
    Found 1-bit tristate buffer for signal <LD<6>>.
    Found 1-bit tristate buffer for signal <LD<5>>.
    Found 1-bit tristate buffer for signal <LD<4>>.
    Found 1-bit tristate buffer for signal <LD<3>>.
    Found 1-bit tristate buffer for signal <LD<2>>.
    Found 1-bit tristate buffer for signal <LD<1>>.
    Found 1-bit tristate buffer for signal <LD<0>>.
    Found 1-bit tristate buffer for signal <X<45>>.
    Found 1-bit tristate buffer for signal <X<44>>.
    Found 1-bit tristate buffer for signal <X<43>>.
    Found 1-bit tristate buffer for signal <X<42>>.
    Found 1-bit tristate buffer for signal <X<41>>.
    Found 1-bit tristate buffer for signal <X<40>>.
    Found 1-bit tristate buffer for signal <X<39>>.
    Found 1-bit tristate buffer for signal <X<38>>.
    Found 1-bit tristate buffer for signal <X<37>>.
    Found 1-bit tristate buffer for signal <X<36>>.
    Found 1-bit tristate buffer for signal <X<35>>.
    Found 1-bit tristate buffer for signal <X<34>>.
    Found 1-bit tristate buffer for signal <X<33>>.
    Found 1-bit tristate buffer for signal <X<32>>.
    Found 1-bit tristate buffer for signal <X<31>>.
    Found 1-bit tristate buffer for signal <X<30>>.
    Found 1-bit tristate buffer for signal <X<29>>.
    Found 1-bit tristate buffer for signal <X<28>>.
    Found 1-bit tristate buffer for signal <X<27>>.
    Found 1-bit tristate buffer for signal <X<26>>.
    Found 1-bit tristate buffer for signal <X<25>>.
    Found 1-bit tristate buffer for signal <X<24>>.
    Found 1-bit tristate buffer for signal <X<15>>.
    Found 1-bit tristate buffer for signal <X<14>>.
    Found 1-bit tristate buffer for signal <X<13>>.
    Found 1-bit tristate buffer for signal <X<12>>.
    Found 1-bit tristate buffer for signal <X<11>>.
    Found 1-bit tristate buffer for signal <RD<7>>.
    Found 1-bit tristate buffer for signal <RD<6>>.
    Found 1-bit tristate buffer for signal <RD<5>>.
    Found 1-bit tristate buffer for signal <RD<4>>.
    Found 1-bit tristate buffer for signal <RD<3>>.
    Found 1-bit tristate buffer for signal <RD<2>>.
    Found 1-bit tristate buffer for signal <RD<1>>.
    Found 1-bit tristate buffer for signal <RD<0>>.
    Found 4-bit up counter for signal <A>.
    Found 1-bit register for signal <clk2>.
    Found 25-bit up counter for signal <cnt>.
    Found 22-bit up counter for signal <cnt2>.
    Found 2-bit up counter for signal <cntRomIndex>.
    Found 32-bit comparator greater for signal <id0$cmp_gt0000> created at line 24.
    Found 32-bit comparator less for signal <id0$cmp_lt0000> created at line 28.
    Found 32-bit register for signal <q>.
    Found 32-bit adder for signal <q$addsub0000> created at line 127.
    Found 8-bit register for signal <R>.
    Found 8-bit 16-to-1 multiplexer for signal <R$mux0001> created at line 32.
    Found 6-bit up counter for signal <rot>.
    Summary:
	inferred   5 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  63 Tristate(s).
Unit <tlv_gp_ifc> synthesized.


Synthesizing Unit <fpga>.
    Related source file is "//vboxsvr/sharedfolder/proj_template/fpga.vhd".
WARNING:Xst:1306 - Output <SPI_DI> is never assigned.
WARNING:Xst:647 - Input <SPI_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_FPGA_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ispi_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ispi_do_vld> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ispi_do> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ispi_di_req> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ispi_di> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ispi_cs> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <fpga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x128-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 24
 1-bit register                                        : 5
 128-bit register                                      : 1
 32-bit register                                       : 1
 8-bit register                                        : 17
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1
# Tristates                                            : 63
 1-bit tristate buffer                                 : 63

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fpga_inst/FSM/state/FSM> on signal <state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 start     | 00
 right     | 01
 left      | 11
 animation | 10
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 4x128-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 301
 Flip-Flops                                            : 301
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <arr_118> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_116> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_114> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_100> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_98> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_91> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_89> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_84> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_77> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_73> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_66> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_61> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_57> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_54> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_50> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_38> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_36> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_29> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_27> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_13> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_11> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arr_9> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <tlv_gp_ifc>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <tlv_gp_ifc>.

Optimizing unit <fpga> ...

Optimizing unit <column> ...

Optimizing unit <FSM> ...
WARNING:Xst:1710 - FF/Latch <arr_119> (without init value) has a constant value of 1 in block <FSM>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 38.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 326
 Flip-Flops                                            : 326

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga.ngr
Top Level Output File Name         : fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 124

Cell Usage :
# BELS                             : 868
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 63
#      LUT2                        : 108
#      LUT2_L                      : 2
#      LUT3                        : 84
#      LUT3_L                      : 3
#      LUT4                        : 282
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 83
#      MUXF5                       : 139
#      MUXF6                       : 16
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 326
#      FD                          : 39
#      FDE                         : 141
#      FDR                         : 5
#      FDRE                        : 39
#      FDS                         : 102
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 112
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 48
#      OBUFT                       : 62
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                      304  out of    768    39%  
 Number of Slice Flip Flops:            326  out of   1536    21%  
 Number of 4 input LUTs:                554  out of   1536    36%  
 Number of IOs:                         124
 Number of bonded IOBs:                 112  out of    124    90%  
 Number of GCLKs:                         2  out of      8    25%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
SMCLK                              | DCMclkgen/DCM_INST:CLKFX     | 196   |
fpga_inst/FSM/incRom               | NONE(fpga_inst/cntRomIndex_1)| 2     |
fpga_inst/clk21                    | BUFG                         | 128   |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 43.965ns (Maximum Frequency: 22.746MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.285ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SMCLK'
  Clock period: 43.965ns (frequency: 22.746MHz)
  Total number of paths / destination ports: 24475 / 386
-------------------------------------------------------------------------
Delay:               12.310ns (Levels of Logic = 25)
  Source:            fpga_inst/q_1 (FF)
  Destination:       fpga_inst/q_31 (FF)
  Source Clock:      SMCLK rising 3.6X
  Destination Clock: SMCLK rising 3.6X

  Data Path: fpga_inst/q_1 to fpga_inst/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.720   1.246  fpga_inst/q_1 (fpga_inst/q_1)
     LUT1:I0->O            1   0.551   0.000  fpga_inst/Madd_q_addsub0000_cy<1>_rt (fpga_inst/Madd_q_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  fpga_inst/Madd_q_addsub0000_cy<1> (fpga_inst/Madd_q_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<2> (fpga_inst/Madd_q_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<3> (fpga_inst/Madd_q_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<4> (fpga_inst/Madd_q_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<5> (fpga_inst/Madd_q_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<6> (fpga_inst/Madd_q_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<7> (fpga_inst/Madd_q_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<8> (fpga_inst/Madd_q_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<9> (fpga_inst/Madd_q_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<10> (fpga_inst/Madd_q_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<11> (fpga_inst/Madd_q_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<12> (fpga_inst/Madd_q_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<13> (fpga_inst/Madd_q_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<14> (fpga_inst/Madd_q_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<15> (fpga_inst/Madd_q_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<16> (fpga_inst/Madd_q_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<17> (fpga_inst/Madd_q_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<18> (fpga_inst/Madd_q_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<19> (fpga_inst/Madd_q_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/Madd_q_addsub0000_cy<20> (fpga_inst/Madd_q_addsub0000_cy<20>)
     XORCY:CI->O           2   0.904   0.945  fpga_inst/Madd_q_addsub0000_xor<21> (fpga_inst/q_addsub0000<21>)
     LUT4:I2->O            1   0.551   0.827  fpga_inst/q_cmp_eq0000346 (fpga_inst/q_cmp_eq0000346)
     LUT4:I3->O            1   0.551   0.869  fpga_inst/q_cmp_eq0000384 (fpga_inst/q_cmp_eq0000384)
     LUT4:I2->O           32   0.551   1.853  fpga_inst/q_cmp_eq0000476 (fpga_inst/q_cmp_eq0000)
     FDRE:R                    1.026          fpga_inst/q_31
    ----------------------------------------
    Total                     12.310ns (6.570ns logic, 5.740ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_inst/FSM/incRom'
  Clock period: 2.931ns (frequency: 341.180MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.931ns (Levels of Logic = 1)
  Source:            fpga_inst/cntRomIndex_1 (FF)
  Destination:       fpga_inst/cntRomIndex_1 (FF)
  Source Clock:      fpga_inst/FSM/incRom rising
  Destination Clock: fpga_inst/FSM/incRom rising

  Data Path: fpga_inst/cntRomIndex_1 to fpga_inst/cntRomIndex_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.720   1.457  fpga_inst/cntRomIndex_1 (fpga_inst/cntRomIndex_1)
     LUT2:I0->O            1   0.551   0.000  fpga_inst/Mcount_cntRomIndex_xor<1>11 (fpga_inst/Result<1>1)
     FD:D                      0.203          fpga_inst/cntRomIndex_1
    ----------------------------------------
    Total                      2.931ns (1.474ns logic, 1.457ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_inst/clk21'
  Clock period: 2.950ns (frequency: 338.983MHz)
  Total number of paths / destination ports: 361 / 128
-------------------------------------------------------------------------
Delay:               2.950ns (Levels of Logic = 2)
  Source:            fpga_inst/GEN_Column[0].start.ColumnX/STATE_7 (FF)
  Destination:       fpga_inst/GEN_Column[1].middle.ColumnX/STATE_7 (FF)
  Source Clock:      fpga_inst/clk21 rising
  Destination Clock: fpga_inst/clk21 rising

  Data Path: fpga_inst/GEN_Column[0].start.ColumnX/STATE_7 to fpga_inst/GEN_Column[1].middle.ColumnX/STATE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.720   1.116  fpga_inst/GEN_Column[0].start.ColumnX/STATE_7 (fpga_inst/GEN_Column[0].start.ColumnX/STATE_7)
     LUT4:I1->O            1   0.551   0.000  fpga_inst/GEN_Column[1].middle.ColumnX/STATE_mux0001<7>1 (fpga_inst/GEN_Column[1].middle.ColumnX/STATE_mux0001<7>1)
     MUXF5:I1->O           1   0.360   0.000  fpga_inst/GEN_Column[1].middle.ColumnX/STATE_mux0001<7>_f5 (fpga_inst/GEN_Column[1].middle.ColumnX/STATE_mux0001<7>)
     FDE:D                     0.203          fpga_inst/GEN_Column[1].middle.ColumnX/STATE_7
    ----------------------------------------
    Total                      2.950ns (1.834ns logic, 1.116ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SMCLK'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              7.285ns (Levels of Logic = 1)
  Source:            fpga_inst/A_0 (FF)
  Destination:       X<10> (PAD)
  Source Clock:      SMCLK rising 3.6X

  Data Path: fpga_inst/A_0 to X<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.720   0.921  fpga_inst/A_0 (fpga_inst/A_0)
     OBUF:I->O                 5.644          X_10_OBUF (X<10>)
    ----------------------------------------
    Total                      7.285ns (6.364ns logic, 0.921ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.59 secs
 
--> 

Total memory usage is 148868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  156 (   0 filtered)
Number of infos    :    2 (   0 filtered)

