//
// Generated by Bluespec Compiler, version 2013.01.beta5 (build 30325, 2013-01-23)
//
// On Thu Jan 30 14:50:45 EST 2014
//
//
// Ports:
// Name                         I/O  size props
// gmii_tx_txd                    O     8
// gmii_tx_tx_en                  O     1
// gmii_tx_tx_er                  O     1
// gmii_led                       O     1 reg
// rx_get                         O    10
// RDY_rx_get                     O     1
// RDY_tx_put                     O     1
// RDY_rxOperate                  O     1 const
// RDY_txOperate                  O     1 const
// rxOverFlow                     O     1
// RDY_rxOverFlow                 O     1 const
// txUnderFlow                    O     1
// RDY_txUnderFlow                O     1 const
// phyInterrupt                   O     1
// RDY_phyInterrupt               O     1 const
// CLK_gmii_tx_tx_clk             O     1 clock
// CLK_GATE_gmii_tx_tx_clk        O     1 const
// CLK_rxclkBnd                   O     1 clock
// CLK_GATE_rxclkBnd              O     1 const
// CLK_rxClk                      I     1 clock
// CLK_txClk                      I     1 clock
// CLK                            I     1 clock
// RST_N                          I     1 reset
// gmii_rx_rxd_i                  I     8 reg
// gmii_rx_rx_dv_i                I     1 reg
// gmii_rx_rx_er_i                I     1 reg
// gmii_col_i                     I     1
// gmii_crs_i                     I     1
// gmii_intr_i                    I     1
// tx_put                         I    10
// EN_tx_put                      I     1
// EN_rxOperate                   I     1
// EN_txOperate                   I     1 reg
// EN_rx_get                      I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkGMAC(CLK_rxClk,
	      CLK_txClk,
	      CLK,
	      RST_N,

	      gmii_rx_rxd_i,

	      gmii_rx_rx_dv_i,

	      gmii_rx_rx_er_i,

	      gmii_tx_txd,

	      gmii_tx_tx_en,

	      gmii_tx_tx_er,

	      gmii_col_i,

	      gmii_crs_i,

	      gmii_intr_i,

	      gmii_led,

	      EN_rx_get,
	      rx_get,
	      RDY_rx_get,

	      tx_put,
	      EN_tx_put,
	      RDY_tx_put,

	      EN_rxOperate,
	      RDY_rxOperate,

	      EN_txOperate,
	      RDY_txOperate,

	      rxOverFlow,
	      RDY_rxOverFlow,

	      txUnderFlow,
	      RDY_txUnderFlow,

	      phyInterrupt,
	      RDY_phyInterrupt,

	      CLK_gmii_tx_tx_clk,
	      CLK_GATE_gmii_tx_tx_clk,

	      CLK_rxclkBnd,
	      CLK_GATE_rxclkBnd);
  input  CLK_rxClk;
  input  CLK_txClk;
  input  CLK;
  input  RST_N;

  // action method gmii_rx_rxd
  input  [7 : 0] gmii_rx_rxd_i;

  // action method gmii_rx_rx_dv
  input  gmii_rx_rx_dv_i;

  // action method gmii_rx_rx_er
  input  gmii_rx_rx_er_i;

  // value method gmii_tx_txd
  output [7 : 0] gmii_tx_txd;

  // value method gmii_tx_tx_en
  output gmii_tx_tx_en;

  // value method gmii_tx_tx_er
  output gmii_tx_tx_er;

  // action method gmii_col
  input  gmii_col_i;

  // action method gmii_crs
  input  gmii_crs_i;

  // action method gmii_intr
  input  gmii_intr_i;

  // value method gmii_led
  output gmii_led;

  // actionvalue method rx_get
  input  EN_rx_get;
  output [9 : 0] rx_get;
  output RDY_rx_get;

  // action method tx_put
  input  [9 : 0] tx_put;
  input  EN_tx_put;
  output RDY_tx_put;

  // action method rxOperate
  input  EN_rxOperate;
  output RDY_rxOperate;

  // action method txOperate
  input  EN_txOperate;
  output RDY_txOperate;

  // value method rxOverFlow
  output rxOverFlow;
  output RDY_rxOverFlow;

  // value method txUnderFlow
  output txUnderFlow;
  output RDY_txUnderFlow;

  // value method phyInterrupt
  output phyInterrupt;
  output RDY_phyInterrupt;

  // oscillator and gates for output clock CLK_gmii_tx_tx_clk
  output CLK_gmii_tx_tx_clk;
  output CLK_GATE_gmii_tx_tx_clk;

  // oscillator and gates for output clock CLK_rxclkBnd
  output CLK_rxclkBnd;
  output CLK_GATE_rxclkBnd;

  // signals for module outputs
  wire [9 : 0] rx_get;
  wire [7 : 0] gmii_tx_txd;
  wire CLK_GATE_gmii_tx_tx_clk,
       CLK_GATE_rxclkBnd,
       CLK_gmii_tx_tx_clk,
       CLK_rxclkBnd,
       RDY_phyInterrupt,
       RDY_rxOperate,
       RDY_rxOverFlow,
       RDY_rx_get,
       RDY_txOperate,
       RDY_txUnderFlow,
       RDY_tx_put,
       gmii_led,
       gmii_tx_tx_en,
       gmii_tx_tx_er,
       phyInterrupt,
       rxOverFlow,
       txUnderFlow;

  // inlined wires
  reg [7 : 0] txRS_txData_1_wget;
  wire rxRS_crcDbgCnt_decAction_whas,
       rxRS_crcDbgCnt_incAction_whas,
       rxRS_preambleCnt_decAction_whas,
       rxRS_preambleCnt_incAction_whas,
       rxRS_rxOperateD_1_wget,
       rxRS_rxOperateD_1_whas,
       txRS_crcDbgCnt_decAction_whas,
       txRS_crcDbgCnt_incAction_whas,
       txRS_ifgCnt_decAction_whas,
       txRS_ifgCnt_incAction_whas,
       txRS_lenCnt_decAction_whas,
       txRS_lenCnt_incAction_whas,
       txRS_preambleCnt_decAction_whas,
       txRS_preambleCnt_incAction_whas,
       txRS_txDV_1_wget,
       txRS_txDV_1_whas,
       txRS_txData_1_whas,
       txRS_txER_1_wget,
       txRS_txER_1_whas,
       txRS_txOperateD_1_wget,
       txRS_txOperateD_1_whas,
       txRS_underflow_1_wget,
       txRS_underflow_1_whas;

  // register gmacLED
  reg gmacLED;
  wire gmacLED_D_IN, gmacLED_EN;

  // register rxRS_crcDbgCnt_value
  reg [11 : 0] rxRS_crcDbgCnt_value;
  wire [11 : 0] rxRS_crcDbgCnt_value_D_IN;
  wire rxRS_crcDbgCnt_value_EN;

  // register rxRS_crcEnd
  reg rxRS_crcEnd;
  wire rxRS_crcEnd_D_IN, rxRS_crcEnd_EN;

  // register rxRS_fullD
  reg rxRS_fullD;
  wire rxRS_fullD_D_IN, rxRS_fullD_EN;

  // register rxRS_isSOF
  reg rxRS_isSOF;
  wire rxRS_isSOF_D_IN, rxRS_isSOF_EN;

  // register rxRS_preambleCnt_value
  reg [3 : 0] rxRS_preambleCnt_value;
  wire [3 : 0] rxRS_preambleCnt_value_D_IN;
  wire rxRS_preambleCnt_value_EN;

  // register rxRS_rxAPipe
  reg [5 : 0] rxRS_rxAPipe;
  wire [5 : 0] rxRS_rxAPipe_D_IN;
  wire rxRS_rxAPipe_EN;

  // register rxRS_rxActive
  reg rxRS_rxActive;
  wire rxRS_rxActive_D_IN, rxRS_rxActive_EN;

  // register rxRS_rxDV
  reg rxRS_rxDV;
  wire rxRS_rxDV_D_IN, rxRS_rxDV_EN;

  // register rxRS_rxDVD
  reg rxRS_rxDVD;
  wire rxRS_rxDVD_D_IN, rxRS_rxDVD_EN;

  // register rxRS_rxDVD2
  reg rxRS_rxDVD2;
  wire rxRS_rxDVD2_D_IN, rxRS_rxDVD2_EN;

  // register rxRS_rxData
  reg [7 : 0] rxRS_rxData;
  wire [7 : 0] rxRS_rxData_D_IN;
  wire rxRS_rxData_EN;

  // register rxRS_rxER
  reg rxRS_rxER;
  wire rxRS_rxER_D_IN, rxRS_rxER_EN;

  // register rxRS_rxOperateD
  reg rxRS_rxOperateD;
  wire rxRS_rxOperateD_D_IN, rxRS_rxOperateD_EN;

  // register rxRS_rxPipe
  reg [47 : 0] rxRS_rxPipe;
  wire [47 : 0] rxRS_rxPipe_D_IN;
  wire rxRS_rxPipe_EN;

  // register txRS_crcDbgCnt_value
  reg [11 : 0] txRS_crcDbgCnt_value;
  wire [11 : 0] txRS_crcDbgCnt_value_D_IN;
  wire txRS_crcDbgCnt_value_EN;

  // register txRS_doPad
  reg txRS_doPad;
  wire txRS_doPad_D_IN, txRS_doPad_EN;

  // register txRS_emitFCS
  reg [2 : 0] txRS_emitFCS;
  wire [2 : 0] txRS_emitFCS_D_IN;
  wire txRS_emitFCS_EN;

  // register txRS_ifgCnt_value
  reg [4 : 0] txRS_ifgCnt_value;
  wire [4 : 0] txRS_ifgCnt_value_D_IN;
  wire txRS_ifgCnt_value_EN;

  // register txRS_isSOF
  reg txRS_isSOF;
  wire txRS_isSOF_D_IN, txRS_isSOF_EN;

  // register txRS_lenCnt_value
  reg [11 : 0] txRS_lenCnt_value;
  wire [11 : 0] txRS_lenCnt_value_D_IN;
  wire txRS_lenCnt_value_EN;

  // register txRS_preambleCnt_value
  reg [4 : 0] txRS_preambleCnt_value;
  wire [4 : 0] txRS_preambleCnt_value_D_IN;
  wire txRS_preambleCnt_value_EN;

  // register txRS_txActive
  reg txRS_txActive;
  wire txRS_txActive_D_IN, txRS_txActive_EN;

  // register txRS_txDV
  reg txRS_txDV;
  wire txRS_txDV_D_IN, txRS_txDV_EN;

  // register txRS_txData
  reg [7 : 0] txRS_txData;
  wire [7 : 0] txRS_txData_D_IN;
  wire txRS_txData_EN;

  // register txRS_txER
  reg txRS_txER;
  wire txRS_txER_D_IN, txRS_txER_EN;

  // register txRS_txOperateD
  reg txRS_txOperateD;
  wire txRS_txOperateD_D_IN, txRS_txOperateD_EN;

  // register txRS_underflow
  reg txRS_underflow;
  wire txRS_underflow_D_IN, txRS_underflow_EN;

  // register txRS_unfD
  reg txRS_unfD;
  wire txRS_unfD_D_IN, txRS_unfD_EN;

  // ports of submodule col_cc
  wire col_cc_sD_IN, col_cc_sEN;

  // ports of submodule crs_cc
  wire crs_cc_sD_IN, crs_cc_sEN;

  // ports of submodule gmii_rx_clk
  wire gmii_rx_clk_O;

  // ports of submodule gmii_rxc_dly
  wire gmii_rxc_dly_DATAOUT;

  // ports of submodule intr_cc
  wire intr_cc_dD_OUT, intr_cc_sD_IN, intr_cc_sEN;

  // ports of submodule phyReset
  wire phyReset_OUT_RST;

  // ports of submodule rxClk_BUFR
  wire rxClk_BUFR_O;

  // ports of submodule rxRS_crc
  wire [31 : 0] rxRS_crc_complete;
  wire [7 : 0] rxRS_crc_add_data;
  wire rxRS_crc_EN_add, rxRS_crc_EN_clear, rxRS_crc_EN_complete;

  // ports of submodule rxRS_ovfBit
  wire rxRS_ovfBit_dD_OUT, rxRS_ovfBit_sD_IN, rxRS_ovfBit_sEN;

  // ports of submodule rxRS_rxF
  wire [9 : 0] rxRS_rxF_dD_OUT, rxRS_rxF_sD_IN;
  wire rxRS_rxF_dDEQ, rxRS_rxF_dEMPTY_N, rxRS_rxF_sENQ, rxRS_rxF_sFULL_N;

  // ports of submodule rxRS_rxOperateS
  wire rxRS_rxOperateS_dD_OUT, rxRS_rxOperateS_sD_IN, rxRS_rxOperateS_sEN;

  // ports of submodule rxRS_rxRst
  wire rxRS_rxRst_OUT_RST;

  // ports of submodule txRS_crc
  wire [31 : 0] txRS_crc_result;
  wire [7 : 0] txRS_crc_add_data;
  wire txRS_crc_EN_add, txRS_crc_EN_clear, txRS_crc_EN_complete;

  // ports of submodule txRS_iobTxClk
  wire txRS_iobTxClk_Q;

  // ports of submodule txRS_iobTxClk_reset
  wire txRS_iobTxClk_reset_RESET_OUT;

  // ports of submodule txRS_iobTxData
  wire txRS_iobTxData_CE,
       txRS_iobTxData_D1,
       txRS_iobTxData_D2,
       txRS_iobTxData_Q,
       txRS_iobTxData_S;

  // ports of submodule txRS_iobTxData_1
  wire txRS_iobTxData_1_CE,
       txRS_iobTxData_1_D1,
       txRS_iobTxData_1_D2,
       txRS_iobTxData_1_Q,
       txRS_iobTxData_1_S;

  // ports of submodule txRS_iobTxData_2
  wire txRS_iobTxData_2_CE,
       txRS_iobTxData_2_D1,
       txRS_iobTxData_2_D2,
       txRS_iobTxData_2_Q,
       txRS_iobTxData_2_S;

  // ports of submodule txRS_iobTxData_3
  wire txRS_iobTxData_3_CE,
       txRS_iobTxData_3_D1,
       txRS_iobTxData_3_D2,
       txRS_iobTxData_3_Q,
       txRS_iobTxData_3_S;

  // ports of submodule txRS_iobTxData_4
  wire txRS_iobTxData_4_CE,
       txRS_iobTxData_4_D1,
       txRS_iobTxData_4_D2,
       txRS_iobTxData_4_Q,
       txRS_iobTxData_4_S;

  // ports of submodule txRS_iobTxData_5
  wire txRS_iobTxData_5_CE,
       txRS_iobTxData_5_D1,
       txRS_iobTxData_5_D2,
       txRS_iobTxData_5_Q,
       txRS_iobTxData_5_S;

  // ports of submodule txRS_iobTxData_6
  wire txRS_iobTxData_6_CE,
       txRS_iobTxData_6_D1,
       txRS_iobTxData_6_D2,
       txRS_iobTxData_6_Q,
       txRS_iobTxData_6_S;

  // ports of submodule txRS_iobTxData_7
  wire txRS_iobTxData_7_CE,
       txRS_iobTxData_7_D1,
       txRS_iobTxData_7_D2,
       txRS_iobTxData_7_Q,
       txRS_iobTxData_7_S;

  // ports of submodule txRS_iobTxData_reset
  wire txRS_iobTxData_reset_RESET_OUT;

  // ports of submodule txRS_iobTxEna
  wire txRS_iobTxEna_CE,
       txRS_iobTxEna_D1,
       txRS_iobTxEna_D2,
       txRS_iobTxEna_Q,
       txRS_iobTxEna_S;

  // ports of submodule txRS_iobTxEna_reset
  wire txRS_iobTxEna_reset_RESET_OUT;

  // ports of submodule txRS_iobTxErr
  wire txRS_iobTxErr_CE,
       txRS_iobTxErr_D1,
       txRS_iobTxErr_D2,
       txRS_iobTxErr_Q,
       txRS_iobTxErr_S;

  // ports of submodule txRS_iobTxErr_reset
  wire txRS_iobTxErr_reset_RESET_OUT;

  // ports of submodule txRS_txF
  wire [9 : 0] txRS_txF_dD_OUT, txRS_txF_sD_IN;
  wire txRS_txF_dDEQ, txRS_txF_dEMPTY_N, txRS_txF_sENQ, txRS_txF_sFULL_N;

  // ports of submodule txRS_txOperateS
  wire txRS_txOperateS_dD_OUT, txRS_txOperateS_sD_IN, txRS_txOperateS_sEN;

  // ports of submodule txRS_txRst
  wire txRS_txRst_OUT_RST;

  // ports of submodule txRS_unfBit
  wire txRS_unfBit_dD_OUT, txRS_unfBit_sD_IN, txRS_unfBit_sEN;

  // rule scheduling signals
  wire CAN_FIRE_RL_txRS_egress_Body,
       CAN_FIRE_RL_txRS_egress_EOF,
       CAN_FIRE_RL_txRS_egress_SOF,
       WILL_FIRE_RL_rxRS_crcDbgCnt_ruleInc,
       WILL_FIRE_RL_rxRS_egress_data,
       WILL_FIRE_RL_rxRS_end_frame,
       WILL_FIRE_RL_rxRS_ingress_advance,
       WILL_FIRE_RL_rxRS_ingress_noadvance,
       WILL_FIRE_RL_txRS_egress_Body,
       WILL_FIRE_RL_txRS_egress_EOF,
       WILL_FIRE_RL_txRS_egress_FCS,
       WILL_FIRE_RL_txRS_egress_SOF;

  // inputs to muxes for submodule ports
  reg [7 : 0] MUX_txRS_txData_1_wset_1__VAL_1;
  wire [11 : 0] MUX_rxRS_crcDbgCnt_value_write_1__VAL_1,
		MUX_txRS_crcDbgCnt_value_write_1__VAL_2,
		MUX_txRS_lenCnt_value_write_1__VAL_2;
  wire [9 : 0] MUX_rxRS_rxF_enq_1__VAL_1, MUX_rxRS_rxF_enq_1__VAL_2;
  wire [7 : 0] MUX_txRS_crc_add_1__VAL_2, MUX_txRS_txData_1_wset_1__VAL_4;
  wire [5 : 0] MUX_rxRS_rxAPipe_write_1__VAL_2;
  wire [4 : 0] MUX_txRS_ifgCnt_value_write_1__VAL_2,
	       MUX_txRS_preambleCnt_value_write_1__VAL_3;
  wire [3 : 0] MUX_rxRS_preambleCnt_value_write_1__VAL_3;
  wire MUX_rxRS_rxF_enq_1__SEL_1,
       MUX_txRS_crc_add_1__SEL_1,
       MUX_txRS_crcDbgCnt_value_write_1__SEL_1,
       MUX_txRS_emitFCS_write_1__SEL_1,
       MUX_txRS_ifgCnt_value_write_1__SEL_1;

  // remaining internal signals
  reg [63 : 0] v__h12643, v__h6699;
  reg [1 : 0] CASE_rxRS_rxFdD_OUT_BITS_9_TO_8_0_rxRS_rxFdD_ETC__q1,
	      CASE_tx_put_BITS_9_TO_8_0_tx_put_BITS_9_TO_8_1_ETC__q2;
  wire [2 : 0] x__h13660;
  wire txRS_lenCnt_value_45_ULT_59___d209,
       txRS_preambleCnt_value_19_ULT_7___d183;

  // oscillator and gates for output clock CLK_gmii_tx_tx_clk
  assign CLK_gmii_tx_tx_clk = txRS_iobTxClk_Q ;
  assign CLK_GATE_gmii_tx_tx_clk = 1'b1 ;

  // oscillator and gates for output clock CLK_rxclkBnd
  assign CLK_rxclkBnd = rxClk_BUFR_O ;
  assign CLK_GATE_rxclkBnd = 1'b1 ;

  // value method gmii_tx_txd
  assign gmii_tx_txd =
	     { txRS_iobTxData_7_Q,
	       txRS_iobTxData_6_Q,
	       txRS_iobTxData_5_Q,
	       txRS_iobTxData_4_Q,
	       txRS_iobTxData_3_Q,
	       txRS_iobTxData_2_Q,
	       txRS_iobTxData_1_Q,
	       txRS_iobTxData_Q } ;

  // value method gmii_tx_tx_en
  assign gmii_tx_tx_en = txRS_iobTxEna_Q ;

  // value method gmii_tx_tx_er
  assign gmii_tx_tx_er = txRS_iobTxErr_Q ;

  // value method gmii_led
  assign gmii_led = gmacLED ;

  // actionvalue method rx_get
  assign rx_get =
	     { CASE_rxRS_rxFdD_OUT_BITS_9_TO_8_0_rxRS_rxFdD_ETC__q1,
	       rxRS_rxF_dD_OUT[7:0] } ;
  assign RDY_rx_get = rxRS_rxF_dEMPTY_N ;

  // action method tx_put
  assign RDY_tx_put = txRS_txF_sFULL_N ;

  // action method rxOperate
  assign RDY_rxOperate = 1'd1 ;

  // action method txOperate
  assign RDY_txOperate = 1'd1 ;

  // value method rxOverFlow
  assign rxOverFlow = rxRS_ovfBit_dD_OUT ;
  assign RDY_rxOverFlow = 1'd1 ;

  // value method txUnderFlow
  assign txUnderFlow = txRS_unfBit_dD_OUT ;
  assign RDY_txUnderFlow = 1'd1 ;

  // value method phyInterrupt
  assign phyInterrupt = !intr_cc_dD_OUT ;
  assign RDY_phyInterrupt = 1'd1 ;

  // submodule col_cc
  SyncBit #(.init(1'd0)) col_cc(.sCLK(CLK),
				.dCLK(CLK),
				.sRST(phyReset_OUT_RST),
				.sD_IN(col_cc_sD_IN),
				.sEN(col_cc_sEN),
				.dD_OUT());

  // submodule crs_cc
  SyncBit #(.init(1'd0)) crs_cc(.sCLK(CLK),
				.dCLK(CLK),
				.sRST(phyReset_OUT_RST),
				.sD_IN(crs_cc_sD_IN),
				.sEN(crs_cc_sEN),
				.dD_OUT());

  // submodule gmii_rx_clk
  BUFIO gmii_rx_clk(.I(gmii_rxc_dly_DATAOUT), .O(gmii_rx_clk_O));

  // submodule gmii_rxc_dly
  IODELAY #(.IDELAY_TYPE("FIXED"),
	    .IDELAY_VALUE(32'd0),
	    .DELAY_SRC("I"),
	    .SIGNAL_PATTERN("CLOCK"),
	    .HIGH_PERFORMANCE_MODE("TRUE")) gmii_rxc_dly(.IDATAIN(CLK_rxClk),
							 .ODATAIN(32'd0),
							 .DATAIN(32'd0),
							 .C(32'd0),
							 .T(32'd0),
							 .CE(32'd0),
							 .INC(32'd0),
							 .RST(32'd0),
							 .DATAOUT(gmii_rxc_dly_DATAOUT));

  // submodule intr_cc
  SyncBit #(.init(1'd0)) intr_cc(.sCLK(CLK),
				 .dCLK(CLK),
				 .sRST(phyReset_OUT_RST),
				 .sD_IN(intr_cc_sD_IN),
				 .sEN(intr_cc_sEN),
				 .dD_OUT(intr_cc_dD_OUT));

  // submodule phyReset
  SyncResetA #(.RSTDELAY(32'd7)) phyReset(.CLK(CLK),
					  .IN_RST(RST_N),
					  .OUT_RST(phyReset_OUT_RST));

  // submodule rxClk_BUFR
  BUFR #(.BUFR_DIVIDE("BYPASS")) rxClk_BUFR(.I(gmii_rxc_dly_DATAOUT),
					    .CE(1'd1),
					    .CLR(1'd0),
					    .O(rxClk_BUFR_O));

  // submodule rxRS_crc
  mkCRC32 rxRS_crc(.CLK(rxClk_BUFR_O),
		   .RST_N(rxRS_rxRst_OUT_RST),
		   .add_data(rxRS_crc_add_data),
		   .EN_add(rxRS_crc_EN_add),
		   .EN_clear(rxRS_crc_EN_clear),
		   .EN_complete(rxRS_crc_EN_complete),
		   .RDY_add(),
		   .RDY_clear(),
		   .result(),
		   .RDY_result(),
		   .complete(rxRS_crc_complete),
		   .RDY_complete());

  // submodule rxRS_ovfBit
  SyncBit #(.init(1'd0)) rxRS_ovfBit(.sCLK(rxClk_BUFR_O),
				     .dCLK(CLK),
				     .sRST(rxRS_rxRst_OUT_RST),
				     .sD_IN(rxRS_ovfBit_sD_IN),
				     .sEN(rxRS_ovfBit_sEN),
				     .dD_OUT(rxRS_ovfBit_dD_OUT));

  // submodule rxRS_rxF
  SyncFIFO #(.dataWidth(32'd10),
	     .depth(32'd8),
	     .indxWidth(32'd3)) rxRS_rxF(.sCLK(rxClk_BUFR_O),
					 .dCLK(CLK),
					 .sRST(rxRS_rxRst_OUT_RST),
					 .sD_IN(rxRS_rxF_sD_IN),
					 .sENQ(rxRS_rxF_sENQ),
					 .dDEQ(rxRS_rxF_dDEQ),
					 .dD_OUT(rxRS_rxF_dD_OUT),
					 .sFULL_N(rxRS_rxF_sFULL_N),
					 .dEMPTY_N(rxRS_rxF_dEMPTY_N));

  // submodule rxRS_rxOperateS
  SyncBit #(.init(1'd0)) rxRS_rxOperateS(.sCLK(CLK),
					 .dCLK(rxClk_BUFR_O),
					 .sRST(RST_N),
					 .sD_IN(rxRS_rxOperateS_sD_IN),
					 .sEN(rxRS_rxOperateS_sEN),
					 .dD_OUT(rxRS_rxOperateS_dD_OUT));

  // submodule rxRS_rxRst
  SyncResetA #(.RSTDELAY(32'd1)) rxRS_rxRst(.CLK(rxClk_BUFR_O),
					    .IN_RST(RST_N),
					    .OUT_RST(rxRS_rxRst_OUT_RST));

  // submodule txRS_crc
  mkCRC32 txRS_crc(.CLK(CLK_txClk),
		   .RST_N(txRS_txRst_OUT_RST),
		   .add_data(txRS_crc_add_data),
		   .EN_add(txRS_crc_EN_add),
		   .EN_clear(txRS_crc_EN_clear),
		   .EN_complete(txRS_crc_EN_complete),
		   .RDY_add(),
		   .RDY_clear(),
		   .result(txRS_crc_result),
		   .RDY_result(),
		   .complete(),
		   .RDY_complete());

  // submodule txRS_iobTxClk
  // iobTxClk output is 180 degress out-of-phase for 4 nS SU + 4 nS Hold
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxClk(.C(CLK_txClk),
					.R(txRS_iobTxClk_reset_RESET_OUT),
					.D1(1'd0),
					.D2(1'd1),
					.CE(1'd1),
					.S(1'd0),
					.Q(txRS_iobTxClk_Q));

  // submodule txRS_iobTxClk_reset
  ResetInverter txRS_iobTxClk_reset(.RESET_IN(txRS_txRst_OUT_RST),
				    .RESET_OUT(txRS_iobTxClk_reset_RESET_OUT));

  // submodule txRS_iobTxData
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData(.C(CLK_txClk),
					 .R(txRS_iobTxData_reset_RESET_OUT),
					 .CE(txRS_iobTxData_CE),
					 .D1(txRS_iobTxData_D1),
					 .D2(txRS_iobTxData_D2),
					 .S(txRS_iobTxData_S),
					 .Q(txRS_iobTxData_Q));

  // submodule txRS_iobTxData_1
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_1(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_1_CE),
					   .D1(txRS_iobTxData_1_D1),
					   .D2(txRS_iobTxData_1_D2),
					   .S(txRS_iobTxData_1_S),
					   .Q(txRS_iobTxData_1_Q));

  // submodule txRS_iobTxData_2
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_2(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_2_CE),
					   .D1(txRS_iobTxData_2_D1),
					   .D2(txRS_iobTxData_2_D2),
					   .S(txRS_iobTxData_2_S),
					   .Q(txRS_iobTxData_2_Q));

  // submodule txRS_iobTxData_3
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_3(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_3_CE),
					   .D1(txRS_iobTxData_3_D1),
					   .D2(txRS_iobTxData_3_D2),
					   .S(txRS_iobTxData_3_S),
					   .Q(txRS_iobTxData_3_Q));

  // submodule txRS_iobTxData_4
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_4(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_4_CE),
					   .D1(txRS_iobTxData_4_D1),
					   .D2(txRS_iobTxData_4_D2),
					   .S(txRS_iobTxData_4_S),
					   .Q(txRS_iobTxData_4_Q));

  // submodule txRS_iobTxData_5
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_5(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_5_CE),
					   .D1(txRS_iobTxData_5_D1),
					   .D2(txRS_iobTxData_5_D2),
					   .S(txRS_iobTxData_5_S),
					   .Q(txRS_iobTxData_5_Q));

  // submodule txRS_iobTxData_6
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_6(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_6_CE),
					   .D1(txRS_iobTxData_6_D1),
					   .D2(txRS_iobTxData_6_D2),
					   .S(txRS_iobTxData_6_S),
					   .Q(txRS_iobTxData_6_Q));

  // submodule txRS_iobTxData_7
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxData_7(.C(CLK_txClk),
					   .R(txRS_iobTxData_reset_RESET_OUT),
					   .CE(txRS_iobTxData_7_CE),
					   .D1(txRS_iobTxData_7_D1),
					   .D2(txRS_iobTxData_7_D2),
					   .S(txRS_iobTxData_7_S),
					   .Q(txRS_iobTxData_7_Q));

  // submodule txRS_iobTxData_reset
  ResetInverter txRS_iobTxData_reset(.RESET_IN(txRS_txRst_OUT_RST),
				     .RESET_OUT(txRS_iobTxData_reset_RESET_OUT));

  // submodule txRS_iobTxEna
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxEna(.C(CLK_txClk),
					.R(txRS_iobTxEna_reset_RESET_OUT),
					.CE(txRS_iobTxEna_CE),
					.D1(txRS_iobTxEna_D1),
					.D2(txRS_iobTxEna_D2),
					.S(txRS_iobTxEna_S),
					.Q(txRS_iobTxEna_Q));

  // submodule txRS_iobTxEna_reset
  ResetInverter txRS_iobTxEna_reset(.RESET_IN(txRS_txRst_OUT_RST),
				    .RESET_OUT(txRS_iobTxEna_reset_RESET_OUT));

  // submodule txRS_iobTxErr
  ODDR #(.DDR_CLK_EDGE("SAME_EDGE"),
	 .INIT(1'd0),
	 .SRTYPE("SYNC")) txRS_iobTxErr(.C(CLK_txClk),
					.R(txRS_iobTxErr_reset_RESET_OUT),
					.CE(txRS_iobTxErr_CE),
					.D1(txRS_iobTxErr_D1),
					.D2(txRS_iobTxErr_D2),
					.S(txRS_iobTxErr_S),
					.Q(txRS_iobTxErr_Q));

  // submodule txRS_iobTxErr_reset
  ResetInverter txRS_iobTxErr_reset(.RESET_IN(txRS_txRst_OUT_RST),
				    .RESET_OUT(txRS_iobTxErr_reset_RESET_OUT));

  // submodule txRS_txF
  SyncFIFO #(.dataWidth(32'd10),
	     .depth(32'd16),
	     .indxWidth(32'd4)) txRS_txF(.sCLK(CLK),
					 .dCLK(CLK_txClk),
					 .sRST(RST_N),
					 .sD_IN(txRS_txF_sD_IN),
					 .sENQ(txRS_txF_sENQ),
					 .dDEQ(txRS_txF_dDEQ),
					 .dD_OUT(txRS_txF_dD_OUT),
					 .sFULL_N(txRS_txF_sFULL_N),
					 .dEMPTY_N(txRS_txF_dEMPTY_N));

  // submodule txRS_txOperateS
  SyncBit #(.init(1'd0)) txRS_txOperateS(.sCLK(CLK),
					 .dCLK(CLK_txClk),
					 .sRST(RST_N),
					 .sD_IN(txRS_txOperateS_sD_IN),
					 .sEN(txRS_txOperateS_sEN),
					 .dD_OUT(txRS_txOperateS_dD_OUT));

  // submodule txRS_txRst
  SyncResetA #(.RSTDELAY(32'd1)) txRS_txRst(.CLK(CLK_txClk),
					    .IN_RST(RST_N),
					    .OUT_RST(txRS_txRst_OUT_RST));

  // submodule txRS_unfBit
  SyncBit #(.init(1'd0)) txRS_unfBit(.sCLK(CLK_txClk),
				     .dCLK(CLK),
				     .sRST(txRS_txRst_OUT_RST),
				     .sD_IN(txRS_unfBit_sD_IN),
				     .sEN(txRS_unfBit_sEN),
				     .dD_OUT(txRS_unfBit_dD_OUT));

  // rule RL_rxRS_ingress_noadvance
  assign WILL_FIRE_RL_rxRS_ingress_noadvance =
	     (!rxRS_rxActive || rxRS_rxF_sFULL_N) && rxRS_rxOperateS_dD_OUT &&
	     !rxRS_rxDVD &&
	     rxRS_rxAPipe[0] &&
	     rxRS_rxAPipe[1] &&
	     rxRS_rxAPipe[2] &&
	     rxRS_rxAPipe[3] &&
	     rxRS_rxAPipe[4] &&
	     rxRS_rxAPipe[5] &&
	     !rxRS_crcEnd ;

  // rule RL_rxRS_egress_data
  assign WILL_FIRE_RL_rxRS_egress_data =
	     rxRS_rxF_sFULL_N && rxRS_rxOperateS_dD_OUT && rxRS_rxDVD &&
	     rxRS_rxAPipe[5] ;

  // rule RL_rxRS_ingress_advance
  assign WILL_FIRE_RL_rxRS_ingress_advance =
	     rxRS_rxOperateS_dD_OUT && rxRS_rxDV && !rxRS_rxER ;

  // rule RL_rxRS_end_frame
  assign WILL_FIRE_RL_rxRS_end_frame =
	     rxRS_rxOperateS_dD_OUT && (rxRS_crcEnd || rxRS_rxER) &&
	     !WILL_FIRE_RL_rxRS_ingress_noadvance ;

  // rule RL_rxRS_crcDbgCnt_ruleInc
  assign WILL_FIRE_RL_rxRS_crcDbgCnt_ruleInc =
	     rxRS_crcDbgCnt_incAction_whas &&
	     !WILL_FIRE_RL_rxRS_ingress_noadvance ;

  // rule RL_txRS_egress_SOF
  assign CAN_FIRE_RL_txRS_egress_SOF =
	     txRS_txF_dEMPTY_N &&
	     (txRS_preambleCnt_value_19_ULT_7___d183 ||
	      txRS_preambleCnt_value == 5'd7 ||
	      txRS_txF_dEMPTY_N) &&
	     txRS_txOperateS_dD_OUT &&
	     txRS_isSOF &&
	     txRS_ifgCnt_value == 5'h0 &&
	     txRS_txF_dD_OUT[9:8] == 2'd0 ;
  assign WILL_FIRE_RL_txRS_egress_SOF =
	     CAN_FIRE_RL_txRS_egress_SOF && !WILL_FIRE_RL_txRS_egress_FCS ;

  // rule RL_txRS_egress_Body
  assign CAN_FIRE_RL_txRS_egress_Body =
	     txRS_txF_dEMPTY_N && txRS_txOperateS_dD_OUT && txRS_txActive &&
	     !txRS_isSOF &&
	     txRS_txF_dD_OUT[9:8] == 2'd0 ;
  assign WILL_FIRE_RL_txRS_egress_Body =
	     CAN_FIRE_RL_txRS_egress_Body && !WILL_FIRE_RL_txRS_egress_FCS ;

  // rule RL_txRS_egress_EOF
  assign CAN_FIRE_RL_txRS_egress_EOF =
	     txRS_txF_dEMPTY_N &&
	     (txRS_lenCnt_value_45_ULT_59___d209 || txRS_txF_dEMPTY_N) &&
	     txRS_txOperateS_dD_OUT &&
	     txRS_txActive &&
	     txRS_txF_dD_OUT[9:8] == 2'd1 ;
  assign WILL_FIRE_RL_txRS_egress_EOF =
	     CAN_FIRE_RL_txRS_egress_EOF && !WILL_FIRE_RL_txRS_egress_FCS ;

  // rule RL_txRS_egress_FCS
  assign WILL_FIRE_RL_txRS_egress_FCS =
	     txRS_txOperateS_dD_OUT && txRS_emitFCS != 3'd0 ;

  // inputs to muxes for submodule ports
  assign MUX_rxRS_rxF_enq_1__SEL_1 =
	     WILL_FIRE_RL_rxRS_ingress_noadvance && rxRS_rxActive ;
  assign MUX_txRS_crc_add_1__SEL_1 =
	     WILL_FIRE_RL_txRS_egress_SOF &&
	     !txRS_preambleCnt_value_19_ULT_7___d183 &&
	     txRS_preambleCnt_value != 5'd7 ;
  assign MUX_txRS_crcDbgCnt_value_write_1__SEL_1 =
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd4 ;
  assign MUX_txRS_emitFCS_write_1__SEL_1 =
	     WILL_FIRE_RL_txRS_egress_EOF &&
	     !txRS_lenCnt_value_45_ULT_59___d209 ;
  assign MUX_txRS_ifgCnt_value_write_1__SEL_1 =
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd1 ;
  assign MUX_rxRS_crcDbgCnt_value_write_1__VAL_1 =
	     (rxRS_crcDbgCnt_value == 12'd4095) ?
	       rxRS_crcDbgCnt_value :
	       rxRS_crcDbgCnt_value + 12'd1 ;
  assign MUX_rxRS_preambleCnt_value_write_1__VAL_3 =
	     (rxRS_preambleCnt_value == 4'd15) ?
	       rxRS_preambleCnt_value :
	       rxRS_preambleCnt_value + 4'd1 ;
  assign MUX_rxRS_rxAPipe_write_1__VAL_2 =
	     { rxRS_rxAPipe[4:0], rxRS_rxActive } ;
  assign MUX_rxRS_rxF_enq_1__VAL_1 =
	     (rxRS_crc_complete ==
	      { rxRS_rxPipe[7:0],
		rxRS_rxPipe[15:8],
		rxRS_rxPipe[23:16],
		rxRS_rxPipe[31:24] }) ?
	       { 2'd1, rxRS_rxPipe[39:32] } :
	       { 2'd3, rxRS_rxPipe[39:32] } ;
  assign MUX_rxRS_rxF_enq_1__VAL_2 =
	     rxRS_rxER ?
	       { 2'd3, rxRS_rxPipe[47:40] } :
	       { 2'd0, rxRS_rxPipe[47:40] } ;
  assign MUX_txRS_crc_add_1__VAL_2 =
	     txRS_doPad ? 8'd0 : txRS_txF_dD_OUT[7:0] ;
  assign MUX_txRS_crcDbgCnt_value_write_1__VAL_2 =
	     (txRS_crcDbgCnt_value == 12'd4095) ?
	       txRS_crcDbgCnt_value :
	       txRS_crcDbgCnt_value + 12'd1 ;
  assign MUX_txRS_ifgCnt_value_write_1__VAL_2 =
	     (txRS_ifgCnt_value == 5'h0) ?
	       txRS_ifgCnt_value :
	       txRS_ifgCnt_value - 5'd1 ;
  assign MUX_txRS_lenCnt_value_write_1__VAL_2 =
	     (txRS_lenCnt_value == 12'd4095) ?
	       txRS_lenCnt_value :
	       txRS_lenCnt_value + 12'd1 ;
  assign MUX_txRS_preambleCnt_value_write_1__VAL_3 =
	     (txRS_preambleCnt_value == 5'd31) ?
	       txRS_preambleCnt_value :
	       txRS_preambleCnt_value + 5'd1 ;
  always@(x__h13660 or txRS_crc_result)
  begin
    case (x__h13660)
      3'd0: MUX_txRS_txData_1_wset_1__VAL_1 = txRS_crc_result[31:24];
      3'd1: MUX_txRS_txData_1_wset_1__VAL_1 = txRS_crc_result[23:16];
      3'd2: MUX_txRS_txData_1_wset_1__VAL_1 = txRS_crc_result[15:8];
      3'd3: MUX_txRS_txData_1_wset_1__VAL_1 = txRS_crc_result[7:0];
      default: MUX_txRS_txData_1_wset_1__VAL_1 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  assign MUX_txRS_txData_1_wset_1__VAL_4 =
	     txRS_preambleCnt_value_19_ULT_7___d183 ?
	       8'd85 :
	       ((txRS_preambleCnt_value == 5'd7) ?
		  8'd213 :
		  txRS_txF_dD_OUT[7:0]) ;

  // inlined wires
  assign rxRS_rxOperateD_1_wget = 1'd1 ;
  assign rxRS_rxOperateD_1_whas = EN_rxOperate ;
  assign txRS_txOperateD_1_wget = 1'd1 ;
  assign txRS_txOperateD_1_whas = EN_txOperate ;
  always@(WILL_FIRE_RL_txRS_egress_FCS or
	  MUX_txRS_txData_1_wset_1__VAL_1 or
	  WILL_FIRE_RL_txRS_egress_EOF or
	  MUX_txRS_crc_add_1__VAL_2 or
	  WILL_FIRE_RL_txRS_egress_Body or
	  txRS_txF_dD_OUT or
	  WILL_FIRE_RL_txRS_egress_SOF or MUX_txRS_txData_1_wset_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_txRS_egress_FCS:
	  txRS_txData_1_wget = MUX_txRS_txData_1_wset_1__VAL_1;
      WILL_FIRE_RL_txRS_egress_EOF:
	  txRS_txData_1_wget = MUX_txRS_crc_add_1__VAL_2;
      WILL_FIRE_RL_txRS_egress_Body:
	  txRS_txData_1_wget = txRS_txF_dD_OUT[7:0];
      WILL_FIRE_RL_txRS_egress_SOF:
	  txRS_txData_1_wget = MUX_txRS_txData_1_wset_1__VAL_4;
      default: txRS_txData_1_wget = 8'b10101010 /* unspecified value */ ;
    endcase
  end
  assign txRS_txData_1_whas =
	     WILL_FIRE_RL_txRS_egress_FCS || WILL_FIRE_RL_txRS_egress_EOF ||
	     WILL_FIRE_RL_txRS_egress_Body ||
	     WILL_FIRE_RL_txRS_egress_SOF ;
  assign txRS_txDV_1_wget = 1'd1 ;
  assign txRS_txDV_1_whas =
	     WILL_FIRE_RL_txRS_egress_SOF || WILL_FIRE_RL_txRS_egress_Body ||
	     WILL_FIRE_RL_txRS_egress_EOF ||
	     WILL_FIRE_RL_txRS_egress_FCS ;
  assign txRS_txER_1_wget = 1'b0 ;
  assign txRS_txER_1_whas = 1'b0 ;
  assign txRS_underflow_1_wget = 1'b0 ;
  assign txRS_underflow_1_whas = 1'b0 ;
  assign rxRS_preambleCnt_incAction_whas =
	     WILL_FIRE_RL_rxRS_ingress_advance && rxRS_rxData == 8'd85 ;
  assign rxRS_preambleCnt_decAction_whas = 1'b0 ;
  assign rxRS_crcDbgCnt_incAction_whas =
	     rxRS_rxOperateS_dD_OUT && rxRS_rxDV && rxRS_rxAPipe[3] ;
  assign rxRS_crcDbgCnt_decAction_whas = 1'b0 ;
  assign txRS_preambleCnt_incAction_whas = WILL_FIRE_RL_txRS_egress_SOF ;
  assign txRS_preambleCnt_decAction_whas = 1'b0 ;
  assign txRS_ifgCnt_incAction_whas = 1'b0 ;
  assign txRS_ifgCnt_decAction_whas =
	     txRS_txOperateS_dD_OUT && txRS_ifgCnt_value != 5'h0 ;
  assign txRS_lenCnt_incAction_whas =
	     WILL_FIRE_RL_txRS_egress_SOF &&
	     !txRS_preambleCnt_value_19_ULT_7___d183 &&
	     txRS_preambleCnt_value != 5'd7 ||
	     WILL_FIRE_RL_txRS_egress_Body ||
	     WILL_FIRE_RL_txRS_egress_EOF ||
	     WILL_FIRE_RL_txRS_egress_FCS ;
  assign txRS_lenCnt_decAction_whas = 1'b0 ;
  assign txRS_crcDbgCnt_incAction_whas =
	     WILL_FIRE_RL_txRS_egress_SOF &&
	     !txRS_preambleCnt_value_19_ULT_7___d183 &&
	     txRS_preambleCnt_value != 5'd7 ||
	     WILL_FIRE_RL_txRS_egress_Body ||
	     WILL_FIRE_RL_txRS_egress_EOF ;
  assign txRS_crcDbgCnt_decAction_whas = 1'b0 ;

  // register gmacLED
  assign gmacLED_D_IN = 1'd1 ;
  assign gmacLED_EN = EN_rxOperate ;

  // register rxRS_crcDbgCnt_value
  assign rxRS_crcDbgCnt_value_D_IN =
	     WILL_FIRE_RL_rxRS_crcDbgCnt_ruleInc ?
	       MUX_rxRS_crcDbgCnt_value_write_1__VAL_1 :
	       12'd0 ;
  assign rxRS_crcDbgCnt_value_EN =
	     WILL_FIRE_RL_rxRS_crcDbgCnt_ruleInc ||
	     WILL_FIRE_RL_rxRS_ingress_noadvance ;

  // register rxRS_crcEnd
  assign rxRS_crcEnd_D_IN = !WILL_FIRE_RL_rxRS_end_frame ;
  assign rxRS_crcEnd_EN =
	     WILL_FIRE_RL_rxRS_end_frame ||
	     WILL_FIRE_RL_rxRS_ingress_noadvance ;

  // register rxRS_fullD
  assign rxRS_fullD_D_IN = rxRS_rxOperateS_dD_OUT && !rxRS_rxF_sFULL_N ;
  assign rxRS_fullD_EN = 1'd1 ;

  // register rxRS_isSOF
  assign rxRS_isSOF_D_IN = WILL_FIRE_RL_rxRS_end_frame ;
  assign rxRS_isSOF_EN =
	     WILL_FIRE_RL_rxRS_egress_data || WILL_FIRE_RL_rxRS_end_frame ;

  // register rxRS_preambleCnt_value
  assign rxRS_preambleCnt_value_D_IN =
	     WILL_FIRE_RL_rxRS_end_frame ?
	       4'd0 :
	       MUX_rxRS_preambleCnt_value_write_1__VAL_3 ;
  assign rxRS_preambleCnt_value_EN =
	     rxRS_preambleCnt_incAction_whas || WILL_FIRE_RL_rxRS_end_frame ;

  // register rxRS_rxAPipe
  assign rxRS_rxAPipe_D_IN =
	     WILL_FIRE_RL_rxRS_end_frame ?
	       6'd0 :
	       MUX_rxRS_rxAPipe_write_1__VAL_2 ;
  assign rxRS_rxAPipe_EN =
	     WILL_FIRE_RL_rxRS_ingress_advance ||
	     WILL_FIRE_RL_rxRS_end_frame ;

  // register rxRS_rxActive
  assign rxRS_rxActive_D_IN = !WILL_FIRE_RL_rxRS_end_frame ;
  assign rxRS_rxActive_EN =
	     WILL_FIRE_RL_rxRS_ingress_advance &&
	     rxRS_preambleCnt_value > 4'd6 &&
	     rxRS_rxData == 8'd213 ||
	     WILL_FIRE_RL_rxRS_end_frame ;

  // register rxRS_rxDV
  assign rxRS_rxDV_D_IN = gmii_rx_rx_dv_i ;
  assign rxRS_rxDV_EN = 1'd1 ;

  // register rxRS_rxDVD
  assign rxRS_rxDVD_D_IN = rxRS_rxDV ;
  assign rxRS_rxDVD_EN = rxRS_rxOperateS_dD_OUT ;

  // register rxRS_rxDVD2
  assign rxRS_rxDVD2_D_IN = rxRS_rxDVD ;
  assign rxRS_rxDVD2_EN = rxRS_rxOperateS_dD_OUT ;

  // register rxRS_rxData
  assign rxRS_rxData_D_IN = gmii_rx_rxd_i ;
  assign rxRS_rxData_EN = 1'd1 ;

  // register rxRS_rxER
  assign rxRS_rxER_D_IN = gmii_rx_rx_er_i ;
  assign rxRS_rxER_EN = 1'd1 ;

  // register rxRS_rxOperateD
  assign rxRS_rxOperateD_D_IN = EN_rxOperate ;
  assign rxRS_rxOperateD_EN = 1'd1 ;

  // register rxRS_rxPipe
  assign rxRS_rxPipe_D_IN = { rxRS_rxPipe[39:0], rxRS_rxData } ;
  assign rxRS_rxPipe_EN = WILL_FIRE_RL_rxRS_ingress_advance ;

  // register txRS_crcDbgCnt_value
  assign txRS_crcDbgCnt_value_D_IN =
	     MUX_txRS_crcDbgCnt_value_write_1__SEL_1 ?
	       12'd0 :
	       MUX_txRS_crcDbgCnt_value_write_1__VAL_2 ;
  assign txRS_crcDbgCnt_value_EN =
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd4 ||
	     txRS_crcDbgCnt_incAction_whas && !WILL_FIRE_RL_txRS_egress_FCS ;

  // register txRS_doPad
  assign txRS_doPad_D_IN = txRS_lenCnt_value_45_ULT_59___d209 ;
  assign txRS_doPad_EN = WILL_FIRE_RL_txRS_egress_EOF ;

  // register txRS_emitFCS
  assign txRS_emitFCS_D_IN =
	     MUX_txRS_emitFCS_write_1__SEL_1 ? 3'd4 : x__h13660 ;
  assign txRS_emitFCS_EN =
	     WILL_FIRE_RL_txRS_egress_EOF &&
	     !txRS_lenCnt_value_45_ULT_59___d209 ||
	     WILL_FIRE_RL_txRS_egress_FCS ;

  // register txRS_ifgCnt_value
  assign txRS_ifgCnt_value_D_IN =
	     MUX_txRS_ifgCnt_value_write_1__SEL_1 ?
	       5'd12 :
	       MUX_txRS_ifgCnt_value_write_1__VAL_2 ;
  assign txRS_ifgCnt_value_EN =
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd1 ||
	     txRS_ifgCnt_decAction_whas ;

  // register txRS_isSOF
  assign txRS_isSOF_D_IN = !MUX_txRS_crc_add_1__SEL_1 ;
  assign txRS_isSOF_EN =
	     WILL_FIRE_RL_txRS_egress_SOF &&
	     !txRS_preambleCnt_value_19_ULT_7___d183 &&
	     txRS_preambleCnt_value != 5'd7 ||
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd1 ;

  // register txRS_lenCnt_value
  assign txRS_lenCnt_value_D_IN =
	     MUX_txRS_ifgCnt_value_write_1__SEL_1 ?
	       12'd0 :
	       MUX_txRS_lenCnt_value_write_1__VAL_2 ;
  assign txRS_lenCnt_value_EN =
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd1 ||
	     txRS_lenCnt_incAction_whas && !WILL_FIRE_RL_txRS_egress_FCS ;

  // register txRS_preambleCnt_value
  assign txRS_preambleCnt_value_D_IN =
	     MUX_txRS_ifgCnt_value_write_1__SEL_1 ?
	       5'd0 :
	       MUX_txRS_preambleCnt_value_write_1__VAL_3 ;
  assign txRS_preambleCnt_value_EN =
	     WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd1 ||
	     WILL_FIRE_RL_txRS_egress_SOF ;

  // register txRS_txActive
  assign txRS_txActive_D_IN = !MUX_txRS_emitFCS_write_1__SEL_1 ;
  assign txRS_txActive_EN =
	     WILL_FIRE_RL_txRS_egress_EOF &&
	     !txRS_lenCnt_value_45_ULT_59___d209 ||
	     WILL_FIRE_RL_txRS_egress_SOF ;

  // register txRS_txDV
  assign txRS_txDV_D_IN = txRS_txDV_1_whas ;
  assign txRS_txDV_EN = 1'd1 ;

  // register txRS_txData
  assign txRS_txData_D_IN = txRS_txData_1_whas ? txRS_txData_1_wget : 8'd0 ;
  assign txRS_txData_EN = 1'd1 ;

  // register txRS_txER
  assign txRS_txER_D_IN = 1'b0 ;
  assign txRS_txER_EN = 1'd1 ;

  // register txRS_txOperateD
  assign txRS_txOperateD_D_IN = EN_txOperate ;
  assign txRS_txOperateD_EN = 1'd1 ;

  // register txRS_underflow
  assign txRS_underflow_D_IN = 1'b0 ;
  assign txRS_underflow_EN = 1'd1 ;

  // register txRS_unfD
  assign txRS_unfD_D_IN =
	     txRS_txOperateS_dD_OUT && !txRS_txF_dEMPTY_N && txRS_txActive &&
	     !txRS_doPad ;
  assign txRS_unfD_EN = 1'd1 ;

  // submodule col_cc
  assign col_cc_sD_IN = gmii_col_i ;
  assign col_cc_sEN = 1'd1 ;

  // submodule crs_cc
  assign crs_cc_sD_IN = gmii_crs_i ;
  assign crs_cc_sEN = 1'd1 ;

  // submodule intr_cc
  assign intr_cc_sD_IN = gmii_intr_i ;
  assign intr_cc_sEN = 1'd1 ;

  // submodule rxRS_crc
  assign rxRS_crc_add_data = rxRS_rxPipe[31:24] ;
  assign rxRS_crc_EN_add =
	     rxRS_rxOperateS_dD_OUT && rxRS_rxDV && rxRS_rxAPipe[3] ;
  assign rxRS_crc_EN_clear = 1'b0 ;
  assign rxRS_crc_EN_complete = WILL_FIRE_RL_rxRS_ingress_noadvance ;

  // submodule rxRS_ovfBit
  assign rxRS_ovfBit_sD_IN =
	     rxRS_rxOperateS_dD_OUT && (!rxRS_rxF_sFULL_N || rxRS_fullD) ;
  assign rxRS_ovfBit_sEN = rxRS_rxOperateS_dD_OUT ;

  // submodule rxRS_rxF
  assign rxRS_rxF_sD_IN =
	     MUX_rxRS_rxF_enq_1__SEL_1 ?
	       MUX_rxRS_rxF_enq_1__VAL_1 :
	       MUX_rxRS_rxF_enq_1__VAL_2 ;
  assign rxRS_rxF_sENQ =
	     WILL_FIRE_RL_rxRS_ingress_noadvance && rxRS_rxActive ||
	     WILL_FIRE_RL_rxRS_egress_data ;
  assign rxRS_rxF_dDEQ = EN_rx_get ;

  // submodule rxRS_rxOperateS
  assign rxRS_rxOperateS_sD_IN = rxRS_rxOperateD ;
  assign rxRS_rxOperateS_sEN = 1'd1 ;

  // submodule txRS_crc
  assign txRS_crc_add_data =
	     (MUX_txRS_crc_add_1__SEL_1 || WILL_FIRE_RL_txRS_egress_Body) ?
	       txRS_txF_dD_OUT[7:0] :
	       MUX_txRS_crc_add_1__VAL_2 ;
  assign txRS_crc_EN_add =
	     WILL_FIRE_RL_txRS_egress_SOF &&
	     !txRS_preambleCnt_value_19_ULT_7___d183 &&
	     txRS_preambleCnt_value != 5'd7 ||
	     WILL_FIRE_RL_txRS_egress_EOF ||
	     WILL_FIRE_RL_txRS_egress_Body ;
  assign txRS_crc_EN_clear = MUX_txRS_ifgCnt_value_write_1__SEL_1 ;
  assign txRS_crc_EN_complete = 1'b0 ;

  // submodule txRS_iobTxData
  assign txRS_iobTxData_CE = 1'd1 ;
  assign txRS_iobTxData_D1 = txRS_txData[0] ;
  assign txRS_iobTxData_D2 = txRS_txData[0] ;
  assign txRS_iobTxData_S = 1'd0 ;

  // submodule txRS_iobTxData_1
  assign txRS_iobTxData_1_CE = 1'd1 ;
  assign txRS_iobTxData_1_D1 = txRS_txData[1] ;
  assign txRS_iobTxData_1_D2 = txRS_txData[1] ;
  assign txRS_iobTxData_1_S = 1'd0 ;

  // submodule txRS_iobTxData_2
  assign txRS_iobTxData_2_CE = 1'd1 ;
  assign txRS_iobTxData_2_D1 = txRS_txData[2] ;
  assign txRS_iobTxData_2_D2 = txRS_txData[2] ;
  assign txRS_iobTxData_2_S = 1'd0 ;

  // submodule txRS_iobTxData_3
  assign txRS_iobTxData_3_CE = 1'd1 ;
  assign txRS_iobTxData_3_D1 = txRS_txData[3] ;
  assign txRS_iobTxData_3_D2 = txRS_txData[3] ;
  assign txRS_iobTxData_3_S = 1'd0 ;

  // submodule txRS_iobTxData_4
  assign txRS_iobTxData_4_CE = 1'd1 ;
  assign txRS_iobTxData_4_D1 = txRS_txData[4] ;
  assign txRS_iobTxData_4_D2 = txRS_txData[4] ;
  assign txRS_iobTxData_4_S = 1'd0 ;

  // submodule txRS_iobTxData_5
  assign txRS_iobTxData_5_CE = 1'd1 ;
  assign txRS_iobTxData_5_D1 = txRS_txData[5] ;
  assign txRS_iobTxData_5_D2 = txRS_txData[5] ;
  assign txRS_iobTxData_5_S = 1'd0 ;

  // submodule txRS_iobTxData_6
  assign txRS_iobTxData_6_CE = 1'd1 ;
  assign txRS_iobTxData_6_D1 = txRS_txData[6] ;
  assign txRS_iobTxData_6_D2 = txRS_txData[6] ;
  assign txRS_iobTxData_6_S = 1'd0 ;

  // submodule txRS_iobTxData_7
  assign txRS_iobTxData_7_CE = 1'd1 ;
  assign txRS_iobTxData_7_D1 = txRS_txData[7] ;
  assign txRS_iobTxData_7_D2 = txRS_txData[7] ;
  assign txRS_iobTxData_7_S = 1'd0 ;

  // submodule txRS_iobTxEna
  assign txRS_iobTxEna_CE = 1'd1 ;
  assign txRS_iobTxEna_D1 = txRS_txDV ;
  assign txRS_iobTxEna_D2 = txRS_txDV ;
  assign txRS_iobTxEna_S = 1'd0 ;

  // submodule txRS_iobTxErr
  assign txRS_iobTxErr_CE = 1'd1 ;
  assign txRS_iobTxErr_D1 = txRS_txER ;
  assign txRS_iobTxErr_D2 = txRS_txER ;
  assign txRS_iobTxErr_S = 1'd0 ;

  // submodule txRS_txF
  assign txRS_txF_sD_IN =
	     { CASE_tx_put_BITS_9_TO_8_0_tx_put_BITS_9_TO_8_1_ETC__q2,
	       tx_put[7:0] } ;
  assign txRS_txF_sENQ = EN_tx_put ;
  assign txRS_txF_dDEQ =
	     WILL_FIRE_RL_txRS_egress_SOF &&
	     !txRS_preambleCnt_value_19_ULT_7___d183 &&
	     txRS_preambleCnt_value != 5'd7 ||
	     WILL_FIRE_RL_txRS_egress_EOF &&
	     !txRS_lenCnt_value_45_ULT_59___d209 ||
	     WILL_FIRE_RL_txRS_egress_Body ;

  // submodule txRS_txOperateS
  assign txRS_txOperateS_sD_IN = txRS_txOperateD ;
  assign txRS_txOperateS_sEN = 1'd1 ;

  // submodule txRS_unfBit
  assign txRS_unfBit_sD_IN =
	     txRS_txOperateS_dD_OUT && !txRS_txF_dEMPTY_N && txRS_txActive &&
	     !txRS_doPad ||
	     txRS_unfD ;
  assign txRS_unfBit_sEN = txRS_txOperateS_dD_OUT ;

  // remaining internal signals
  assign txRS_lenCnt_value_45_ULT_59___d209 = txRS_lenCnt_value < 12'd59 ;
  assign txRS_preambleCnt_value_19_ULT_7___d183 =
	     txRS_preambleCnt_value < 5'd7 ;
  assign x__h13660 = txRS_emitFCS - 3'd1 ;
  always@(rxRS_rxF_dD_OUT)
  begin
    case (rxRS_rxF_dD_OUT[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_rxRS_rxFdD_OUT_BITS_9_TO_8_0_rxRS_rxFdD_ETC__q1 =
	      rxRS_rxF_dD_OUT[9:8];
      2'd3: CASE_rxRS_rxFdD_OUT_BITS_9_TO_8_0_rxRS_rxFdD_ETC__q1 = 2'd3;
    endcase
  end
  always@(tx_put)
  begin
    case (tx_put[9:8])
      2'd0, 2'd1, 2'd2:
	  CASE_tx_put_BITS_9_TO_8_0_tx_put_BITS_9_TO_8_1_ETC__q2 =
	      tx_put[9:8];
      2'd3: CASE_tx_put_BITS_9_TO_8_0_tx_put_BITS_9_TO_8_1_ETC__q2 = 2'd3;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        gmacLED <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_rxOperateD <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txRS_txOperateD <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (gmacLED_EN) gmacLED <= `BSV_ASSIGNMENT_DELAY gmacLED_D_IN;
	if (rxRS_rxOperateD_EN)
	  rxRS_rxOperateD <= `BSV_ASSIGNMENT_DELAY rxRS_rxOperateD_D_IN;
	if (txRS_txOperateD_EN)
	  txRS_txOperateD <= `BSV_ASSIGNMENT_DELAY txRS_txOperateD_D_IN;
      end
  end

  always@(posedge CLK_txClk)
  begin
    if (txRS_txRst_OUT_RST == `BSV_RESET_VALUE)
      begin
        txRS_crcDbgCnt_value <= `BSV_ASSIGNMENT_DELAY 12'd0;
	txRS_doPad <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txRS_emitFCS <= `BSV_ASSIGNMENT_DELAY 3'd0;
	txRS_ifgCnt_value <= `BSV_ASSIGNMENT_DELAY 5'd0;
	txRS_isSOF <= `BSV_ASSIGNMENT_DELAY 1'd1;
	txRS_lenCnt_value <= `BSV_ASSIGNMENT_DELAY 12'd0;
	txRS_preambleCnt_value <= `BSV_ASSIGNMENT_DELAY 5'd0;
	txRS_txActive <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txRS_txDV <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txRS_txData <= `BSV_ASSIGNMENT_DELAY 8'd0;
	txRS_txER <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txRS_underflow <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txRS_unfD <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (txRS_crcDbgCnt_value_EN)
	  txRS_crcDbgCnt_value <= `BSV_ASSIGNMENT_DELAY
	      txRS_crcDbgCnt_value_D_IN;
	if (txRS_doPad_EN)
	  txRS_doPad <= `BSV_ASSIGNMENT_DELAY txRS_doPad_D_IN;
	if (txRS_emitFCS_EN)
	  txRS_emitFCS <= `BSV_ASSIGNMENT_DELAY txRS_emitFCS_D_IN;
	if (txRS_ifgCnt_value_EN)
	  txRS_ifgCnt_value <= `BSV_ASSIGNMENT_DELAY txRS_ifgCnt_value_D_IN;
	if (txRS_isSOF_EN)
	  txRS_isSOF <= `BSV_ASSIGNMENT_DELAY txRS_isSOF_D_IN;
	if (txRS_lenCnt_value_EN)
	  txRS_lenCnt_value <= `BSV_ASSIGNMENT_DELAY txRS_lenCnt_value_D_IN;
	if (txRS_preambleCnt_value_EN)
	  txRS_preambleCnt_value <= `BSV_ASSIGNMENT_DELAY
	      txRS_preambleCnt_value_D_IN;
	if (txRS_txActive_EN)
	  txRS_txActive <= `BSV_ASSIGNMENT_DELAY txRS_txActive_D_IN;
	if (txRS_txDV_EN) txRS_txDV <= `BSV_ASSIGNMENT_DELAY txRS_txDV_D_IN;
	if (txRS_txData_EN)
	  txRS_txData <= `BSV_ASSIGNMENT_DELAY txRS_txData_D_IN;
	if (txRS_txER_EN) txRS_txER <= `BSV_ASSIGNMENT_DELAY txRS_txER_D_IN;
	if (txRS_underflow_EN)
	  txRS_underflow <= `BSV_ASSIGNMENT_DELAY txRS_underflow_D_IN;
	if (txRS_unfD_EN) txRS_unfD <= `BSV_ASSIGNMENT_DELAY txRS_unfD_D_IN;
      end
  end

  always@(posedge rxClk_BUFR_O)
  begin
    if (rxRS_rxRst_OUT_RST == `BSV_RESET_VALUE)
      begin
        rxRS_crcDbgCnt_value <= `BSV_ASSIGNMENT_DELAY 12'd0;
	rxRS_crcEnd <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_fullD <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_isSOF <= `BSV_ASSIGNMENT_DELAY 1'd1;
	rxRS_preambleCnt_value <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rxRS_rxAPipe <= `BSV_ASSIGNMENT_DELAY 6'd0;
	rxRS_rxActive <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_rxDV <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_rxDVD <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_rxDVD2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rxRS_rxER <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rxRS_crcDbgCnt_value_EN)
	  rxRS_crcDbgCnt_value <= `BSV_ASSIGNMENT_DELAY
	      rxRS_crcDbgCnt_value_D_IN;
	if (rxRS_crcEnd_EN)
	  rxRS_crcEnd <= `BSV_ASSIGNMENT_DELAY rxRS_crcEnd_D_IN;
	if (rxRS_fullD_EN)
	  rxRS_fullD <= `BSV_ASSIGNMENT_DELAY rxRS_fullD_D_IN;
	if (rxRS_isSOF_EN)
	  rxRS_isSOF <= `BSV_ASSIGNMENT_DELAY rxRS_isSOF_D_IN;
	if (rxRS_preambleCnt_value_EN)
	  rxRS_preambleCnt_value <= `BSV_ASSIGNMENT_DELAY
	      rxRS_preambleCnt_value_D_IN;
	if (rxRS_rxAPipe_EN)
	  rxRS_rxAPipe <= `BSV_ASSIGNMENT_DELAY rxRS_rxAPipe_D_IN;
	if (rxRS_rxActive_EN)
	  rxRS_rxActive <= `BSV_ASSIGNMENT_DELAY rxRS_rxActive_D_IN;
	if (rxRS_rxDV_EN) rxRS_rxDV <= `BSV_ASSIGNMENT_DELAY rxRS_rxDV_D_IN;
	if (rxRS_rxDVD_EN)
	  rxRS_rxDVD <= `BSV_ASSIGNMENT_DELAY rxRS_rxDVD_D_IN;
	if (rxRS_rxDVD2_EN)
	  rxRS_rxDVD2 <= `BSV_ASSIGNMENT_DELAY rxRS_rxDVD2_D_IN;
	if (rxRS_rxER_EN) rxRS_rxER <= `BSV_ASSIGNMENT_DELAY rxRS_rxER_D_IN;
      end
    if (rxRS_rxData_EN) rxRS_rxData <= `BSV_ASSIGNMENT_DELAY rxRS_rxData_D_IN;
    if (rxRS_rxPipe_EN) rxRS_rxPipe <= `BSV_ASSIGNMENT_DELAY rxRS_rxPipe_D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    gmacLED = 1'h0;
    rxRS_crcDbgCnt_value = 12'hAAA;
    rxRS_crcEnd = 1'h0;
    rxRS_fullD = 1'h0;
    rxRS_isSOF = 1'h0;
    rxRS_preambleCnt_value = 4'hA;
    rxRS_rxAPipe = 6'h2A;
    rxRS_rxActive = 1'h0;
    rxRS_rxDV = 1'h0;
    rxRS_rxDVD = 1'h0;
    rxRS_rxDVD2 = 1'h0;
    rxRS_rxData = 8'hAA;
    rxRS_rxER = 1'h0;
    rxRS_rxOperateD = 1'h0;
    rxRS_rxPipe = 48'hAAAAAAAAAAAA;
    txRS_crcDbgCnt_value = 12'hAAA;
    txRS_doPad = 1'h0;
    txRS_emitFCS = 3'h2;
    txRS_ifgCnt_value = 5'h0A;
    txRS_isSOF = 1'h0;
    txRS_lenCnt_value = 12'hAAA;
    txRS_preambleCnt_value = 5'h0A;
    txRS_txActive = 1'h0;
    txRS_txDV = 1'h0;
    txRS_txData = 8'hAA;
    txRS_txER = 1'h0;
    txRS_txOperateD = 1'h0;
    txRS_underflow = 1'h0;
    txRS_unfD = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK_txClk)
  begin
    #0;
    if (txRS_txRst_OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd4)
	begin
	  v__h12643 = $time;
	  #0;
	end
    if (txRS_txRst_OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_txRS_egress_FCS && txRS_emitFCS == 3'd4)
	$display("[%0d]: %m: TX FCS:%08x from %d elements",
		 v__h12643,
		 { txRS_crc_result[7:0],
		   txRS_crc_result[15:8],
		   txRS_crc_result[23:16],
		   txRS_crc_result[31:24] },
		 $unsigned(txRS_crcDbgCnt_value));
  end
  // synopsys translate_on

  // synopsys translate_off
  always@(negedge rxClk_BUFR_O or
	  negedge gmii_rx_clk_O or negedge gmii_rxc_dly_DATAOUT)
  begin
    #0;
    if (rxRS_rxRst_OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rxRS_ingress_noadvance)
	begin
	  v__h6699 = $time;
	  #0;
	end
    if (rxRS_rxRst_OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rxRS_ingress_noadvance)
	$display("[%0d]: %m: RX FCS:%08x from %d elements",
		 v__h6699,
		 rxRS_crc_complete,
		 $unsigned(rxRS_crcDbgCnt_value));
  end
  // synopsys translate_on
endmodule  // mkGMAC

