// Seed: 1694529752
module module_0 (
    input wand id_0,
    input tri id_1,
    output wand id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    output wire id_16,
    output tri1 id_17,
    output supply0 id_18
);
  wire \id_20 ;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wand id_6,
    output wor id_7,
    output wire id_8,
    output wand id_9,
    output wand id_10,
    output tri1 id_11
);
  assign id_10 = id_4;
  parameter [-1 : -1] id_13 = 1;
  timeunit 1ps / 1ps;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_8,
      id_5,
      id_11,
      id_4,
      id_4,
      id_6,
      id_10,
      id_8,
      id_1,
      id_0,
      id_9,
      id_2,
      id_4,
      id_0,
      id_7,
      id_8,
      id_7
  );
  logic id_14;
  ;
  wire id_15;
endmodule
