@phdthesis{PachecoPhD:2009,
    author  = {Carlos Pacheco},
    title   = {Directed Random Testing},
    school  = {MIT Department of Electrical Engineering and Computer Science},
    type    = {{Ph.D.}},
    address = {Cambridge, Massachusetts},
    month   = jun,
    year    = {2009}
}

@online{VHDLintro,
    author  = "Deepak Kumar Tala",
    title   = "{VHDL} Introduction",
    year    = "1998",
    url     = "http://www.asic-world.com/vhdl/intro1.html",
    urldate = "2014-01-30"
}

@inproceedings{Siniaalto,
    author    = {M. Siniaalto and P. Abrahamsson},
    title     = {A Comparative Case Study on the Impact of Test-Driven Development on Program Design and Test Coverage},
    booktitle = {Proceedings of the First International Symposium on Empirical Software Engineering and Measurement},
    series    = {ESEM '07},
    year      = {2007},
    isbn      = {0-7695-2886-4},
    pages     = {275--284},
    numpages  = {10},
    doi       = {10.1109/ESEM.2007.2},
    publisher = {IEEE Computer Society},
} 

@article{greenwade93,
    author  = "George D. Greenwade",
    title   = "A comparative case study on the impact of test-driven development on program design and test coverage",
    year    = "2007",
    journal = "ESEM",
    volume  = "14",
    number  = "3",
    pages   = "342--351"
}

@book{bergeron00,
    author    = "Janick Bergeron",
    title     = "Writing Testbenches: Functional Verification of HDL Models",
    year      = "2000",
    publisher = "Springer US"
}

@article{weber06,
    author  = "Charles M. Weber and Neil C. Berglund and Patricia Gabella",
    title   = "Mask Cost and Profitability in Photomask Manufacturing: An Empirical Analysis",
    year    = "2006",
    journal = "IEEE Transactions on Semiconductor Manufacturing",
    volume  = "19",
    number  = "4",
    pages   = "465--474"
}

@online{VHDLUnit,
    author  = "Martin Fowler",
    title   = "UnitTest",
    year    = "2014",
    url     = "http://martinfowler.com/bliki/UnitTest.html",
    urldate = "2014-06-30"
}

@online{junitxml,
    author  = "Brian Beyer",
    title   = "Python JUnit XML",
    year    = "2014",
    url     = "https://pypi.python.org/pypi/junit-xml/1.3",
    urldate = "2014-05-07"
}

@online{setuptools,
    author  = "Jason R. Coombs and Phillip J. Eby",
    title   = "setuptools",
    year    = "2014",
    url     = "https://pypi.python.org/pypi/setuptools",
    urldate = "2014-05-07"
}

%    author  = "Hudson team",
@online{hudson,
    title   = "Hudson-CI",
    year    = "2014",
    url     = "http://hudson-ci.org/",
    urldate = "2014-05-25"
}

%    author  = "Bitvis",
@online{bitvis,
    title   = "Bitvis Utility Library",
    year    = "2014",
    url     = "http://bitvis.no/products/bitvis-utility-library/",
    urldate = "2014-08-25"
}

@online{ICoverage,
    author  = "Jim Lewis",
    title   = "OSVVM’s Intelligent Coverage is 5X or More Faster than SystemVerilog’s Constrained Random",
    year    = "2013",
    url     = "http://www.synthworks.com/blog/2013/05/24/osvvms-intelligent-coverage-is-5x-or-more-faster-than-systemverilogs-constrained-random/",
    urldate = "2014-07-25"
}

@inproceedings{TDDinpractice,
    author    = "L. Williams and J.C. Sanchez and E.M. Maximilien",
    title     = "On the Sustained Use of a Test-Driven Development Practice at IBM",
    booktitle = {{AGILE} 2007 Conference {(AGILE} 2007), 13-17 August 2007, Washington,
               DC, {USA}},
    publisher = {{IEEE} Computer Society},
    series    = {AGILE '07},
    year      = {2007},
    isbn      = {0-7695-2872-4},
    pages     = {6--14},
    doi       = {10.1109/AGILE.2007.43},
}

@inproceedings{BhatN06,
    author      = {B. Thirumalesh and N. Nachiappan},
    biburl      = {http://www.bibsonomy.org/bibtex/21df8828e5be216ad2f6e077c13e638f2/dblp},
    booktitle   = {ISESE},
    urldate     = {2007-01-23},
    doi         = {10.1145/1159733.1159787},
    isbn        = {1-59593-218-6},
    pages       = {356-363},
    publisher   = {ACM},
    title       = {Evaluating the efficacy of test-driven development: industrial case studies},
    year        = {2006}
}

@online{ActiveHDL, 
    author  = "Aldec Inc.",
    title   = "Active-HDL Configurations",
    year    = "2014",
    url     = "https://www.aldec.com/en/products/fpga_simulation/active-hdl",
    urldate = "2014-12-19"
}

@online{Cadence,
    author  = "Cadence",
    title   = "Incisive Enterprise Simulator",
    year    = "2014",
    url     = "http://www.cadence.com/products/fv/enterprise_simulator/pages/default.aspx",
    urldate = "2014-12-19"
}

@online{ISE,
    author  = "Xilinx",
    title   = "Vivado Synthesis",
    year    = "2014",
    url     = "http://www.xilinx.com/support/answers/62005.html",
    urldate = "2014-12-19"
}

@online{Quartus,
    author  = "Altera",
    title   = "Quartus II support for VHDL 2008",
    year    = "2014",
    url     = "http://quartushelp.altera.com/14.1/master.htm#mergedProjects/hdl/vhdl/vhdl_list_2008_vhdl_support.htm?GSA_pos=1&WT.oss_r=1&WT.oss=vhdl 2008",
    urldate = "2014-12-19"
}

@online{ModelSim,
    author  = "Altera",
    title   = "ModelSim 10.0 release notes",
    year    = "2014",
    url     = "http://www.altera.com/download/os-support/release-notes_10.0c.txt",
    urldate = "2014-12-19"
}

@inproceedings{xunit,
    author    = {J. Kivi and D. Haydon and J. Hayes and R. Schneider and G. Succi},
    title     = {Extreme programming: a university team design experience},
    booktitle = {Canadian Conference on Electrical and Computer Engineering},
    series    = {CCECE '00},
    year      = {2000},
    isbn      = {0-7803-5957-7},
    pages     = {816--820},
    doi       = {10.1109/CCECE.2000.849579},
    publisher = {IEEE}
} 

@article{vhdldebug,
	title 	= "Debugging \{VHDL\} designs using model-based reasoning ",
	journal	= "Artificial Intelligence in Engineering ",
	volume 	= "14",
	number 	= "4",
	pages 	= "331 - 351",
	year 	= "2000",
	issn	= "0954-1810",
	doi 	= "10.1016/S0954-1810(00)00021-2",
	author 	= "F. Wotawa"
}

@article{vhdlorigin,
  doi = {10.1109/mdt.1986.294900},
  year  = {1986},
  month = {apr},
  publisher = {Institute of Electrical {\&} Electronics Engineers ({IEEE})},
  volume = {3},
  number = {2},
  pages = {28--41},
  author = {Roger Lipsett and Erich Marschner and Moe Shahdad},
  title = {{VHDL} - The Language},
  journal = {{IEEE} Design {\&} Test of Computers}
}

@article{vhdlorigin2,
  doi = {10.1109/mdt.1986.294899},
  year  = {1986},
  month = {apr},
  publisher = {Institute of Electrical {\&} Electronics Engineers ({IEEE})},
  volume = {3},
  number = {2},
  pages = {17--27},
  author = {J.H. Aylor and R. Waxman and C. Scarratt},
  title = {{VHDL} - Feature Description And Analysis},
  journal = {{IEEE} Design {\&} Test of Computers}
}

@inproceedings{vhdlorigin3,
  doi = {10.1109/iecon.1992.254467},
  year  = {1992},
  publisher = {{IEEE}},
  author = {T. Riesgo and Y. Torroja and E. de la Torre and J. Uceda},
  title = {Testing {VLSI} circuits from {VHDL} descriptions},
  booktitle = {Proceedings of the 1992 International Conference on Industrial Electronics,  Control,  Instrumentation,  and Automation}
}

@inproceedings{vhdlsim,
  doi = {10.1109/iccad.1989.76930},
  year  = {1989},
  publisher = {{IEEE} Comput. Soc. Press},
  author = {R.D. Acosta and S.P. Smith and J. Larson},
  title = {Mixed-mode simulation of compiled {VHDL} programs},
  booktitle = {1989 {IEEE} International Conference on Computer-Aided Design. Digest of Technical Papers}
}

@inproceedings{vhdlsynth,
  doi = {10.1109/iccad.1989.76906},
  year  = {1989},
  publisher = {{IEEE} Comput. Soc. Press},
  author = {T.E. Dillinger and K.M. McCarthy and T.A. Mosher and D.R. Neumann and R.A. Schmidt},
  title = {A logic synthesis system for {VHDL} design descriptions},
  booktitle = {1989 {IEEE} International Conference on Computer-Aided Design. Digest of Technical Papers}
}

@article{vhdlsynth2,
  doi = {10.1109/54.75662},
  year  = {1991},
  month = {mar},
  publisher = {Institute of Electrical {\&} Electronics Engineers ({IEEE})},
  volume = {8},
  number = {1},
  pages = {43--49},
  author = {R. Camposano and L.F. Saunders and R.M. Tabet},
  title = {{VHDL} as input for high-level synthesis},
  journal = {{IEEE} Design {\&} Test of Computers}
}
@article{vhdlsynth3,
  doi = {10.1109/6.30762},
  year  = {1989},
  month = {may},
  publisher = {Institute of Electrical {\&} Electronics Engineers ({IEEE})},
  volume = {26},
  number = {5},
  pages = {40--44},
  author = {R. Waxman and L. Saunders and H. Carter},
  title = {{VHDL} links design,  test,  and maintenance},
  journal = {{IEEE} Spectr.}
}

@misc{IEEE1164,
  doi = {10.1109/ieeestd.1993.115571},
  year  = {1993},
  publisher = {Institute of Electrical {\&} Electronics Engineers ({IEEE})},
  title = {1164-1993 - IEEE Standard Multivalue Logic System for VHDL Model Interoperability}
}

@inproceedings{vhdltestbench,
  doi = {10.1109/ssst.1997.581677},
  year  = {1997},
  publisher = {{IEEE} Comput. Soc. Press},
  author = {D. Biederman},
  title = {An overview on writing a {VHDL} testbench},
  booktitle = {Proceedings The Twenty-Ninth Southeastern Symposium on System Theory}
  
}@inproceedings{vhdlhierarchy,
  doi = {10.1109/eurdac.1995.527446},
  year  = {1995},
  publisher = {{IEEE} Comput. Soc. Press},
  author = {P. Kission and  Hong Ding and A.A. Jerraya},
  title = {{VHDL} based design methodology for hierarchy and component re-use},
  booktitle = {Proceedings of {EURO}-{DAC}. European Design Automation Conference}
}