// Seed: 2596884532
module module_0 #(
    parameter id_3 = 32'd72
) (
    input wor  id_0,
    input wand id_1
    , _id_3
);
  wire [id_3  ==  -1 : -1 'b0] id_4, id_5, id_6, id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4
);
  parameter id_6 = {1{1}};
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 (
    input  tri0  id_0,
    output logic id_1
);
  always id_1 = id_0;
  always id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = id_0;
endmodule
