<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>Versal Adaptive SoC CPM Example Designs &mdash; PCIe Debug K-Map 1.0 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Versal ACAP Integrated Block for PCI Express" href="../Versal_ACAP_Integrated_Block_for_PCI_Express/index.html" />
    <link rel="prev" title="Documents and Debug Collaterals" href="links_docs_misc.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../index.html" class="icon icon-home"> PCIe Debug K-Map
            <img src="../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">PCIe Debug (General)</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../PCIe_Collaterals/index.html">PCIe Collaterals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PCIe_Common_Issues/index.html">PCIe Common Issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PCIe_Debug_General_Techniques/index.html">PCIe General Debug Techniques</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Link_Training/index.html">Link Training Issue</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Simulation_Issue/index.html">Simulation Issue</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Interrupt/index.html">Interrupt Issue</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versal ACAP</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Versal ACAP CPM Mode for PCI Express</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="debug_faq.html">General Debug Checklist</a></li>
<li class="toctree-l2"><a class="reference internal" href="issue_q%26a_debug_tips.html">Issues and Debug Tips/Questions</a></li>
<li class="toctree-l2"><a class="reference internal" href="links_docs_misc.html">Documents and Debug Collaterals</a></li>
<li class="toctree-l2"><a class="reference internal" href="links_docs_misc.html#useful-links">Useful Links</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Versal Adaptive SoC CPM Example Designs</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Versal_ACAP_Integrated_Block_for_PCI_Express/index.html">Versal ACAP Integrated Block for PCI Express</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">UltraScale+</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../UltraScale%2B_Devices_Integrated_Block_for_PCIExpress/index.html">UltraScale+ Devices Integrated Block for PCIExpress</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">XDMA/Bridge Subsystem</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../DMA_Bridge_Subsystem_for_PCI_Express_XDMA_IP_Driver/index.html">DMA/Bridge Subsystem for PCI Express (XDMA IP/Driver)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../DMA_Bridge_Subsystem_for_PCI_Express_Bridge_IP_Endpoint/index.html">DMA/Bridge Subsystem for PCI Express (Bridge IP Endpoint)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">QDMA</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../QDMA_Subsystem_for_PCIExpress_IP_Driver/index.html">QDMA Subsystem for PCIExpress (IP/Driver)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../QDMA_Subsystem_for_PCIExpress_IP_Driver/qdma_conceptual_topics/index.html">QDMA Conceptual Topics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../QDMA_Subsystem_for_PCIExpress_IP_Driver/qdma_debug_topics/index.html">QDMA Debug Topics</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Embedded PCI Express</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../PS_PCIe_PL_PCIe_Root_Port_Driver/index.html">Documentation &amp; Debugging Resources</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PS_PCIe_PL_PCIe_Root_Port_Driver/Versal_CPM5_PCIe_Root_Port_Design_Linux/index.html">Versal CPM5 PCIe Root Port Design (Linux)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PS_PCIe_PL_PCIe_Root_Port_Driver/MPSoC_PL_XDMA_Bridge_RC_Design_Bare_Metal/index.html">MPSoC PL XDMA Bridge Bare Metal Root Complex Design</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">PCIe Debug K-Map</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="index.html">Versal ACAP CPM Mode for PCI Express</a> &raquo;</li>
      <li>Versal Adaptive SoC CPM Example Designs</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/docs/Versal_ACAP_CPM_Mode_for_PCI_Express/versal_acap_cpm_example_designs.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="versal-adaptive-soc-cpm-example-designs">
<span id="versal-acap-cpm-example-design"></span><h1>Versal Adaptive SoC CPM Example Designs<a class="headerlink" href="#versal-adaptive-soc-cpm-example-designs" title="Permalink to this heading">Â¶</a></h1>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The example design links below are from the Vivado 2023.2 release. Clicking on a link will redirect you to the GitHub repository. Please select the latest Vivado version from the upper-left column to access the most recent version of the example design files.</p>
</div>
<ul class="simple">
<li><dl class="simple">
<dt>1 - Versal Adaptive SoC CPM5 QDMA Simulation Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design/cpm5_qdma">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design/cpm5_qdma</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/000036469?language=en_US">https://adaptivesupport.amd.com/s/article/000036469?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>2 - Versal Adaptive SoC CPM4 QDMA Simulation Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design/cpm4_qdma">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design/cpm4_qdma</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/000036469?language=en_US">https://adaptivesupport.amd.com/s/article/000036469?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>3 - Versal Adaptive SoC CPM5 BMD Simulation Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design/cpm5_bmd">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design/cpm5_bmd</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/Understanding-the-Vivado-CED-Example-Design-Versal-Adaptive-SoC-CPM5-PCIE-BMD-Simulation-Design?language=en_US">https://adaptivesupport.amd.com/s/article/Understanding-the-Vivado-CED-Example-Design-Versal-Adaptive-SoC-CPM5-PCIE-BMD-Simulation-Design?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>4 - Versal Adaptive SoC CPM4 BMD Simulation Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design/cpm4_bmd">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design/cpm4_bmd</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/Understanding-the-Vivado-CED-Example-Design-Versal-Adaptive-SoC-CPM5-PCIE-BMD-Simulation-Design?language=en_US">https://adaptivesupport.amd.com/s/article/Understanding-the-Vivado-CED-Example-Design-Versal-Adaptive-SoC-CPM5-PCIE-BMD-Simulation-Design?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>5 - Versal Adaptive SoC CPM - Using PCIe Link for Debug</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIe_Debug">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIe_Debug</a></p></li>
<li><p>Ref: <a class="reference external" href="https://adaptivesupport.amd.com/s/article/1203707?language=en_US">https://adaptivesupport.amd.com/s/article/1203707?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>6 - Versal Adaptive SoC CPM Tandem PCIe Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_Tandem_PCIe">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_Tandem_PCIe</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/000034563?language=en_US">https://adaptivesupport.amd.com/s/article/000034563?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>7 - Versal Adaptive SoC CPM4/CPM5 AXI Bridge Root Complex Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_Bridge_RP_Design">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_Bridge_RP_Design</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>8 - Versal Adaptive SoC CPM4 QDMA Gen4x8 MM/ST Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm4_qdma">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm4_qdma</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/000033892?language=en_US">https://adaptivesupport.amd.com/s/article/000033892?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>9 - Versal Adaptive SoC CPM4 QDMA Gen4x8 Performance Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm4_qdma_perf">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm4_qdma_perf</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/Understanding-the-Versal-CPM5-QDMA-Gen4x8-ST-Only-Performance-Design-CED-Example-in-Vivado-2023-2?language=en_US">https://adaptivesupport.amd.com/s/article/Understanding-the-Versal-CPM5-QDMA-Gen4x8-ST-Only-Performance-Design-CED-Example-in-Vivado-2023-2?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>10 - Versal Adaptive SoC CPM5 QDMA Dual Ctrl Gen4x8 MM/ST Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_dual_ctrl">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_dual_ctrl</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>11 - Versal Adaptive SoC CPM5 QDMA Gen5x8 MM Only Performance Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_g5x8_mm_perf">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_g5x8_mm_perf</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>12 - Versal Adaptive SoC CPM5 QDMA Gen4x8 MM/ST Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_mm_st">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_mm_st</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/000034687?language=en_US">https://adaptivesupport.amd.com/s/article/000034687?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>13 - Versal Adaptive SoC CPM5 QDMA Gen4x8 ST Only Performance Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_st_only">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design/cpm5_qdma_st_only</a></p></li>
<li><p><a class="reference external" href="https://adaptivesupport.amd.com/s/article/Understanding-the-Versal-CPM5-QDMA-Gen4x8-ST-Only-Performance-Design-CED-Example-in-Vivado-2023-2?language=en_US">https://adaptivesupport.amd.com/s/article/Understanding-the-Versal-CPM5-QDMA-Gen4x8-ST-Only-Performance-Design-CED-Example-in-Vivado-2023-2?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>14 - Versal Adaptive SoC CPM5 PCIE PIO Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design/cpm5_pcie_pio">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design/cpm5_pcie_pio</a></p></li>
<li><p><a class="reference external" href="https://support.xilinx.com/s/article/000035901?language=en_US">https://support.xilinx.com/s/article/000035901?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>15 - Versal Adaptive SoC CPM4 PCIE PIO Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design/cpm4_pcie_pio">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design/cpm4_pcie_pio</a></p></li>
<li><p><a class="reference external" href="https://support.xilinx.com/s/article/000035901?language=en_US">https://support.xilinx.com/s/article/000035901?language=en_US</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>16 - Versal Adaptive SoC CPM5 PCIE BMD EndPoint Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design/cpm5_bmd_ep">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design/cpm5_bmd_ep</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>17 - Versal Adaptive SoC CPM4 PCIE BMD EndPoint Example Design</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design/cpm4_bmd_ep">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design/cpm4_bmd_ep</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>18 - Versal Adaptive SoC CPM5 QDMA Dual Ctrl Gen5x8 Performance Example Design (Part Based)</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/cpm5_qdma_g5x8_dual_perf">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/cpm5_qdma_g5x8_dual_perf</a></p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>19 - Versal Adaptive SoC CPM5 QDMA Gen5x8 ST Performance Example Design (Part Based)</dt><dd><ul>
<li><p><a class="reference external" href="https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/cpm5_qdma_g5x8_st_perf">https://github.com/Xilinx/XilinxCEDStore/tree/2023.2/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/cpm5_qdma_g5x8_st_perf</a></p></li>
</ul>
</dd>
</dl>
</li>
</ul>
</div>


           </div>
          </div>
          
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="links_docs_misc.html" class="btn btn-neutral float-left" title="Documents and Debug Collaterals" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../Versal_ACAP_Integrated_Block_for_PCI_Express/index.html" class="btn btn-neutral float-right" title="Versal ACAP Integrated Block for PCI Express" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021-2022, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on October 24, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>