\t (00:00:02) allegro 16.0 s006 (v16-0-87P) i86
\t (00:00:02) 

\t (00:00:02) Opening existing drawing...
\d (00:00:02) Database opened: E:/桌面文件/DSP图像处理资料/DSP_PCB图/DSP_FPGA_PCB图/Cadence图/元件焊盘及封装/电容/C0402/C0402.dra
\i (00:00:02) trapsize 225
\i (00:00:02) trapsize 215
\t (00:00:02) Grids are drawn 0.4064, 0.4064 apart for enhanced viewability.
\i (00:00:02) trapsize 3429
\t (00:00:02) Grids are drawn 26.0096, 26.0096 apart for enhanced viewability.
\i (00:00:02) trapsize 216000
\i (00:00:02) trapsize 221
\i (00:00:02) trapsize 227
\i (00:00:04) trapsize 227
\i (00:00:04) generaledit 
\i (00:00:06) exit 
