HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cdh_tsat5_system_sb
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||cdh_tsat5_system_sb.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/58||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CL318||@W:*Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/88||cdh_tsat5_system_sb_MSS_syn.v(866);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/866
Implementation;Synthesis||CL318||@W:*Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/89||cdh_tsat5_system_sb_MSS_syn.v(867);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/867
Implementation;Synthesis||CL318||@W:*Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/90||cdh_tsat5_system_sb_MSS_syn.v(868);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/868
Implementation;Synthesis||CL318||@W:*Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/91||cdh_tsat5_system_sb_MSS_syn.v(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/869
Implementation;Synthesis||CL318||@W:*Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/92||cdh_tsat5_system_sb_MSS_syn.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/870
Implementation;Synthesis||CL318||@W:*Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/93||cdh_tsat5_system_sb_MSS_syn.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/871
Implementation;Synthesis||CL318||@W:*Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/94||cdh_tsat5_system_sb_MSS_syn.v(872);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/872
Implementation;Synthesis||CL318||@W:*Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/95||cdh_tsat5_system_sb_MSS_syn.v(873);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/873
Implementation;Synthesis||CL318||@W:*Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/96||cdh_tsat5_system_sb_MSS_syn.v(874);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/874
Implementation;Synthesis||CL318||@W:*Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/97||cdh_tsat5_system_sb_MSS_syn.v(875);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/875
Implementation;Synthesis||CL318||@W:*Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/98||cdh_tsat5_system_sb_MSS_syn.v(876);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/876
Implementation;Synthesis||CL318||@W:*Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/99||cdh_tsat5_system_sb_MSS_syn.v(877);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/877
Implementation;Synthesis||CL318||@W:*Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/100||cdh_tsat5_system_sb_MSS_syn.v(878);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/878
Implementation;Synthesis||CL318||@W:*Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/101||cdh_tsat5_system_sb_MSS_syn.v(879);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/879
Implementation;Synthesis||CL318||@W:*Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/102||cdh_tsat5_system_sb_MSS_syn.v(880);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/880
Implementation;Synthesis||CL318||@W:*Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/103||cdh_tsat5_system_sb_MSS_syn.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/881
Implementation;Synthesis||CL318||@W:*Output F_HM0_SIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/104||cdh_tsat5_system_sb_MSS_syn.v(882);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/882
Implementation;Synthesis||CL318||@W:*Output F_HM0_TRANS1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/105||cdh_tsat5_system_sb_MSS_syn.v(883);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/883
Implementation;Synthesis||CL318||@W:*Output F_HM0_WDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/106||cdh_tsat5_system_sb_MSS_syn.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/884
Implementation;Synthesis||CL318||@W:*Output F_HM0_WRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/107||cdh_tsat5_system_sb_MSS_syn.v(885);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/885
Implementation;Synthesis||CL318||@W:*Output FAB_CHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/108||cdh_tsat5_system_sb_MSS_syn.v(886);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/886
Implementation;Synthesis||CL318||@W:*Output FAB_DISCHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/109||cdh_tsat5_system_sb_MSS_syn.v(887);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/887
Implementation;Synthesis||CL318||@W:*Output FAB_DMPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/110||cdh_tsat5_system_sb_MSS_syn.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/888
Implementation;Synthesis||CL318||@W:*Output FAB_DPPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/111||cdh_tsat5_system_sb_MSS_syn.v(889);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/889
Implementation;Synthesis||CL318||@W:*Output FAB_DRVVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/112||cdh_tsat5_system_sb_MSS_syn.v(890);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/890
Implementation;Synthesis||CL318||@W:*Output FAB_IDPULLUP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/113||cdh_tsat5_system_sb_MSS_syn.v(891);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/891
Implementation;Synthesis||CL318||@W:*Output FAB_OPMODE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/114||cdh_tsat5_system_sb_MSS_syn.v(892);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/892
Implementation;Synthesis||CL318||@W:*Output FAB_SUSPENDM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/115||cdh_tsat5_system_sb_MSS_syn.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/893
Implementation;Synthesis||CL318||@W:*Output FAB_TERMSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/116||cdh_tsat5_system_sb_MSS_syn.v(894);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/894
Implementation;Synthesis||CL318||@W:*Output FAB_TXVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/117||cdh_tsat5_system_sb_MSS_syn.v(895);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/895
Implementation;Synthesis||CL318||@W:*Output FAB_VCONTROL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/118||cdh_tsat5_system_sb_MSS_syn.v(896);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/896
Implementation;Synthesis||CL318||@W:*Output FAB_VCONTROLLOADM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/119||cdh_tsat5_system_sb_MSS_syn.v(897);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/897
Implementation;Synthesis||CL318||@W:*Output FAB_XCVRSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/120||cdh_tsat5_system_sb_MSS_syn.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/898
Implementation;Synthesis||CL318||@W:*Output FAB_XDATAOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/121||cdh_tsat5_system_sb_MSS_syn.v(899);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/899
Implementation;Synthesis||CL318||@W:*Output FACC_GLMUX_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/122||cdh_tsat5_system_sb_MSS_syn.v(900);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/900
Implementation;Synthesis||CL318||@W:*Output FIC32_0_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/123||cdh_tsat5_system_sb_MSS_syn.v(901);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/901
Implementation;Synthesis||CL318||@W:*Output FIC32_1_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/124||cdh_tsat5_system_sb_MSS_syn.v(902);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/902
Implementation;Synthesis||CL318||@W:*Output FPGA_RESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/125||cdh_tsat5_system_sb_MSS_syn.v(903);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/903
Implementation;Synthesis||CL318||@W:*Output GTX_CLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/126||cdh_tsat5_system_sb_MSS_syn.v(904);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/904
Implementation;Synthesis||CL318||@W:*Output H2F_INTERRUPT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/127||cdh_tsat5_system_sb_MSS_syn.v(905);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/905
Implementation;Synthesis||CL318||@W:*Output H2F_NMI has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/128||cdh_tsat5_system_sb_MSS_syn.v(906);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/906
Implementation;Synthesis||CL318||@W:*Output H2FCALIB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/129||cdh_tsat5_system_sb_MSS_syn.v(907);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/907
Implementation;Synthesis||CL318||@W:*Output I2C0_SCL_MGPIO31B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/130||cdh_tsat5_system_sb_MSS_syn.v(908);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/908
Implementation;Synthesis||CL318||@W:*Output I2C0_SCL_MGPIO31B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/131||cdh_tsat5_system_sb_MSS_syn.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/909
Implementation;Synthesis||CL318||@W:*Output I2C0_SDA_MGPIO30B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/132||cdh_tsat5_system_sb_MSS_syn.v(910);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/910
Implementation;Synthesis||CL318||@W:*Output I2C0_SDA_MGPIO30B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/133||cdh_tsat5_system_sb_MSS_syn.v(911);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/911
Implementation;Synthesis||CL318||@W:*Output I2C1_SCL_MGPIO1A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/134||cdh_tsat5_system_sb_MSS_syn.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/912
Implementation;Synthesis||CL318||@W:*Output I2C1_SCL_MGPIO1A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/135||cdh_tsat5_system_sb_MSS_syn.v(913);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/913
Implementation;Synthesis||CL318||@W:*Output I2C1_SDA_MGPIO0A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/136||cdh_tsat5_system_sb_MSS_syn.v(914);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/914
Implementation;Synthesis||CL318||@W:*Output I2C1_SDA_MGPIO0A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/137||cdh_tsat5_system_sb_MSS_syn.v(915);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/915
Implementation;Synthesis||CL318||@W:*Output MDCF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/138||cdh_tsat5_system_sb_MSS_syn.v(916);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/916
Implementation;Synthesis||CL318||@W:*Output MDOENF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/139||cdh_tsat5_system_sb_MSS_syn.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/917
Implementation;Synthesis||CL318||@W:*Output MDOF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/140||cdh_tsat5_system_sb_MSS_syn.v(918);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/918
Implementation;Synthesis||CL318||@W:*Output MMUART0_CTS_MGPIO19B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/141||cdh_tsat5_system_sb_MSS_syn.v(919);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/919
Implementation;Synthesis||CL318||@W:*Output MMUART0_CTS_MGPIO19B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/142||cdh_tsat5_system_sb_MSS_syn.v(920);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/920
Implementation;Synthesis||CL318||@W:*Output MMUART0_DCD_MGPIO22B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/143||cdh_tsat5_system_sb_MSS_syn.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/921
Implementation;Synthesis||CL318||@W:*Output MMUART0_DCD_MGPIO22B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/144||cdh_tsat5_system_sb_MSS_syn.v(922);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/922
Implementation;Synthesis||CL318||@W:*Output MMUART0_DSR_MGPIO20B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/145||cdh_tsat5_system_sb_MSS_syn.v(923);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/923
Implementation;Synthesis||CL318||@W:*Output MMUART0_DSR_MGPIO20B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/146||cdh_tsat5_system_sb_MSS_syn.v(924);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/924
Implementation;Synthesis||CL318||@W:*Output MMUART0_DTR_MGPIO18B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/147||cdh_tsat5_system_sb_MSS_syn.v(925);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/925
Implementation;Synthesis||CL318||@W:*Output MMUART0_DTR_MGPIO18B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/148||cdh_tsat5_system_sb_MSS_syn.v(926);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/926
Implementation;Synthesis||CL318||@W:*Output MMUART0_RI_MGPIO21B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/149||cdh_tsat5_system_sb_MSS_syn.v(927);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/927
Implementation;Synthesis||CL318||@W:*Output MMUART0_RI_MGPIO21B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/150||cdh_tsat5_system_sb_MSS_syn.v(928);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/928
Implementation;Synthesis||CL318||@W:*Output MMUART0_RTS_MGPIO17B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/151||cdh_tsat5_system_sb_MSS_syn.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/929
Implementation;Synthesis||CL318||@W:*Output MMUART0_RTS_MGPIO17B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/152||cdh_tsat5_system_sb_MSS_syn.v(930);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/930
Implementation;Synthesis||CL318||@W:*Output MMUART0_RXD_MGPIO28B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/153||cdh_tsat5_system_sb_MSS_syn.v(931);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/931
Implementation;Synthesis||CL318||@W:*Output MMUART0_RXD_MGPIO28B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/154||cdh_tsat5_system_sb_MSS_syn.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/932
Implementation;Synthesis||CL318||@W:*Output MMUART0_SCK_MGPIO29B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/155||cdh_tsat5_system_sb_MSS_syn.v(933);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/933
Implementation;Synthesis||CL318||@W:*Output MMUART0_SCK_MGPIO29B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/156||cdh_tsat5_system_sb_MSS_syn.v(934);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/934
Implementation;Synthesis||CL318||@W:*Output MMUART0_TXD_MGPIO27B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/157||cdh_tsat5_system_sb_MSS_syn.v(935);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/935
Implementation;Synthesis||CL318||@W:*Output MMUART0_TXD_MGPIO27B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/158||cdh_tsat5_system_sb_MSS_syn.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/936
Implementation;Synthesis||CL318||@W:*Output MMUART1_DTR_MGPIO12B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/159||cdh_tsat5_system_sb_MSS_syn.v(937);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/937
Implementation;Synthesis||CL318||@W:*Output MMUART1_RTS_MGPIO11B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/160||cdh_tsat5_system_sb_MSS_syn.v(938);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/938
Implementation;Synthesis||CL318||@W:*Output MMUART1_RTS_MGPIO11B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/161||cdh_tsat5_system_sb_MSS_syn.v(939);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/939
Implementation;Synthesis||CL318||@W:*Output MMUART1_RXD_MGPIO26B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/162||cdh_tsat5_system_sb_MSS_syn.v(940);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/940
Implementation;Synthesis||CL318||@W:*Output MMUART1_RXD_MGPIO26B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/163||cdh_tsat5_system_sb_MSS_syn.v(941);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/941
Implementation;Synthesis||CL318||@W:*Output MMUART1_SCK_MGPIO25B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/164||cdh_tsat5_system_sb_MSS_syn.v(942);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/942
Implementation;Synthesis||CL318||@W:*Output MMUART1_SCK_MGPIO25B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/165||cdh_tsat5_system_sb_MSS_syn.v(943);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/943
Implementation;Synthesis||CL318||@W:*Output MMUART1_TXD_MGPIO24B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/166||cdh_tsat5_system_sb_MSS_syn.v(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/944
Implementation;Synthesis||CL318||@W:*Output MMUART1_TXD_MGPIO24B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/167||cdh_tsat5_system_sb_MSS_syn.v(945);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/945
Implementation;Synthesis||CL318||@W:*Output MPLL_LOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/168||cdh_tsat5_system_sb_MSS_syn.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/946
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/169||cdh_tsat5_system_sb_MSS_syn.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/947
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/170||cdh_tsat5_system_sb_MSS_syn.v(948);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/948
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/171||cdh_tsat5_system_sb_MSS_syn.v(949);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/949
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PWDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/172||cdh_tsat5_system_sb_MSS_syn.v(950);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/950
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PWRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/173||cdh_tsat5_system_sb_MSS_syn.v(951);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/951
Implementation;Synthesis||CL318||@W:*Output RTC_MATCH has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/174||cdh_tsat5_system_sb_MSS_syn.v(952);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/952
Implementation;Synthesis||CL318||@W:*Output SLEEPDEEP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/175||cdh_tsat5_system_sb_MSS_syn.v(953);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/953
Implementation;Synthesis||CL318||@W:*Output SLEEPHOLDACK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/176||cdh_tsat5_system_sb_MSS_syn.v(954);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/954
Implementation;Synthesis||CL318||@W:*Output SLEEPING has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/177||cdh_tsat5_system_sb_MSS_syn.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/955
Implementation;Synthesis||CL318||@W:*Output SMBALERT_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/178||cdh_tsat5_system_sb_MSS_syn.v(956);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/956
Implementation;Synthesis||CL318||@W:*Output SMBALERT_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/179||cdh_tsat5_system_sb_MSS_syn.v(957);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/957
Implementation;Synthesis||CL318||@W:*Output SMBSUS_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/180||cdh_tsat5_system_sb_MSS_syn.v(958);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/958
Implementation;Synthesis||CL318||@W:*Output SMBSUS_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/181||cdh_tsat5_system_sb_MSS_syn.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/959
Implementation;Synthesis||CL318||@W:*Output SPI0_CLK_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/182||cdh_tsat5_system_sb_MSS_syn.v(960);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/960
Implementation;Synthesis||CL318||@W:*Output SPI0_SDI_MGPIO5A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/183||cdh_tsat5_system_sb_MSS_syn.v(961);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/961
Implementation;Synthesis||CL318||@W:*Output SPI0_SDI_MGPIO5A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/184||cdh_tsat5_system_sb_MSS_syn.v(962);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/962
Implementation;Synthesis||CL318||@W:*Output SPI0_SDO_MGPIO6A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/185||cdh_tsat5_system_sb_MSS_syn.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/963
Implementation;Synthesis||CL318||@W:*Output SPI0_SDO_MGPIO6A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/186||cdh_tsat5_system_sb_MSS_syn.v(964);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/964
Implementation;Synthesis||CL318||@W:*Output SPI0_SS0_MGPIO7A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/187||cdh_tsat5_system_sb_MSS_syn.v(965);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/965
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||cdh_tsat5_system_sb.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/192||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis||CG360||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||cdh_tsat5_system_sb.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/272||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/314||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/315||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/316||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/317||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/318||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/319||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/320||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/321||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/322||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/323||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/324||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/325||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/326||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/329||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/330||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/331||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/332||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/333||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/334||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/335||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/336||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/337||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/338||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/339||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/340||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/341||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/342||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/343||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/344||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||cdh_tsat5_system_sb.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/345||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||cdh_tsat5_system_sb.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/353||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||cdh_tsat5_system_sb.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/396||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis||CG133||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system_sb.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/397||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_p, as there is no assignment to it.||cdh_tsat5_system_sb.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/398||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_r, as there is no assignment to it.||cdh_tsat5_system_sb.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/399||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||cdh_tsat5_system_sb.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/400||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/402||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/403||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL169||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/404||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/405||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/406||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL177||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/407||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis||CL159||@N: Input XTL is unused.||cdh_tsat5_system_sb.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/453||cdh_tsat5_system_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||cdh_tsat5_system_sb.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/459||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/461||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||cdh_tsat5_system_sb.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/462||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/463||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||cdh_tsat5_system_sb.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/464||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||cdh_tsat5_system_sb.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/465||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL159||@N: Input txfifo_count is unused.||cdh_tsat5_system_sb.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/474||spi_chanctrl.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input rxfifo_count is unused.||cdh_tsat5_system_sb.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/475||spi_chanctrl.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/59
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=8, width=1||cdh_tsat5_system_sb.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/478||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=8, width=8||cdh_tsat5_system_sb.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/479||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input aresetn is unused.||cdh_tsat5_system_sb.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/481||spi_control.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input sresetn is unused.||cdh_tsat5_system_sb.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/482||spi_control.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input cfg_master is unused.||cdh_tsat5_system_sb.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/483||spi_control.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty is unused.||cdh_tsat5_system_sb.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/484||spi_control.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||cdh_tsat5_system_sb.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/485||spi_control.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input tx_fifo_read is unused.||cdh_tsat5_system_sb.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/487||spi_rf.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input rx_fifo_full is unused.||cdh_tsat5_system_sb.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/488||spi_rf.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input rx_fifo_full_next is unused.||cdh_tsat5_system_sb.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/489||spi_rf.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty_next is unused.||cdh_tsat5_system_sb.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/490||spi_rf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input tx_fifo_full_next is unused.||cdh_tsat5_system_sb.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/491||spi_rf.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||cdh_tsat5_system_sb.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/492||spi_rf.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty_next is unused.||cdh_tsat5_system_sb.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/493||spi_rf.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/63
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/495||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/496||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/497||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/498||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||cdh_tsat5_system_sb.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/499||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||cdh_tsat5_system_sb.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/506||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||cdh_tsat5_system_sb.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/513||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||cdh_tsat5_system_sb.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/520||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||cdh_tsat5_system_sb.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/527||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||cdh_tsat5_system_sb.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/537||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/538||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/539||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/540||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/541||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/542||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||cdh_tsat5_system_sb.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/543||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||cdh_tsat5_system_sb.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/544||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||cdh_tsat5_system_sb.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/545||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||cdh_tsat5_system_sb.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/546||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||cdh_tsat5_system_sb.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/547||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||cdh_tsat5_system_sb.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/548||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||cdh_tsat5_system_sb.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/549||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||cdh_tsat5_system_sb.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/550||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||cdh_tsat5_system_sb.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/551||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||cdh_tsat5_system_sb.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/552||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||cdh_tsat5_system_sb.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/553||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||cdh_tsat5_system_sb.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/554||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||cdh_tsat5_system_sb.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/555||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||cdh_tsat5_system_sb.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/556||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||cdh_tsat5_system_sb.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/557||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/558||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/559||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/560||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/561||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/562||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/563||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/564||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/565||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/566||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/567||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/568||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/569||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||cdh_tsat5_system_sb.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/571||coreapb3.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/396
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||cdh_tsat5_system_sb.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/572||coreapb3.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/398
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||cdh_tsat5_system_sb.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/573||coreapb3.v(400);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/400
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||cdh_tsat5_system_sb.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/574||coreapb3.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/521
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||cdh_tsat5_system_sb.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/575||coreapb3.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/528
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||cdh_tsat5_system_sb.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/576||coreapb3.v(535);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/535
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||cdh_tsat5_system_sb.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/577||coreapb3.v(542);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/542
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||cdh_tsat5_system_sb.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/578||coreapb3.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/549
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||cdh_tsat5_system_sb.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/579||coreapb3.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/556
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||cdh_tsat5_system_sb.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/580||coreapb3.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||cdh_tsat5_system_sb.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/581||coreapb3.v(570);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/570
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||cdh_tsat5_system_sb.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/582||coreapb3.v(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/577
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||cdh_tsat5_system_sb.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/583||coreapb3.v(584);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/584
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||cdh_tsat5_system_sb.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/584||coreapb3.v(591);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/591
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||cdh_tsat5_system_sb.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/585||coreapb3.v(598);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/598
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||cdh_tsat5_system_sb.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/586||coreapb3.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/605
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||cdh_tsat5_system_sb.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/587||coreapb3.v(612);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/612
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||cdh_tsat5_system_sb.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/588||coreapb3.v(619);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/619
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||cdh_tsat5_system_sb.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/589||coreapb3.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/630
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||cdh_tsat5_system_sb.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/590||coreapb3.v(632);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/632
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||cdh_tsat5_system_sb.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/591||coreapb3.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/634
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||cdh_tsat5_system_sb.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/592||coreapb3.v(636);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/636
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||cdh_tsat5_system_sb.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/593||coreapb3.v(638);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/638
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||cdh_tsat5_system_sb.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/594||coreapb3.v(640);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/640
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||cdh_tsat5_system_sb.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/595||coreapb3.v(642);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/642
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||cdh_tsat5_system_sb.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/596||coreapb3.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/644
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||cdh_tsat5_system_sb.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/597||coreapb3.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/646
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||cdh_tsat5_system_sb.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/598||coreapb3.v(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/648
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||cdh_tsat5_system_sb.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/599||coreapb3.v(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/650
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||cdh_tsat5_system_sb.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/600||coreapb3.v(652);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/652
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||cdh_tsat5_system_sb.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/601||coreapb3.v(654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/654
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||cdh_tsat5_system_sb.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/602||coreapb3.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/656
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||cdh_tsat5_system_sb.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/603||coreapb3.v(658);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/658
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||cdh_tsat5_system_sb.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/604||coreapb3.v(664);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/664
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||cdh_tsat5_system_sb.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/605||coreapb3.v(666);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/666
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||cdh_tsat5_system_sb.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/606||coreapb3.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/668
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||cdh_tsat5_system_sb.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/607||coreapb3.v(670);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/670
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||cdh_tsat5_system_sb.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/608||coreapb3.v(672);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/672
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||cdh_tsat5_system_sb.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/609||coreapb3.v(674);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/674
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||cdh_tsat5_system_sb.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/610||coreapb3.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/676
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||cdh_tsat5_system_sb.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/611||coreapb3.v(678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/678
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||cdh_tsat5_system_sb.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/612||coreapb3.v(680);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/680
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||cdh_tsat5_system_sb.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/613||coreapb3.v(682);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/682
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||cdh_tsat5_system_sb.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/614||coreapb3.v(684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/684
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||cdh_tsat5_system_sb.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/615||coreapb3.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/686
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||cdh_tsat5_system_sb.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/616||coreapb3.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/688
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||cdh_tsat5_system_sb.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/617||coreapb3.v(690);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/690
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||cdh_tsat5_system_sb.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/618||coreapb3.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/692
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/710||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/728||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/729||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/732||cdh_tsat5_system_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/733||cdh_tsat5_system_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/734||cdh_tsat5_system_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/735||cdh_tsat5_system_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/736||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/737||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/738||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/739||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/740||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/741||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/742||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/743||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/744||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/745||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/746||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/747||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||BN362||@N: Removing sequential instance stx_async_reset_ok (in view: CORESPI_LIB.spi_chanctrl_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/748||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/749||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/750||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/751||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/752||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/753||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/754||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/755||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/756||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/757||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/758||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/759||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/760||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/761||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/762||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/763||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/764||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/765||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/766||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/767||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/768||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/769||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/770||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/771||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/772||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/773||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/774||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/775||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/776||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||MT530||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 263 sequential elements including cdh_tsat5_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system_sb.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/807||cdh_tsat5_system_sb_mss.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS.v'/linenumber/304
Implementation;Synthesis||MT530||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system_sb.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/808||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||cdh_tsat5_system_sb.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/810||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/872||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/888||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/893||cdh_tsat5_system_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/894||cdh_tsat5_system_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/895||cdh_tsat5_system_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/896||cdh_tsat5_system_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/897||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/898||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/899||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/900||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/901||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/902||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/903||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/904||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/905||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/906||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/907||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/908||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif2_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/909||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif3_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/910||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif1_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/911||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif0_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/912||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif1_core_q1 because it is equivalent to instance CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/913||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif3_core_q1 because it is equivalent to instance CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/914||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif2_core_q1 because it is equivalent to instance CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/915||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif0_core_q1 because it is equivalent to instance CORERESETP_0.ddr_settled_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/916||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif3_core_clk_base because it is equivalent to instance CORERESETP_0.release_sdif2_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/917||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif2_core_clk_base because it is equivalent to instance CORERESETP_0.release_sdif1_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/918||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif1_core_clk_base because it is equivalent to instance CORERESETP_0.release_sdif0_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/919||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif0_core_clk_base because it is equivalent to instance CORERESETP_0.ddr_settled_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/920||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||cdh_tsat5_system_sb.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/937||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||cdh_tsat5_system_sb.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/938||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z3(verilog) instance stxs_bitcnt[4:0] ||cdh_tsat5_system_sb.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/947||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z3(verilog) instance spi_clk_count[7:0] ||cdh_tsat5_system_sb.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/948||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance CORESPI_0_0.USPI.UCC.spi_clk_next (in view: work.cdh_tsat5_system_sb(verilog)) because it does not drive other instances.||cdh_tsat5_system_sb.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/973||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||FP130||@N: Promoting Net MSS_READY_c on CLKINT  I_194 ||cdh_tsat5_system_sb.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/990||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_195 ||cdh_tsat5_system_sb.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/991||null;null
Implementation;Synthesis||FX1056||@N: Writing EDF file: C:\Users\Joseph Howarth\Documents\MBSat\libero_update\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.edn||cdh_tsat5_system_sb.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/1033||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CCC_0.GL0_net.||cdh_tsat5_system_sb.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/1045||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||cdh_tsat5_system_sb.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/1046||null;null
Implementation;Compile;RootName:cdh_tsat5_system_sb
Implementation;Place and Route;RootName:cdh_tsat5_system_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||cdh_tsat5_system_sb_layout_log.log;liberoaction://open_report/file/cdh_tsat5_system_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:cdh_tsat5_system_sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||cdh_tsat5_system_sb_generateBitstream.log;liberoaction://open_report/file/cdh_tsat5_system_sb_generateBitstream.log||(null);(null)
