<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonMCDuplexInfo.cpp source code [llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>Hexagon</a>/<a href='./'>MCTargetDesc</a>/<a href='HexagonMCDuplexInfo.cpp.html'>HexagonMCDuplexInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonMCDuplexInfo.cpp - Instruction bundle checking --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements duplexing of instructions to reduce code size</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonBaseInfo.h.html">"MCTargetDesc/HexagonBaseInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonMCInstrInfo.h.html">"MCTargetDesc/HexagonMCInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonMCTargetDesc.h.html">"MCTargetDesc/HexagonMCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-mcduplex-info"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i  data-doc="opcodeData">// pair table of subInstructions with opcodes</i></td></tr>
<tr><th id="36">36</th><td><em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl def" id="opcodeData" title='opcodeData' data-type='const std::pair&lt;unsigned int, unsigned int&gt; []' data-ref="opcodeData">opcodeData</dfn>[] = {</td></tr>
<tr><th id="37">37</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_addi&apos;">SA1_addi</span>, <var>0</var>),</td></tr>
<tr><th id="38">38</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_addrx&apos;">SA1_addrx</span>, <var>6144</var>),</td></tr>
<tr><th id="39">39</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_addsp&apos;">SA1_addsp</span>, <var>3072</var>),</td></tr>
<tr><th id="40">40</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_and1&apos;">SA1_and1</span>, <var>4608</var>),</td></tr>
<tr><th id="41">41</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_clrf&apos;">SA1_clrf</span>, <var>6768</var>),</td></tr>
<tr><th id="42">42</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_clrfnew&apos;">SA1_clrfnew</span>, <var>6736</var>),</td></tr>
<tr><th id="43">43</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_clrt&apos;">SA1_clrt</span>, <var>6752</var>),</td></tr>
<tr><th id="44">44</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_clrtnew&apos;">SA1_clrtnew</span>, <var>6720</var>),</td></tr>
<tr><th id="45">45</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_cmpeqi&apos;">SA1_cmpeqi</span>, <var>6400</var>),</td></tr>
<tr><th id="46">46</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_combine0i&apos;">SA1_combine0i</span>, <var>7168</var>),</td></tr>
<tr><th id="47">47</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_combine1i&apos;">SA1_combine1i</span>, <var>7176</var>),</td></tr>
<tr><th id="48">48</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_combine2i&apos;">SA1_combine2i</span>, <var>7184</var>),</td></tr>
<tr><th id="49">49</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_combine3i&apos;">SA1_combine3i</span>, <var>7192</var>),</td></tr>
<tr><th id="50">50</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_combinerz&apos;">SA1_combinerz</span>, <var>7432</var>),</td></tr>
<tr><th id="51">51</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_combinezr&apos;">SA1_combinezr</span>, <var>7424</var>),</td></tr>
<tr><th id="52">52</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_dec&apos;">SA1_dec</span>, <var>4864</var>),</td></tr>
<tr><th id="53">53</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_inc&apos;">SA1_inc</span>, <var>4352</var>),</td></tr>
<tr><th id="54">54</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_seti&apos;">SA1_seti</span>, <var>2048</var>),</td></tr>
<tr><th id="55">55</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_setin1&apos;">SA1_setin1</span>, <var>6656</var>),</td></tr>
<tr><th id="56">56</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_sxtb&apos;">SA1_sxtb</span>, <var>5376</var>),</td></tr>
<tr><th id="57">57</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_sxth&apos;">SA1_sxth</span>, <var>5120</var>),</td></tr>
<tr><th id="58">58</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_tfr&apos;">SA1_tfr</span>, <var>4096</var>),</td></tr>
<tr><th id="59">59</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_zxtb&apos;">SA1_zxtb</span>, <var>5888</var>),</td></tr>
<tr><th id="60">60</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SA1_zxth&apos;">SA1_zxth</span>, <var>5632</var>),</td></tr>
<tr><th id="61">61</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL1_loadri_io&apos;">SL1_loadri_io</span>, <var>0</var>),</td></tr>
<tr><th id="62">62</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL1_loadrub_io&apos;">SL1_loadrub_io</span>, <var>4096</var>),</td></tr>
<tr><th id="63">63</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_deallocframe&apos;">SL2_deallocframe</span>, <var>7936</var>),</td></tr>
<tr><th id="64">64</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_jumpr31&apos;">SL2_jumpr31</span>, <var>8128</var>),</td></tr>
<tr><th id="65">65</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_jumpr31_f&apos;">SL2_jumpr31_f</span>, <var>8133</var>),</td></tr>
<tr><th id="66">66</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_jumpr31_fnew&apos;">SL2_jumpr31_fnew</span>, <var>8135</var>),</td></tr>
<tr><th id="67">67</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_jumpr31_t&apos;">SL2_jumpr31_t</span>, <var>8132</var>),</td></tr>
<tr><th id="68">68</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_jumpr31_tnew&apos;">SL2_jumpr31_tnew</span>, <var>8134</var>),</td></tr>
<tr><th id="69">69</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_loadrb_io&apos;">SL2_loadrb_io</span>, <var>4096</var>),</td></tr>
<tr><th id="70">70</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_loadrd_sp&apos;">SL2_loadrd_sp</span>, <var>7680</var>),</td></tr>
<tr><th id="71">71</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_loadrh_io&apos;">SL2_loadrh_io</span>, <var>0</var>),</td></tr>
<tr><th id="72">72</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_loadri_sp&apos;">SL2_loadri_sp</span>, <var>7168</var>),</td></tr>
<tr><th id="73">73</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_loadruh_io&apos;">SL2_loadruh_io</span>, <var>2048</var>),</td></tr>
<tr><th id="74">74</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_return&apos;">SL2_return</span>, <var>8000</var>),</td></tr>
<tr><th id="75">75</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_return_f&apos;">SL2_return_f</span>, <var>8005</var>),</td></tr>
<tr><th id="76">76</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_return_fnew&apos;">SL2_return_fnew</span>, <var>8007</var>),</td></tr>
<tr><th id="77">77</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_return_t&apos;">SL2_return_t</span>, <var>8004</var>),</td></tr>
<tr><th id="78">78</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SL2_return_tnew&apos;">SL2_return_tnew</span>, <var>8006</var>),</td></tr>
<tr><th id="79">79</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS1_storeb_io&apos;">SS1_storeb_io</span>, <var>4096</var>),</td></tr>
<tr><th id="80">80</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS1_storew_io&apos;">SS1_storew_io</span>, <var>0</var>),</td></tr>
<tr><th id="81">81</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_allocframe&apos;">SS2_allocframe</span>, <var>7168</var>),</td></tr>
<tr><th id="82">82</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_storebi0&apos;">SS2_storebi0</span>, <var>4608</var>),</td></tr>
<tr><th id="83">83</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_storebi1&apos;">SS2_storebi1</span>, <var>4864</var>),</td></tr>
<tr><th id="84">84</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_stored_sp&apos;">SS2_stored_sp</span>, <var>2560</var>),</td></tr>
<tr><th id="85">85</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_storeh_io&apos;">SS2_storeh_io</span>, <var>0</var>),</td></tr>
<tr><th id="86">86</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_storew_sp&apos;">SS2_storew_sp</span>, <var>2048</var>),</td></tr>
<tr><th id="87">87</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_storewi0&apos;">SS2_storewi0</span>, <var>4096</var>),</td></tr>
<tr><th id="88">88</th><td>    std::make_pair((<em>unsigned</em>)<span class='error' title="use of undeclared identifier &apos;SS2_storewi1&apos;">SS2_storewi1</span>, <var>4352</var>)};</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>bool</em> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj" title='llvm::HexagonMCInstrInfo::isDuplexPairMatch' data-ref="_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj">isDuplexPairMatch</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Ga" title='Ga' data-type='unsigned int' data-ref="1Ga">Ga</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Gb" title='Gb' data-type='unsigned int' data-ref="2Gb">Gb</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1Ga" title='Ga' data-ref="1Ga">Ga</a>) {</td></tr>
<tr><th id="92">92</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>:</td></tr>
<tr><th id="93">93</th><td>  <b>default</b>:</td></tr>
<tr><th id="94">94</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> (<a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>:</td></tr>
<tr><th id="98">98</th><td>    <b>return</b> (<a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a> ||</td></tr>
<tr><th id="99">99</th><td>            <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>:</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> (<a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a> ||</td></tr>
<tr><th id="102">102</th><td>            <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a> || <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>:</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> (<a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a> || <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a> ||</td></tr>
<tr><th id="105">105</th><td>            <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a> || <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a> ||</td></tr>
<tr><th id="106">106</th><td>            <a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> (<a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>);</td></tr>
<tr><th id="109">109</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</a>:</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> (<a class="local col2 ref" href="#2Gb" title='Gb' data-ref="2Gb">Gb</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</a>);</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>unsigned</em> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo18iClassOfDuplexPairEjj" title='llvm::HexagonMCInstrInfo::iClassOfDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo18iClassOfDuplexPairEjj">iClassOfDuplexPair</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Ga" title='Ga' data-type='unsigned int' data-ref="3Ga">Ga</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Gb" title='Gb' data-type='unsigned int' data-ref="4Gb">Gb</dfn>) {</td></tr>
<tr><th id="116">116</th><td>  <b>switch</b> (<a class="local col3 ref" href="#3Ga" title='Ga' data-ref="3Ga">Ga</a>) {</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>:</td></tr>
<tr><th id="118">118</th><td>  <b>default</b>:</td></tr>
<tr><th id="119">119</th><td>    <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="121">121</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Gb" title='Gb' data-ref="4Gb">Gb</a>) {</td></tr>
<tr><th id="122">122</th><td>    <b>default</b>:</td></tr>
<tr><th id="123">123</th><td>      <b>break</b>;</td></tr>
<tr><th id="124">124</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="126">126</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="127">127</th><td>      <b>return</b> <var>0x4</var>;</td></tr>
<tr><th id="128">128</th><td>    }</td></tr>
<tr><th id="129">129</th><td>    <b>break</b>;</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>:</td></tr>
<tr><th id="131">131</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Gb" title='Gb' data-ref="4Gb">Gb</a>) {</td></tr>
<tr><th id="132">132</th><td>    <b>default</b>:</td></tr>
<tr><th id="133">133</th><td>      <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="135">135</th><td>      <b>return</b> <var>0x1</var>;</td></tr>
<tr><th id="136">136</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>:</td></tr>
<tr><th id="137">137</th><td>      <b>return</b> <var>0x2</var>;</td></tr>
<tr><th id="138">138</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="139">139</th><td>      <b>return</b> <var>0x5</var>;</td></tr>
<tr><th id="140">140</th><td>    }</td></tr>
<tr><th id="141">141</th><td>    <b>break</b>;</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>:</td></tr>
<tr><th id="143">143</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Gb" title='Gb' data-ref="4Gb">Gb</a>) {</td></tr>
<tr><th id="144">144</th><td>    <b>default</b>:</td></tr>
<tr><th id="145">145</th><td>      <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> <var>0x8</var>;</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>:</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> <var>0x9</var>;</td></tr>
<tr><th id="150">150</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>:</td></tr>
<tr><th id="151">151</th><td>      <b>return</b> <var>0xA</var>;</td></tr>
<tr><th id="152">152</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <var>0x6</var>;</td></tr>
<tr><th id="154">154</th><td>    }</td></tr>
<tr><th id="155">155</th><td>    <b>break</b>;</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>:</td></tr>
<tr><th id="157">157</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Gb" title='Gb' data-ref="4Gb">Gb</a>) {</td></tr>
<tr><th id="158">158</th><td>    <b>default</b>:</td></tr>
<tr><th id="159">159</th><td>      <b>break</b>;</td></tr>
<tr><th id="160">160</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>:</td></tr>
<tr><th id="161">161</th><td>      <b>return</b> <var>0xC</var>;</td></tr>
<tr><th id="162">162</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>:</td></tr>
<tr><th id="163">163</th><td>      <b>return</b> <var>0xD</var>;</td></tr>
<tr><th id="164">164</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>:</td></tr>
<tr><th id="165">165</th><td>      <b>return</b> <var>0xB</var>;</td></tr>
<tr><th id="166">166</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>:</td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <var>0xE</var>;</td></tr>
<tr><th id="168">168</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <var>0x7</var>;</td></tr>
<tr><th id="170">170</th><td>    }</td></tr>
<tr><th id="171">171</th><td>    <b>break</b>;</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="173">173</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Gb" title='Gb' data-ref="4Gb">Gb</a>) {</td></tr>
<tr><th id="174">174</th><td>    <b>default</b>:</td></tr>
<tr><th id="175">175</th><td>      <b>break</b>;</td></tr>
<tr><th id="176">176</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>:</td></tr>
<tr><th id="177">177</th><td>      <b>return</b> <var>0x3</var>;</td></tr>
<tr><th id="178">178</th><td>    }</td></tr>
<tr><th id="179">179</th><td>    <b>break</b>;</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</a>:</td></tr>
<tr><th id="181">181</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Gb" title='Gb' data-ref="4Gb">Gb</a>) {</td></tr>
<tr><th id="182">182</th><td>    <b>case</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</a>:</td></tr>
<tr><th id="183">183</th><td>      <b>return</b> <var>0xFFFFFFFF</var>;</td></tr>
<tr><th id="184">184</th><td>    }</td></tr>
<tr><th id="185">185</th><td>    <b>break</b>;</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td>  <b>return</b> <var>0xFFFFFFFF</var>;</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>unsigned</em> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col5 decl" id="5MCI" title='MCI' data-type='const llvm::MCInst &amp;' data-ref="5MCI">MCI</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6DstReg" title='DstReg' data-type='unsigned int' data-ref="6DstReg">DstReg</dfn>, <dfn class="local col7 decl" id="7PredReg" title='PredReg' data-type='unsigned int' data-ref="7PredReg">PredReg</dfn>, <dfn class="local col8 decl" id="8SrcReg" title='SrcReg' data-type='unsigned int' data-ref="8SrcReg">SrcReg</dfn>, <dfn class="local col9 decl" id="9Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="9Src1Reg">Src1Reg</dfn>, <dfn class="local col0 decl" id="10Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="10Src2Reg">Src2Reg</dfn>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <b>switch</b> (<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="194">194</th><td>  <b>default</b>:</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>;</td></tr>
<tr><th id="196">196</th><td>  <i>//</i></td></tr>
<tr><th id="197">197</th><td><i>  // Group L1:</i></td></tr>
<tr><th id="198">198</th><td><i>  //</i></td></tr>
<tr><th id="199">199</th><td><i>  // Rd = memw(Rs+#u4:2)</i></td></tr>
<tr><th id="200">200</th><td><i>  // Rd = memub(Rs+#u4:0)</i></td></tr>
<tr><th id="201">201</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>:</td></tr>
<tr><th id="202">202</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="203">203</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="204">204</th><td>    <i>// Special case this one from Group L2.</i></td></tr>
<tr><th id="205">205</th><td><i>    // Rd = memw(r29+#u5:2)</i></td></tr>
<tr><th id="206">206</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>)) {</td></tr>
<tr><th id="207">207</th><td>      <b>if</b> (HexagonMCInstrInfo::isIntReg(SrcReg) &amp;&amp;</td></tr>
<tr><th id="208">208</th><td>          Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span> == SrcReg &amp;&amp; inRange&lt;<var>5</var>, <var>2</var>&gt;(MCI, <var>2</var>)) {</td></tr>
<tr><th id="209">209</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="210">210</th><td>      }</td></tr>
<tr><th id="211">211</th><td>      <i>// Rd = memw(Rs+#u4:2)</i></td></tr>
<tr><th id="212">212</th><td>      <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="213">213</th><td>          <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>4</var>, <var>2</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="214">214</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>;</td></tr>
<tr><th id="215">215</th><td>      }</td></tr>
<tr><th id="216">216</th><td>    }</td></tr>
<tr><th id="217">217</th><td>    <b>break</b>;</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_io</span>:</td></tr>
<tr><th id="219">219</th><td>    <i>// Rd = memub(Rs+#u4:0)</i></td></tr>
<tr><th id="220">220</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="221">221</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="223">223</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>4</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="225">225</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</a>;</td></tr>
<tr><th id="226">226</th><td>    }</td></tr>
<tr><th id="227">227</th><td>    <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>  <i>//</i></td></tr>
<tr><th id="229">229</th><td><i>  // Group L2:</i></td></tr>
<tr><th id="230">230</th><td><i>  //</i></td></tr>
<tr><th id="231">231</th><td><i>  // Rd = memh/memuh(Rs+#u3:1)</i></td></tr>
<tr><th id="232">232</th><td><i>  // Rd = memb(Rs+#u3:0)</i></td></tr>
<tr><th id="233">233</th><td><i>  // Rd = memw(r29+#u5:2) - Handled above.</i></td></tr>
<tr><th id="234">234</th><td><i>  // Rdd = memd(r29+#u5:3)</i></td></tr>
<tr><th id="235">235</th><td><i>  // deallocframe</i></td></tr>
<tr><th id="236">236</th><td><i>  // [if ([!]p0[.new])] dealloc_return</i></td></tr>
<tr><th id="237">237</th><td><i>  // [if ([!]p0[.new])] jumpr r31</i></td></tr>
<tr><th id="238">238</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_io</span>:</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_io</span>:</td></tr>
<tr><th id="240">240</th><td>    <i>// Rd = memh/memuh(Rs+#u3:1)</i></td></tr>
<tr><th id="241">241</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="242">242</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="243">243</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="244">244</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="245">245</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>3</var>, <var>1</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="246">246</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td>    <b>break</b>;</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_io</span>:</td></tr>
<tr><th id="250">250</th><td>    <i>// Rd = memb(Rs+#u3:0)</i></td></tr>
<tr><th id="251">251</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="252">252</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="254">254</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="255">255</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>3</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="256">256</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="257">257</th><td>    }</td></tr>
<tr><th id="258">258</th><td>    <b>break</b>;</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="260">260</th><td>    <i>// Rdd = memd(r29+#u5:3)</i></td></tr>
<tr><th id="261">261</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="262">262</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (HexagonMCInstrInfo::isDblRegForSubInst(DstReg) &amp;&amp;</td></tr>
<tr><th id="264">264</th><td>        HexagonMCInstrInfo::isIntReg(SrcReg) &amp;&amp; Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span> == SrcReg &amp;&amp;</td></tr>
<tr><th id="265">265</th><td>        inRange&lt;<var>5</var>, <var>3</var>&gt;(MCI, <var>2</var>)) {</td></tr>
<tr><th id="266">266</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="267">267</th><td>    }</td></tr>
<tr><th id="268">268</th><td>    <b>break</b>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return</span>:</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>:</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> HexagonII::HSIG_L2;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;EH_RETURN_JMPR&apos; in namespace &apos;llvm::Hexagon&apos;">EH_RETURN_JMPR</span>:</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpr</span>:</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpret&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpret</span>:</td></tr>
<tr><th id="277">277</th><td>    <i>// jumpr r31</i></td></tr>
<tr><th id="278">278</th><td><i>    // Actual form JMPR implicit-def %pc, implicit %r31, implicit internal %r0.</i></td></tr>
<tr><th id="279">279</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span> == DstReg)</td></tr>
<tr><th id="281">281</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="282">282</th><td>    <b>break</b>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprt</span>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprf</span>:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnew</span>:</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnew</span>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnewpt</span>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnewpt</span>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprett&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprett</span>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretf&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretf</span>:</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnew</span>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnew</span>:</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnewpt</span>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnewpt</span>:</td></tr>
<tr><th id="296">296</th><td>    DstReg = MCI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="297">297</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="298">298</th><td>    <i>// [if ([!]p0[.new])] jumpr r31</i></td></tr>
<tr><th id="299">299</th><td>    <b>if</b> ((HexagonMCInstrInfo::isPredReg(SrcReg) &amp;&amp; (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == SrcReg)) &amp;&amp;</td></tr>
<tr><th id="300">300</th><td>        (Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span> == DstReg)) {</td></tr>
<tr><th id="301">301</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="302">302</th><td>    }</td></tr>
<tr><th id="303">303</th><td>    <b>break</b>;</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_t&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_t</span>:</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_f&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_f</span>:</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pnt</span>:</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pnt</span>:</td></tr>
<tr><th id="308">308</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pt</span>:</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pt</span>:</td></tr>
<tr><th id="310">310</th><td>    <i>// [if ([!]p0[.new])] dealloc_return</i></td></tr>
<tr><th id="311">311</th><td>    SrcReg = MCI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == SrcReg) {</td></tr>
<tr><th id="313">313</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>;</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td>    <b>break</b>;</td></tr>
<tr><th id="316">316</th><td>  <i>//</i></td></tr>
<tr><th id="317">317</th><td><i>  // Group S1:</i></td></tr>
<tr><th id="318">318</th><td><i>  //</i></td></tr>
<tr><th id="319">319</th><td><i>  // memw(Rs+#u4:2) = Rt</i></td></tr>
<tr><th id="320">320</th><td><i>  // memb(Rs+#u4:0) = Rt</i></td></tr>
<tr><th id="321">321</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="322">322</th><td>    <i>// Special case this one from Group S2.</i></td></tr>
<tr><th id="323">323</th><td><i>    // memw(r29+#u5:2) = Rt</i></td></tr>
<tr><th id="324">324</th><td>    Src1Reg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="325">325</th><td>    <a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (HexagonMCInstrInfo::isIntReg(Src1Reg) &amp;&amp;</td></tr>
<tr><th id="327">327</th><td>        HexagonMCInstrInfo::isIntRegForSubInst(Src2Reg) &amp;&amp;</td></tr>
<tr><th id="328">328</th><td>        Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span> == Src1Reg &amp;&amp; inRange&lt;<var>5</var>, <var>2</var>&gt;(MCI, <var>1</var>)) {</td></tr>
<tr><th id="329">329</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>    <i>// memw(Rs+#u4:2) = Rt</i></td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="333">333</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="334">334</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>4</var>, <var>2</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>)) {</td></tr>
<tr><th id="335">335</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>;</td></tr>
<tr><th id="336">336</th><td>    }</td></tr>
<tr><th id="337">337</th><td>    <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="339">339</th><td>    <i>// memb(Rs+#u4:0) = Rt</i></td></tr>
<tr><th id="340">340</th><td>    Src1Reg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="341">341</th><td>    <a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="343">343</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="344">344</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>4</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>)) {</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>;</td></tr>
<tr><th id="346">346</th><td>    }</td></tr>
<tr><th id="347">347</th><td>    <b>break</b>;</td></tr>
<tr><th id="348">348</th><td>  <i>//</i></td></tr>
<tr><th id="349">349</th><td><i>  // Group S2:</i></td></tr>
<tr><th id="350">350</th><td><i>  //</i></td></tr>
<tr><th id="351">351</th><td><i>  // memh(Rs+#u3:1) = Rt</i></td></tr>
<tr><th id="352">352</th><td><i>  // memw(r29+#u5:2) = Rt</i></td></tr>
<tr><th id="353">353</th><td><i>  // memd(r29+#s6:3) = Rtt</i></td></tr>
<tr><th id="354">354</th><td><i>  // memw(Rs+#u4:2) = #U1</i></td></tr>
<tr><th id="355">355</th><td><i>  // memb(Rs+#u4) = #U1</i></td></tr>
<tr><th id="356">356</th><td><i>  // allocframe(#u5:3)</i></td></tr>
<tr><th id="357">357</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="358">358</th><td>    <i>// memh(Rs+#u3:1) = Rt</i></td></tr>
<tr><th id="359">359</th><td>    Src1Reg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="360">360</th><td>    <a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="362">362</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a>) &amp;&amp;</td></tr>
<tr><th id="363">363</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>3</var>, <var>1</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>)) {</td></tr>
<tr><th id="364">364</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td>    <b>break</b>;</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="368">368</th><td>    <i>// memd(r29+#s6:3) = Rtt</i></td></tr>
<tr><th id="369">369</th><td>    Src1Reg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="370">370</th><td>    <a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (HexagonMCInstrInfo::isDblRegForSubInst(Src2Reg) &amp;&amp;</td></tr>
<tr><th id="372">372</th><td>        HexagonMCInstrInfo::isIntReg(Src1Reg) &amp;&amp; Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span> == Src1Reg &amp;&amp;</td></tr>
<tr><th id="373">373</th><td>        inSRange&lt;<var>6</var>, <var>3</var>&gt;(MCI, <var>1</var>)) {</td></tr>
<tr><th id="374">374</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td>    <b>break</b>;</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="378">378</th><td>    <i>// memw(Rs+#u4:2) = #U1</i></td></tr>
<tr><th id="379">379</th><td>    Src1Reg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="381">381</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>4</var>, <var>2</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>) &amp;&amp; <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>1</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="383">383</th><td>    }</td></tr>
<tr><th id="384">384</th><td>    <b>break</b>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="386">386</th><td>    <i>// memb(Rs+#u4) = #U1</i></td></tr>
<tr><th id="387">387</th><td>    Src1Reg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="389">389</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>4</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>) &amp;&amp; <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>1</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="390">390</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>;</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td>    <b>break</b>;</td></tr>
<tr><th id="393">393</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>:</td></tr>
<tr><th id="394">394</th><td>    <b>if</b> (inRange&lt;<var>5</var>, <var>3</var>&gt;(MCI, <var>2</var>))</td></tr>
<tr><th id="395">395</th><td>      <b>return</b> HexagonII::HSIG_S2;</td></tr>
<tr><th id="396">396</th><td>    <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>  <i>//</i></td></tr>
<tr><th id="398">398</th><td><i>  // Group A:</i></td></tr>
<tr><th id="399">399</th><td><i>  //</i></td></tr>
<tr><th id="400">400</th><td><i>  // Rx = add(Rx,#s7)</i></td></tr>
<tr><th id="401">401</th><td><i>  // Rd = Rs</i></td></tr>
<tr><th id="402">402</th><td><i>  // Rd = #u6</i></td></tr>
<tr><th id="403">403</th><td><i>  // Rd = #-1</i></td></tr>
<tr><th id="404">404</th><td><i>  // if ([!]P0[.new]) Rd = #0</i></td></tr>
<tr><th id="405">405</th><td><i>  // Rd = add(r29,#u6:2)</i></td></tr>
<tr><th id="406">406</th><td><i>  // Rx = add(Rx,Rs)</i></td></tr>
<tr><th id="407">407</th><td><i>  // P0 = cmp.eq(Rs,#u2)</i></td></tr>
<tr><th id="408">408</th><td><i>  // Rdd = combine(#0,Rs)</i></td></tr>
<tr><th id="409">409</th><td><i>  // Rdd = combine(Rs,#0)</i></td></tr>
<tr><th id="410">410</th><td><i>  // Rdd = combine(#u2,#U2)</i></td></tr>
<tr><th id="411">411</th><td><i>  // Rd = add(Rs,#1)</i></td></tr>
<tr><th id="412">412</th><td><i>  // Rd = add(Rs,#-1)</i></td></tr>
<tr><th id="413">413</th><td><i>  // Rd = sxth/sxtb/zxtb/zxth(Rs)</i></td></tr>
<tr><th id="414">414</th><td><i>  // Rd = and(Rs,#1)</i></td></tr>
<tr><th id="415">415</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>:</td></tr>
<tr><th id="416">416</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="417">417</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>)) {</td></tr>
<tr><th id="419">419</th><td>      <i>// Rd = add(r29,#u6:2)</i></td></tr>
<tr><th id="420">420</th><td>      <b>if</b> (HexagonMCInstrInfo::isIntReg(SrcReg) &amp;&amp; Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span> == SrcReg &amp;&amp;</td></tr>
<tr><th id="421">421</th><td>          inRange&lt;<var>6</var>, <var>2</var>&gt;(MCI, <var>2</var>)) {</td></tr>
<tr><th id="422">422</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="423">423</th><td>      }</td></tr>
<tr><th id="424">424</th><td>      <i>// Rx = add(Rx,#s7)</i></td></tr>
<tr><th id="425">425</th><td>      <b>if</b> (<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a> == <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="426">426</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="427">427</th><td>      }</td></tr>
<tr><th id="428">428</th><td>      <i>// Rd = add(Rs,#1)</i></td></tr>
<tr><th id="429">429</th><td><i>      // Rd = add(Rs,#-1)</i></td></tr>
<tr><th id="430">430</th><td>      <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="431">431</th><td>          (<a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::minConstant' data-ref="_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm">minConstant</a>(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>) == <var>1</var> || <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::minConstant' data-ref="_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm">minConstant</a>(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>) == -<var>1</var>)) {</td></tr>
<tr><th id="432">432</th><td>        <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="433">433</th><td>      }</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>    <b>break</b>;</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_add&apos; in namespace &apos;llvm::Hexagon&apos;">A2_add</span>:</td></tr>
<tr><th id="437">437</th><td>    <i>// Rx = add(Rx,Rs)</i></td></tr>
<tr><th id="438">438</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="439">439</th><td>    <a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="440">440</th><td>    <a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp; (<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a> == <a class="local col9 ref" href="#9Src1Reg" title='Src1Reg' data-ref="9Src1Reg">Src1Reg</a>) &amp;&amp;</td></tr>
<tr><th id="442">442</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col0 ref" href="#10Src2Reg" title='Src2Reg' data-ref="10Src2Reg">Src2Reg</a>)) {</td></tr>
<tr><th id="443">443</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="444">444</th><td>    }</td></tr>
<tr><th id="445">445</th><td>    <b>break</b>;</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>:</td></tr>
<tr><th id="447">447</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="448">448</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="449">449</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="450">450</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="451">451</th><td>        (<a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::minConstant' data-ref="_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm">minConstant</a>(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>) == <var>1</var> || <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::minConstant' data-ref="_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm">minConstant</a>(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>) == <var>255</var>)) {</td></tr>
<tr><th id="452">452</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="453">453</th><td>    }</td></tr>
<tr><th id="454">454</th><td>    <b>break</b>;</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="456">456</th><td>    <i>// Rd = Rs</i></td></tr>
<tr><th id="457">457</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="458">458</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="460">460</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="461">461</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="462">462</th><td>    }</td></tr>
<tr><th id="463">463</th><td>    <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="465">465</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>)) {</td></tr>
<tr><th id="468">468</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="469">469</th><td>    }</td></tr>
<tr><th id="470">470</th><td>    <b>break</b>;</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmoveit&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmoveit</span>:</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmovenewit&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmovenewit</span>:</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmoveif&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmoveif</span>:</td></tr>
<tr><th id="474">474</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmovenewif&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmovenewif</span>:</td></tr>
<tr><th id="475">475</th><td>    <i>// if ([!]P0[.new]) Rd = #0</i></td></tr>
<tr><th id="476">476</th><td><i>    // Actual form:</i></td></tr>
<tr><th id="477">477</th><td><i>    // %r16 = C2_cmovenewit internal %p0, 0, implicit undef %r16;</i></td></tr>
<tr><th id="478">478</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();  <i>// Rd</i></td></tr>
<tr><th id="479">479</th><td>    <a class="local col7 ref" href="#7PredReg" title='PredReg' data-ref="7PredReg">PredReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(); <i>// P0</i></td></tr>
<tr><th id="480">480</th><td>    <b>if</b> (HexagonMCInstrInfo::isIntRegForSubInst(DstReg) &amp;&amp;</td></tr>
<tr><th id="481">481</th><td>        Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == PredReg &amp;&amp; minConstant(MCI, <var>2</var>) == <var>0</var>) {</td></tr>
<tr><th id="482">482</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="483">483</th><td>    }</td></tr>
<tr><th id="484">484</th><td>    <b>break</b>;</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="486">486</th><td>    <i>// P0 = cmp.eq(Rs,#u2)</i></td></tr>
<tr><th id="487">487</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="488">488</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="489">489</th><td>    <b>if</b> (Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span> == DstReg &amp;&amp;</td></tr>
<tr><th id="490">490</th><td>        HexagonMCInstrInfo::isIntRegForSubInst(SrcReg) &amp;&amp;</td></tr>
<tr><th id="491">491</th><td>        inRange&lt;<var>2</var>&gt;(MCI, <var>2</var>)) {</td></tr>
<tr><th id="492">492</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="493">493</th><td>    }</td></tr>
<tr><th id="494">494</th><td>    <b>break</b>;</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="497">497</th><td>    <i>// Rdd = combine(#u2,#U2)</i></td></tr>
<tr><th id="498">498</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="499">499</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isDblRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isDblRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isDblRegForSubInstEj">isDblRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="500">500</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>2</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>) &amp;&amp; <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::inRange' data-ref="_ZN4llvm18HexagonMCInstrInfo7inRangeERKNS_6MCInstEm">inRange</a>&lt;<var>2</var>&gt;(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>)) {</td></tr>
<tr><th id="501">501</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td>    <b>break</b>;</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="505">505</th><td>    <i>// Rdd = combine(Rs,#0)</i></td></tr>
<tr><th id="506">506</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="507">507</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isDblRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isDblRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isDblRegForSubInstEj">isDblRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="509">509</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="510">510</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::minConstant' data-ref="_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm">minConstant</a>(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>2</var>) == <var>0</var>) {</td></tr>
<tr><th id="511">511</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="512">512</th><td>    }</td></tr>
<tr><th id="513">513</th><td>    <b>break</b>;</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="515">515</th><td>    <i>// Rdd = combine(#0,Rs)</i></td></tr>
<tr><th id="516">516</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="517">517</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isDblRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isDblRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isDblRegForSubInstEj">isDblRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="519">519</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="520">520</th><td>        <a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::minConstant' data-ref="_ZN4llvm18HexagonMCInstrInfo11minConstantERKNS_6MCInstEm">minConstant</a>(<a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>, <var>1</var>) == <var>0</var>) {</td></tr>
<tr><th id="521">521</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="522">522</th><td>    }</td></tr>
<tr><th id="523">523</th><td>    <b>break</b>;</td></tr>
<tr><th id="524">524</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtb</span>:</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxth</span>:</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="527">527</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>:</td></tr>
<tr><th id="528">528</th><td>    <i>// Rd = sxth/sxtb/zxtb/zxth(Rs)</i></td></tr>
<tr><th id="529">529</th><td>    DstReg = MCI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="530">530</th><td>    <a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a> = <a class="local col5 ref" href="#5MCI" title='MCI' data-ref="5MCI">MCI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="531">531</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col6 ref" href="#6DstReg" title='DstReg' data-ref="6DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="532">532</th><td>        <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col8 ref" href="#8SrcReg" title='SrcReg' data-ref="8SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="533">533</th><td>      <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</a>;</td></tr>
<tr><th id="534">534</th><td>    }</td></tr>
<tr><th id="535">535</th><td>    <b>break</b>;</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <b>return</b> <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>;</td></tr>
<tr><th id="539">539</th><td>}</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><em>bool</em> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo22subInstWouldBeExtendedERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::subInstWouldBeExtended' data-ref="_ZN4llvm18HexagonMCInstrInfo22subInstWouldBeExtendedERKNS_6MCInstE">subInstWouldBeExtended</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col1 decl" id="11potentialDuplex" title='potentialDuplex' data-type='const llvm::MCInst &amp;' data-ref="11potentialDuplex">potentialDuplex</dfn>) {</td></tr>
<tr><th id="542">542</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12DstReg" title='DstReg' data-type='unsigned int' data-ref="12DstReg">DstReg</dfn>, <dfn class="local col3 decl" id="13SrcReg" title='SrcReg' data-type='unsigned int' data-ref="13SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="543">543</th><td>  <b>switch</b> (<a class="local col1 ref" href="#11potentialDuplex" title='potentialDuplex' data-ref="11potentialDuplex">potentialDuplex</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>:</td></tr>
<tr><th id="545">545</th><td>    <i>// testing for case of: Rx = add(Rx,#s7)</i></td></tr>
<tr><th id="546">546</th><td>    DstReg = potentialDuplex.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="547">547</th><td>    <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a> = <a class="local col1 ref" href="#11potentialDuplex" title='potentialDuplex' data-ref="11potentialDuplex">potentialDuplex</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="548">548</th><td>    <b>if</b> (<a class="local col2 ref" href="#12DstReg" title='DstReg' data-ref="12DstReg">DstReg</a> == <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a> &amp;&amp; <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col2 ref" href="#12DstReg" title='DstReg' data-ref="12DstReg">DstReg</a>)) {</td></tr>
<tr><th id="549">549</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="14Value" title='Value' data-type='int64_t' data-ref="14Value">Value</dfn>;</td></tr>
<tr><th id="550">550</th><td>      <b>if</b> (!<a class="local col1 ref" href="#11potentialDuplex" title='potentialDuplex' data-ref="11potentialDuplex">potentialDuplex</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl" title='llvm::MCExpr::evaluateAsAbsolute' data-ref="_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl">evaluateAsAbsolute</a>(<span class='refarg'><a class="local col4 ref" href="#14Value" title='Value' data-ref="14Value">Value</a></span>))</td></tr>
<tr><th id="551">551</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="552">552</th><td>      <b>if</b> (!<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12isShiftedIntEl" title='llvm::isShiftedInt' data-ref="_ZN4llvm12isShiftedIntEl">isShiftedInt</a>&lt;<var>7</var>, <var>0</var>&gt;(<a class="local col4 ref" href="#14Value" title='Value' data-ref="14Value">Value</a>))</td></tr>
<tr><th id="553">553</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="554">554</th><td>    }</td></tr>
<tr><th id="555">555</th><td>    <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="557">557</th><td>    DstReg = potentialDuplex.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj" title='llvm::HexagonMCInstrInfo::isIntRegForSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj">isIntRegForSubInst</a>(<a class="local col2 ref" href="#12DstReg" title='DstReg' data-ref="12DstReg">DstReg</a>)) {</td></tr>
<tr><th id="560">560</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="15Value" title='Value' data-type='int64_t' data-ref="15Value">Value</dfn>;</td></tr>
<tr><th id="561">561</th><td>      <b>if</b> (!<a class="local col1 ref" href="#11potentialDuplex" title='potentialDuplex' data-ref="11potentialDuplex">potentialDuplex</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl" title='llvm::MCExpr::evaluateAsAbsolute' data-ref="_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl">evaluateAsAbsolute</a>(<span class='refarg'><a class="local col5 ref" href="#15Value" title='Value' data-ref="15Value">Value</a></span>))</td></tr>
<tr><th id="562">562</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="563">563</th><td>      <i>// Check for case of Rd = #-1.</i></td></tr>
<tr><th id="564">564</th><td>      <b>if</b> (<a class="local col5 ref" href="#15Value" title='Value' data-ref="15Value">Value</a> == -<var>1</var>)</td></tr>
<tr><th id="565">565</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="566">566</th><td>      <i>// Check for case of Rd = #u6.</i></td></tr>
<tr><th id="567">567</th><td>      <b>if</b> (!<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>6</var>, <var>0</var>&gt;(<a class="local col5 ref" href="#15Value" title='Value' data-ref="15Value">Value</a>))</td></tr>
<tr><th id="568">568</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="569">569</th><td>    }</td></tr>
<tr><th id="570">570</th><td>    <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>  <b>default</b>:</td></tr>
<tr><th id="572">572</th><td>    <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="575">575</th><td>}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i class="doc">/// non-Symmetrical. See if these two instructions are fit for duplex pair.</i></td></tr>
<tr><th id="578">578</th><td><em>bool</em> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo19isOrderedDuplexPairERKNS_11MCInstrInfoERKNS_6MCInstEbS6_bbRKNS_15MCSubtargetInfoE" title='llvm::HexagonMCInstrInfo::isOrderedDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo19isOrderedDuplexPairERKNS_11MCInstrInfoERKNS_6MCInstEbS6_bbRKNS_15MCSubtargetInfoE">isOrderedDuplexPair</dfn>(<a class="type" href="HexagonMCTargetDesc.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> <em>const</em> &amp;<dfn class="local col6 decl" id="16MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="16MCII">MCII</dfn>,</td></tr>
<tr><th id="579">579</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col7 decl" id="17MIa" title='MIa' data-type='const llvm::MCInst &amp;' data-ref="17MIa">MIa</dfn>, <em>bool</em> <dfn class="local col8 decl" id="18ExtendedA" title='ExtendedA' data-type='bool' data-ref="18ExtendedA">ExtendedA</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col9 decl" id="19MIb" title='MIb' data-type='const llvm::MCInst &amp;' data-ref="19MIb">MIb</dfn>, <em>bool</em> <dfn class="local col0 decl" id="20ExtendedB" title='ExtendedB' data-type='bool' data-ref="20ExtendedB">ExtendedB</dfn>,</td></tr>
<tr><th id="581">581</th><td>                                             <em>bool</em> <dfn class="local col1 decl" id="21bisReversable" title='bisReversable' data-type='bool' data-ref="21bisReversable">bisReversable</dfn>,</td></tr>
<tr><th id="582">582</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> <em>const</em> &amp;<dfn class="local col2 decl" id="22STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="22STI">STI</dfn>) {</td></tr>
<tr><th id="583">583</th><td>  <i>// Slot 1 cannot be extended in duplexes PRM 10.5</i></td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (<a class="local col8 ref" href="#18ExtendedA" title='ExtendedA' data-ref="18ExtendedA">ExtendedA</a>)</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="586">586</th><td>  <i>// Only A2_addi and A2_tfrsi can be extended in duplex form PRM 10.5</i></td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (<a class="local col0 ref" href="#20ExtendedB" title='ExtendedB' data-ref="20ExtendedB">ExtendedB</a>) {</td></tr>
<tr><th id="588">588</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="23Opcode" title='Opcode' data-type='unsigned int' data-ref="23Opcode">Opcode</dfn> = <a class="local col9 ref" href="#19MIb" title='MIb' data-ref="19MIb">MIb</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="589">589</th><td>    <b>if</b> ((Opcode != Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>) &amp;&amp; (Opcode != Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>))</td></tr>
<tr><th id="590">590</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24MIaG" title='MIaG' data-type='unsigned int' data-ref="24MIaG">MIaG</dfn> = <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(<a class="local col7 ref" href="#17MIa" title='MIa' data-ref="17MIa">MIa</a>),</td></tr>
<tr><th id="593">593</th><td>           <dfn class="local col5 decl" id="25MIbG" title='MIbG' data-type='unsigned int' data-ref="25MIbG">MIbG</dfn> = <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(<a class="local col9 ref" href="#19MIb" title='MIb' data-ref="19MIb">MIb</a>);</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col6 decl" id="26subinstOpcodeMap" title='subinstOpcodeMap' data-type='std::map&lt;unsigned int, unsigned int&gt;' data-ref="26subinstOpcodeMap">subinstOpcodeMap</dfn>(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(opcodeData),</td></tr>
<tr><th id="596">596</th><td>                                                       <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(opcodeData));</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i>// If a duplex contains 2 insns in the same group, the insns must be</i></td></tr>
<tr><th id="599">599</th><td><i>  // ordered such that the numerically smaller opcode is in slot 1.</i></td></tr>
<tr><th id="600">600</th><td>  <b>if</b> ((<a class="local col4 ref" href="#24MIaG" title='MIaG' data-ref="24MIaG">MIaG</a> != <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>) &amp;&amp; (<a class="local col4 ref" href="#24MIaG" title='MIaG' data-ref="24MIaG">MIaG</a> == <a class="local col5 ref" href="#25MIbG" title='MIbG' data-ref="25MIbG">MIbG</a>) &amp;&amp; <a class="local col1 ref" href="#21bisReversable" title='bisReversable' data-ref="21bisReversable">bisReversable</a>) {</td></tr>
<tr><th id="601">601</th><td>    <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <dfn class="local col7 decl" id="27SubInst0" title='SubInst0' data-type='llvm::MCInst' data-ref="27SubInst0">SubInst0</dfn> = <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo13deriveSubInstERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::deriveSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo13deriveSubInstERKNS_6MCInstE">deriveSubInst</a>(<a class="local col7 ref" href="#17MIa" title='MIa' data-ref="17MIa">MIa</a>);</td></tr>
<tr><th id="602">602</th><td>    <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <dfn class="local col8 decl" id="28SubInst1" title='SubInst1' data-type='llvm::MCInst' data-ref="28SubInst1">SubInst1</dfn> = <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo13deriveSubInstERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::deriveSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo13deriveSubInstERKNS_6MCInstE">deriveSubInst</a>(<a class="local col9 ref" href="#19MIb" title='MIb' data-ref="19MIb">MIb</a>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="29zeroedSubInstS0" title='zeroedSubInstS0' data-type='unsigned int' data-ref="29zeroedSubInstS0">zeroedSubInstS0</dfn> =</td></tr>
<tr><th id="605">605</th><td>        <a class="local col6 ref" href="#26subinstOpcodeMap" title='subinstOpcodeMap' data-ref="26subinstOpcodeMap">subinstOpcodeMap</a>.<a class="ref" href="../../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col7 ref" href="#27SubInst0" title='SubInst0' data-ref="27SubInst0">SubInst0</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>())<a class="ref" href="../../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="606">606</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="30zeroedSubInstS1" title='zeroedSubInstS1' data-type='unsigned int' data-ref="30zeroedSubInstS1">zeroedSubInstS1</dfn> =</td></tr>
<tr><th id="607">607</th><td>        <a class="local col6 ref" href="#26subinstOpcodeMap" title='subinstOpcodeMap' data-ref="26subinstOpcodeMap">subinstOpcodeMap</a>.<a class="ref" href="../../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col8 ref" href="#28SubInst1" title='SubInst1' data-ref="28SubInst1">SubInst1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>())<a class="ref" href="../../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>    <b>if</b> (<a class="local col9 ref" href="#29zeroedSubInstS0" title='zeroedSubInstS0' data-ref="29zeroedSubInstS0">zeroedSubInstS0</a> &lt; <a class="local col0 ref" href="#30zeroedSubInstS1" title='zeroedSubInstS1' data-ref="30zeroedSubInstS1">zeroedSubInstS1</a>)</td></tr>
<tr><th id="610">610</th><td>      <i>// subinstS0 (maps to slot 0) must be greater than</i></td></tr>
<tr><th id="611">611</th><td><i>      // subinstS1 (maps to slot 1)</i></td></tr>
<tr><th id="612">612</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="613">613</th><td>  }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <i>// allocframe must always be in slot 0</i></td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (MIb.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>)</td></tr>
<tr><th id="617">617</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <b>if</b> ((<a class="local col4 ref" href="#24MIaG" title='MIaG' data-ref="24MIaG">MIaG</a> != <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>) &amp;&amp; (<a class="local col5 ref" href="#25MIbG" title='MIbG' data-ref="25MIbG">MIbG</a> != <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</a>)) {</td></tr>
<tr><th id="620">620</th><td>    <i>// Prevent 2 instructions with extenders from duplexing</i></td></tr>
<tr><th id="621">621</th><td><i>    // Note that MIb (slot1) can be extended and MIa (slot0)</i></td></tr>
<tr><th id="622">622</th><td><i>    //   can never be extended</i></td></tr>
<tr><th id="623">623</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo22subInstWouldBeExtendedERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::subInstWouldBeExtended' data-ref="_ZN4llvm18HexagonMCInstrInfo22subInstWouldBeExtendedERKNS_6MCInstE">subInstWouldBeExtended</a>(<a class="local col7 ref" href="#17MIa" title='MIa' data-ref="17MIa">MIa</a>))</td></tr>
<tr><th id="624">624</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>    <i>// If duplexing produces an extender, but the original did not</i></td></tr>
<tr><th id="627">627</th><td><i>    //   have an extender, do not duplex.</i></td></tr>
<tr><th id="628">628</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo22subInstWouldBeExtendedERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::subInstWouldBeExtended' data-ref="_ZN4llvm18HexagonMCInstrInfo22subInstWouldBeExtendedERKNS_6MCInstE">subInstWouldBeExtended</a>(<a class="local col9 ref" href="#19MIb" title='MIb' data-ref="19MIb">MIb</a>) &amp;&amp; !<a class="local col0 ref" href="#20ExtendedB" title='ExtendedB' data-ref="20ExtendedB">ExtendedB</a>)</td></tr>
<tr><th id="629">629</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i>// If jumpr r31 appears, it must be in slot 0, and never slot 1 (MIb).</i></td></tr>
<tr><th id="633">633</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MIbG" title='MIbG' data-ref="25MIbG">MIbG</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</a>) {</td></tr>
<tr><th id="634">634</th><td>    <b>if</b> ((MIb.getNumOperands() &gt; <var>1</var>) &amp;&amp; MIb.getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="635">635</th><td>        (MIb.getOperand(<var>1</var>).getReg() == Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span>))</td></tr>
<tr><th id="636">636</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="637">637</th><td>    <b>if</b> ((MIb.getNumOperands() &gt; <var>0</var>) &amp;&amp; MIb.getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="638">638</th><td>        (MIb.getOperand(<var>0</var>).getReg() == Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span>))</td></tr>
<tr><th id="639">639</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="640">640</th><td>  }</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <b>if</b> (<a class="local col2 ref" href="#22STI" title='STI' data-ref="22STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>().<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12equals_lowerES0_" title='llvm::StringRef::equals_lower' data-ref="_ZNK4llvm9StringRef12equals_lowerES0_">equals_lower</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagonv5"</q>) ||</td></tr>
<tr><th id="643">643</th><td>      <a class="local col2 ref" href="#22STI" title='STI' data-ref="22STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>().<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12equals_lowerES0_" title='llvm::StringRef::equals_lower' data-ref="_ZNK4llvm9StringRef12equals_lowerES0_">equals_lower</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagonv55"</q>) ||</td></tr>
<tr><th id="644">644</th><td>      <a class="local col2 ref" href="#22STI" title='STI' data-ref="22STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>().<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12equals_lowerES0_" title='llvm::StringRef::equals_lower' data-ref="_ZNK4llvm9StringRef12equals_lowerES0_">equals_lower</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagonv60"</q>)) {</td></tr>
<tr><th id="645">645</th><td>    <i>// If a store appears, it must be in slot 0 (MIa) 1st, and then slot 1 (MIb);</i></td></tr>
<tr><th id="646">646</th><td><i>    //   therefore, not duplexable if slot 1 is a store, and slot 0 is not.</i></td></tr>
<tr><th id="647">647</th><td>    <b>if</b> ((<a class="local col5 ref" href="#25MIbG" title='MIbG' data-ref="25MIbG">MIbG</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>) || (<a class="local col5 ref" href="#25MIbG" title='MIbG' data-ref="25MIbG">MIbG</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>)) {</td></tr>
<tr><th id="648">648</th><td>      <b>if</b> ((<a class="local col4 ref" href="#24MIaG" title='MIaG' data-ref="24MIaG">MIaG</a> != <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</a>) &amp;&amp; (<a class="local col4 ref" href="#24MIaG" title='MIaG' data-ref="24MIaG">MIaG</a> != <span class="namespace">HexagonII::</span><a class="enum" href="HexagonBaseInfo.h.html#llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</a>))</td></tr>
<tr><th id="649">649</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="650">650</th><td>    }</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <b>return</b> (<a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj" title='llvm::HexagonMCInstrInfo::isDuplexPairMatch' data-ref="_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj">isDuplexPairMatch</a>(<a class="local col4 ref" href="#24MIaG" title='MIaG' data-ref="24MIaG">MIaG</a>, <a class="local col5 ref" href="#25MIbG" title='MIbG' data-ref="25MIbG">MIbG</a>));</td></tr>
<tr><th id="654">654</th><td>}</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><i class="doc">/// Symmetrical. See if these two instructions are fit for duplex pair.</i></td></tr>
<tr><th id="657">657</th><td><em>bool</em> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo12isDuplexPairERKNS_6MCInstES3_" title='llvm::HexagonMCInstrInfo::isDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo12isDuplexPairERKNS_6MCInstES3_">isDuplexPair</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col1 decl" id="31MIa" title='MIa' data-type='const llvm::MCInst &amp;' data-ref="31MIa">MIa</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col2 decl" id="32MIb" title='MIb' data-type='const llvm::MCInst &amp;' data-ref="32MIb">MIb</dfn>) {</td></tr>
<tr><th id="658">658</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33MIaG" title='MIaG' data-type='unsigned int' data-ref="33MIaG">MIaG</dfn> = <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(<a class="local col1 ref" href="#31MIa" title='MIa' data-ref="31MIa">MIa</a>),</td></tr>
<tr><th id="659">659</th><td>           <dfn class="local col4 decl" id="34MIbG" title='MIbG' data-type='unsigned int' data-ref="34MIbG">MIbG</dfn> = <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(<a class="local col2 ref" href="#32MIb" title='MIb' data-ref="32MIb">MIb</a>);</td></tr>
<tr><th id="660">660</th><td>  <b>return</b> (<a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj" title='llvm::HexagonMCInstrInfo::isDuplexPairMatch' data-ref="_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj">isDuplexPairMatch</a>(<a class="local col3 ref" href="#33MIaG" title='MIaG' data-ref="33MIaG">MIaG</a>, <a class="local col4 ref" href="#34MIbG" title='MIbG' data-ref="34MIbG">MIbG</a>) || <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj" title='llvm::HexagonMCInstrInfo::isDuplexPairMatch' data-ref="_ZN4llvm18HexagonMCInstrInfo17isDuplexPairMatchEjj">isDuplexPairMatch</a>(<a class="local col4 ref" href="#34MIbG" title='MIbG' data-ref="34MIbG">MIbG</a>, <a class="local col3 ref" href="#33MIaG" title='MIaG' data-ref="33MIaG">MIaG</a>));</td></tr>
<tr><th id="661">661</th><td>}</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><b>inline</b> <em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-type='void addOps(llvm::MCInst &amp; subInstPtr, const llvm::MCInst &amp; Inst, unsigned int opNum)' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="35subInstPtr" title='subInstPtr' data-type='llvm::MCInst &amp;' data-ref="35subInstPtr">subInstPtr</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col6 decl" id="36Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="36Inst">Inst</dfn>,</td></tr>
<tr><th id="664">664</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="37opNum" title='opNum' data-type='unsigned int' data-ref="37opNum">opNum</dfn>) {</td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#37opNum" title='opNum' data-ref="37opNum">opNum</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="666">666</th><td>    <b>switch</b> (<a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#37opNum" title='opNum' data-ref="37opNum">opNum</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="667">667</th><td>    <b>default</b>:</td></tr>
<tr><th id="668">668</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Not Duplexable Register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp&quot;, 668)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Not Duplexable Register"</q>);</td></tr>
<tr><th id="669">669</th><td>      <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span>:</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::Hexagon&apos;">R1</span>:</td></tr>
<tr><th id="672">672</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::Hexagon&apos;">R2</span>:</td></tr>
<tr><th id="673">673</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::Hexagon&apos;">R3</span>:</td></tr>
<tr><th id="674">674</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R4&apos; in namespace &apos;llvm::Hexagon&apos;">R4</span>:</td></tr>
<tr><th id="675">675</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R5&apos; in namespace &apos;llvm::Hexagon&apos;">R5</span>:</td></tr>
<tr><th id="676">676</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::Hexagon&apos;">R6</span>:</td></tr>
<tr><th id="677">677</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R7&apos; in namespace &apos;llvm::Hexagon&apos;">R7</span>:</td></tr>
<tr><th id="678">678</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::Hexagon&apos;">D0</span>:</td></tr>
<tr><th id="679">679</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D1&apos; in namespace &apos;llvm::Hexagon&apos;">D1</span>:</td></tr>
<tr><th id="680">680</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D2&apos; in namespace &apos;llvm::Hexagon&apos;">D2</span>:</td></tr>
<tr><th id="681">681</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D3&apos; in namespace &apos;llvm::Hexagon&apos;">D3</span>:</td></tr>
<tr><th id="682">682</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R16&apos; in namespace &apos;llvm::Hexagon&apos;">R16</span>:</td></tr>
<tr><th id="683">683</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R17&apos; in namespace &apos;llvm::Hexagon&apos;">R17</span>:</td></tr>
<tr><th id="684">684</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R18&apos; in namespace &apos;llvm::Hexagon&apos;">R18</span>:</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R19&apos; in namespace &apos;llvm::Hexagon&apos;">R19</span>:</td></tr>
<tr><th id="686">686</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R20&apos; in namespace &apos;llvm::Hexagon&apos;">R20</span>:</td></tr>
<tr><th id="687">687</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R21&apos; in namespace &apos;llvm::Hexagon&apos;">R21</span>:</td></tr>
<tr><th id="688">688</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R22&apos; in namespace &apos;llvm::Hexagon&apos;">R22</span>:</td></tr>
<tr><th id="689">689</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;R23&apos; in namespace &apos;llvm::Hexagon&apos;">R23</span>:</td></tr>
<tr><th id="690">690</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::Hexagon&apos;">D8</span>:</td></tr>
<tr><th id="691">691</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D9&apos; in namespace &apos;llvm::Hexagon&apos;">D9</span>:</td></tr>
<tr><th id="692">692</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D10&apos; in namespace &apos;llvm::Hexagon&apos;">D10</span>:</td></tr>
<tr><th id="693">693</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;D11&apos; in namespace &apos;llvm::Hexagon&apos;">D11</span>:</td></tr>
<tr><th id="694">694</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;P0&apos; in namespace &apos;llvm::Hexagon&apos;">P0</span>:</td></tr>
<tr><th id="695">695</th><td>      subInstPtr.addOperand(Inst.getOperand(opNum));</td></tr>
<tr><th id="696">696</th><td>      <b>break</b>;</td></tr>
<tr><th id="697">697</th><td>    }</td></tr>
<tr><th id="698">698</th><td>  } <b>else</b></td></tr>
<tr><th id="699">699</th><td>    <a class="local col5 ref" href="#35subInstPtr" title='subInstPtr' data-ref="35subInstPtr">subInstPtr</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#37opNum" title='opNum' data-ref="37opNum">opNum</a>));</td></tr>
<tr><th id="700">700</th><td>}</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo13deriveSubInstERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::deriveSubInst' data-ref="_ZN4llvm18HexagonMCInstrInfo13deriveSubInstERKNS_6MCInstE">deriveSubInst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col8 decl" id="38Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="38Inst">Inst</dfn>) {</td></tr>
<tr><th id="703">703</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col9 decl" id="39Result" title='Result' data-type='llvm::MCInst' data-ref="39Result">Result</dfn>;</td></tr>
<tr><th id="704">704</th><td>  <em>bool</em> <dfn class="local col0 decl" id="40Absolute" title='Absolute' data-type='bool' data-ref="40Absolute">Absolute</dfn>;</td></tr>
<tr><th id="705">705</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="41Value" title='Value' data-type='int64_t' data-ref="41Value">Value</dfn>;</td></tr>
<tr><th id="706">706</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="707">707</th><td>  <b>default</b>:</td></tr>
<tr><th id="708">708</th><td>    <i>// dbgs() &lt;&lt; "opcode: "&lt;&lt; Inst-&gt;getOpcode() &lt;&lt; "\n";</i></td></tr>
<tr><th id="709">709</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented subinstruction \n&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp&quot;, 709)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented subinstruction \n"</q>);</td></tr>
<tr><th id="710">710</th><td>    <b>break</b>;</td></tr>
<tr><th id="711">711</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>:</td></tr>
<tr><th id="712">712</th><td>    Absolute = Inst.getOperand(<var>2</var>).getExpr()-&gt;evaluateAsAbsolute(Value);</td></tr>
<tr><th id="713">713</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>) {</td></tr>
<tr><th id="714">714</th><td>      <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>1</var>) {</td></tr>
<tr><th id="715">715</th><td>        Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_inc&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_inc</span>);</td></tr>
<tr><th id="716">716</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="717">717</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="718">718</th><td>        <b>break</b>;</td></tr>
<tr><th id="719">719</th><td>      } <i>//  1,2 SUBInst $Rd = add($Rs, #1)</i></td></tr>
<tr><th id="720">720</th><td>      <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == -<var>1</var>) {</td></tr>
<tr><th id="721">721</th><td>        Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_dec&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_dec</span>);</td></tr>
<tr><th id="722">722</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="723">723</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="724">724</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="725">725</th><td>        <b>break</b>;</td></tr>
<tr><th id="726">726</th><td>      } <i>//  1,2 SUBInst $Rd = add($Rs,#-1)</i></td></tr>
<tr><th id="727">727</th><td>      <b>if</b> (Inst.getOperand(<var>1</var>).getReg() == Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>) {</td></tr>
<tr><th id="728">728</th><td>        Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_addsp&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_addsp</span>);</td></tr>
<tr><th id="729">729</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="730">730</th><td>        <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="731">731</th><td>        <b>break</b>;</td></tr>
<tr><th id="732">732</th><td>      } <i>//  1,3 SUBInst $Rd = add(r29, #$u6_2)</i></td></tr>
<tr><th id="733">733</th><td>    }</td></tr>
<tr><th id="734">734</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_addi&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_addi</span>);</td></tr>
<tr><th id="735">735</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="736">736</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="737">737</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="738">738</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst $Rx = add($Rx, #$s7)</i></td></tr>
<tr><th id="739">739</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_add&apos; in namespace &apos;llvm::Hexagon&apos;">A2_add</span>:</td></tr>
<tr><th id="740">740</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_addrx&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_addrx</span>);</td></tr>
<tr><th id="741">741</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="742">742</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="743">743</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="744">744</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst $Rx = add($_src_, $Rs)</i></td></tr>
<tr><th id="745">745</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>:</td></tr>
<tr><th id="746">746</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_allocframe</span>);</td></tr>
<tr><th id="747">747</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="748">748</th><td>    <b>break</b>; <i>//    1 SUBInst allocframe(#$u5_3)</i></td></tr>
<tr><th id="749">749</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>:</td></tr>
<tr><th id="750">750</th><td>    <b>if</b> (minConstant(Inst, <var>2</var>) == <var>255</var>) {</td></tr>
<tr><th id="751">751</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_zxtb</span>);</td></tr>
<tr><th id="752">752</th><td>      addOps(Result, Inst, <var>0</var>);</td></tr>
<tr><th id="753">753</th><td>      addOps(Result, Inst, <var>1</var>);</td></tr>
<tr><th id="754">754</th><td>      <b>break</b>; <i>//    1,2    $Rd = and($Rs, #255)</i></td></tr>
<tr><th id="755">755</th><td>    } <b>else</b> {</td></tr>
<tr><th id="756">756</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_and1&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_and1</span>);</td></tr>
<tr><th id="757">757</th><td>      addOps(Result, Inst, <var>0</var>);</td></tr>
<tr><th id="758">758</th><td>      addOps(Result, Inst, <var>1</var>);</td></tr>
<tr><th id="759">759</th><td>      <b>break</b>; <i>//    1,2 SUBInst $Rd = and($Rs, #1)</i></td></tr>
<tr><th id="760">760</th><td>    }</td></tr>
<tr><th id="761">761</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="762">762</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_cmpeqi</span>);</td></tr>
<tr><th id="763">763</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="764">764</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="765">765</th><td>    <b>break</b>; <i>//    2,3 SUBInst p0 = cmp.eq($Rs, #$u2)</i></td></tr>
<tr><th id="766">766</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineii</span>:</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_combineii&apos; in namespace &apos;llvm::Hexagon&apos;">A2_combineii</span>:</td></tr>
<tr><th id="768">768</th><td>    Absolute = Inst.getOperand(<var>1</var>).getExpr()-&gt;evaluateAsAbsolute(Value);</td></tr>
<tr><th id="769">769</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Absolute) ? void (0) : __assert_fail (&quot;Absolute&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp&quot;, 769, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>);(<em>void</em>)<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>;</td></tr>
<tr><th id="770">770</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>1</var>) {</td></tr>
<tr><th id="771">771</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_combine1i&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_combine1i</span>);</td></tr>
<tr><th id="772">772</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="773">773</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="774">774</th><td>      <b>break</b>; <i>//  1,3 SUBInst $Rdd = combine(#1, #$u2)</i></td></tr>
<tr><th id="775">775</th><td>    }</td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>3</var>) {</td></tr>
<tr><th id="777">777</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_combine3i&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_combine3i</span>);</td></tr>
<tr><th id="778">778</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="779">779</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="780">780</th><td>      <b>break</b>; <i>//  1,3 SUBInst $Rdd = combine(#3, #$u2)</i></td></tr>
<tr><th id="781">781</th><td>    }</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="783">783</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_combine0i&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_combine0i</span>);</td></tr>
<tr><th id="784">784</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="785">785</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="786">786</th><td>      <b>break</b>; <i>//  1,3 SUBInst $Rdd = combine(#0, #$u2)</i></td></tr>
<tr><th id="787">787</th><td>    }</td></tr>
<tr><th id="788">788</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>2</var>) {</td></tr>
<tr><th id="789">789</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_combine2i&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_combine2i</span>);</td></tr>
<tr><th id="790">790</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="791">791</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="792">792</th><td>      <b>break</b>; <i>//  1,3 SUBInst $Rdd = combine(#2, #$u2)</i></td></tr>
<tr><th id="793">793</th><td>    }</td></tr>
<tr><th id="794">794</th><td>    <b>break</b>;</td></tr>
<tr><th id="795">795</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>:</td></tr>
<tr><th id="796">796</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_combinezr&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_combinezr</span>);</td></tr>
<tr><th id="797">797</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="798">798</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="799">799</th><td>    <b>break</b>; <i>//    1,3 SUBInst $Rdd = combine(#0, $Rs)</i></td></tr>
<tr><th id="800">800</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_combineri&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineri</span>:</td></tr>
<tr><th id="801">801</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_combinerz&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_combinerz</span>);</td></tr>
<tr><th id="802">802</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="803">803</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="804">804</th><td>    <b>break</b>; <i>//    1,2 SUBInst $Rdd = combine($Rs, #0)</i></td></tr>
<tr><th id="805">805</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pnt</span>:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_tnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_tnew_pt</span>:</td></tr>
<tr><th id="807">807</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_return_tnew&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_return_tnew</span>);</td></tr>
<tr><th id="808">808</th><td>    <b>break</b>; <i>//    none  SUBInst if (p0.new) dealloc_return:nt</i></td></tr>
<tr><th id="809">809</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pnt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pnt</span>:</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_fnew_pt&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_fnew_pt</span>:</td></tr>
<tr><th id="811">811</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_return_fnew&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_return_fnew</span>);</td></tr>
<tr><th id="812">812</th><td>    <b>break</b>; <i>//    none  SUBInst if (!p0.new) dealloc_return:nt</i></td></tr>
<tr><th id="813">813</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_f&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_f</span>:</td></tr>
<tr><th id="814">814</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_return_f&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_return_f</span>);</td></tr>
<tr><th id="815">815</th><td>    <b>break</b>; <i>//    none  SUBInst if (!p0) dealloc_return</i></td></tr>
<tr><th id="816">816</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return_t&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return_t</span>:</td></tr>
<tr><th id="817">817</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_return_t&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_return_t</span>);</td></tr>
<tr><th id="818">818</th><td>    <b>break</b>; <i>//    none  SUBInst if (p0) dealloc_return</i></td></tr>
<tr><th id="819">819</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_return&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return</span>:</td></tr>
<tr><th id="820">820</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_return&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_return</span>);</td></tr>
<tr><th id="821">821</th><td>    <b>break</b>; <i>//    none  SUBInst dealloc_return</i></td></tr>
<tr><th id="822">822</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>:</td></tr>
<tr><th id="823">823</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_deallocframe</span>);</td></tr>
<tr><th id="824">824</th><td>    <b>break</b>; <i>//    none  SUBInst deallocframe</i></td></tr>
<tr><th id="825">825</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;EH_RETURN_JMPR&apos; in namespace &apos;llvm::Hexagon&apos;">EH_RETURN_JMPR</span>:</td></tr>
<tr><th id="826">826</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumpr&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumpr</span>:</td></tr>
<tr><th id="827">827</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpret&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpret</span>:</td></tr>
<tr><th id="828">828</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31</span>);</td></tr>
<tr><th id="829">829</th><td>    <b>break</b>; <i>//    none  SUBInst jumpr r31</i></td></tr>
<tr><th id="830">830</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprf&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprf</span>:</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretf&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretf</span>:</td></tr>
<tr><th id="832">832</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_f&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_f</span>);</td></tr>
<tr><th id="833">833</th><td>    <b>break</b>; <i>//    none  SUBInst if (!p0) jumpr r31</i></td></tr>
<tr><th id="834">834</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnew</span>:</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprfnewpt</span>:</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnewpt</span>:</td></tr>
<tr><th id="837">837</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmpretfnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpretfnew</span>:</td></tr>
<tr><th id="838">838</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_fnew&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_fnew</span>);</td></tr>
<tr><th id="839">839</th><td>    <b>break</b>; <i>//    none  SUBInst if (!p0.new) jumpr:nt r31</i></td></tr>
<tr><th id="840">840</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprt</span>:</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprett&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprett</span>:</td></tr>
<tr><th id="842">842</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_t&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_t</span>);</td></tr>
<tr><th id="843">843</th><td>    <b>break</b>; <i>//    none  SUBInst if (p0) jumpr r31</i></td></tr>
<tr><th id="844">844</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtnew&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnew</span>:</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;J2_jumprtnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jumprtnewpt</span>:</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnewpt&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnewpt</span>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_jmprettnew&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmprettnew</span>:</td></tr>
<tr><th id="848">848</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_jumpr31_tnew&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_jumpr31_tnew</span>);</td></tr>
<tr><th id="849">849</th><td>    <b>break</b>; <i>//    none  SUBInst if (p0.new) jumpr:nt r31</i></td></tr>
<tr><th id="850">850</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrb_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrb_io</span>:</td></tr>
<tr><th id="851">851</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_loadrb_io&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_loadrb_io</span>);</td></tr>
<tr><th id="852">852</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="853">853</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="854">854</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="855">855</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst $Rd = memb($Rs + #$u3_0)</i></td></tr>
<tr><th id="856">856</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrd_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrd_io</span>:</td></tr>
<tr><th id="857">857</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_loadrd_sp&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_loadrd_sp</span>);</td></tr>
<tr><th id="858">858</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="859">859</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="860">860</th><td>    <b>break</b>; <i>//    1,3 SUBInst $Rdd = memd(r29 + #$u5_3)</i></td></tr>
<tr><th id="861">861</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrh_io</span>:</td></tr>
<tr><th id="862">862</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_loadrh_io&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_loadrh_io</span>);</td></tr>
<tr><th id="863">863</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="864">864</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="865">865</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="866">866</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst $Rd = memh($Rs + #$u3_1)</i></td></tr>
<tr><th id="867">867</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadrub_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadrub_io</span>:</td></tr>
<tr><th id="868">868</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL1_loadrub_io&apos; in namespace &apos;llvm::Hexagon&apos;">SL1_loadrub_io</span>);</td></tr>
<tr><th id="869">869</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="870">870</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="871">871</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="872">872</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst $Rd = memub($Rs + #$u4_0)</i></td></tr>
<tr><th id="873">873</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadruh_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadruh_io</span>:</td></tr>
<tr><th id="874">874</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_loadruh_io&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_loadruh_io</span>);</td></tr>
<tr><th id="875">875</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="876">876</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="877">877</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="878">878</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst $Rd = memuh($Rs + #$u3_1)</i></td></tr>
<tr><th id="879">879</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>:</td></tr>
<tr><th id="880">880</th><td>    <b>if</b> (Inst.getOperand(<var>1</var>).getReg() == Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>) {</td></tr>
<tr><th id="881">881</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL2_loadri_sp&apos; in namespace &apos;llvm::Hexagon&apos;">SL2_loadri_sp</span>);</td></tr>
<tr><th id="882">882</th><td>      addOps(Result, Inst, <var>0</var>);</td></tr>
<tr><th id="883">883</th><td>      addOps(Result, Inst, <var>2</var>);</td></tr>
<tr><th id="884">884</th><td>      <b>break</b>; <i>//  2 1,3 SUBInst $Rd = memw(r29 + #$u5_2)</i></td></tr>
<tr><th id="885">885</th><td>    } <b>else</b> {</td></tr>
<tr><th id="886">886</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SL1_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">SL1_loadri_io</span>);</td></tr>
<tr><th id="887">887</th><td>      addOps(Result, Inst, <var>0</var>);</td></tr>
<tr><th id="888">888</th><td>      addOps(Result, Inst, <var>1</var>);</td></tr>
<tr><th id="889">889</th><td>      addOps(Result, Inst, <var>2</var>);</td></tr>
<tr><th id="890">890</th><td>      <b>break</b>; <i>//    1,2,3 SUBInst $Rd = memw($Rs + #$u4_2)</i></td></tr>
<tr><th id="891">891</th><td>    }</td></tr>
<tr><th id="892">892</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="893">893</th><td>    Absolute = Inst.getOperand(<var>2</var>).getExpr()-&gt;evaluateAsAbsolute(Value);</td></tr>
<tr><th id="894">894</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Absolute) ? void (0) : __assert_fail (&quot;Absolute&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp&quot;, 894, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>);(<em>void</em>)<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>;</td></tr>
<tr><th id="895">895</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="896">896</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storebi0&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storebi0</span>);</td></tr>
<tr><th id="897">897</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="898">898</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="899">899</th><td>      <b>break</b>; <i>//    1,2 SUBInst memb($Rs + #$u4_0)=#0</i></td></tr>
<tr><th id="900">900</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>1</var>) {</td></tr>
<tr><th id="901">901</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storebi1&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storebi1</span>);</td></tr>
<tr><th id="902">902</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="903">903</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="904">904</th><td>      <b>break</b>; <i>//  2 1,2 SUBInst memb($Rs + #$u4_0)=#1</i></td></tr>
<tr><th id="905">905</th><td>    }</td></tr>
<tr><th id="906">906</th><td>    <b>break</b>;</td></tr>
<tr><th id="907">907</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="908">908</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS1_storeb_io&apos; in namespace &apos;llvm::Hexagon&apos;">SS1_storeb_io</span>);</td></tr>
<tr><th id="909">909</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="910">910</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="911">911</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="912">912</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst memb($Rs + #$u4_0) = $Rt</i></td></tr>
<tr><th id="913">913</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="914">914</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_stored_sp&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_stored_sp</span>);</td></tr>
<tr><th id="915">915</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="916">916</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="917">917</th><td>    <b>break</b>; <i>//    2,3 SUBInst memd(r29 + #$s6_3) = $Rtt</i></td></tr>
<tr><th id="918">918</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="919">919</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storeh_io&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storeh_io</span>);</td></tr>
<tr><th id="920">920</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="921">921</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="922">922</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="923">923</th><td>    <b>break</b>; <i>//    1,2,3 SUBInst memb($Rs + #$u4_0) = $Rt</i></td></tr>
<tr><th id="924">924</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="925">925</th><td>    Absolute = Inst.getOperand(<var>2</var>).getExpr()-&gt;evaluateAsAbsolute(Value);</td></tr>
<tr><th id="926">926</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Absolute) ? void (0) : __assert_fail (&quot;Absolute&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp&quot;, 926, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>);(<em>void</em>)<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a>;</td></tr>
<tr><th id="927">927</th><td>    <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="928">928</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storewi0&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storewi0</span>);</td></tr>
<tr><th id="929">929</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="930">930</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="931">931</th><td>      <b>break</b>; <i>//  3 1,2 SUBInst memw($Rs + #$u4_2)=#0</i></td></tr>
<tr><th id="932">932</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == <var>1</var>) {</td></tr>
<tr><th id="933">933</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storewi1&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storewi1</span>);</td></tr>
<tr><th id="934">934</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="935">935</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="936">936</th><td>      <b>break</b>; <i>//  3 1,2 SUBInst memw($Rs + #$u4_2)=#1</i></td></tr>
<tr><th id="937">937</th><td>    } <b>else</b> <b>if</b> (Inst.getOperand(<var>0</var>).getReg() == Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>) {</td></tr>
<tr><th id="938">938</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storew_sp&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storew_sp</span>);</td></tr>
<tr><th id="939">939</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="940">940</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>2</var>);</td></tr>
<tr><th id="941">941</th><td>      <b>break</b>; <i>//  1 2,3 SUBInst memw(r29 + #$u5_2) = $Rt</i></td></tr>
<tr><th id="942">942</th><td>    }</td></tr>
<tr><th id="943">943</th><td>    <b>break</b>;</td></tr>
<tr><th id="944">944</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="945">945</th><td>    <b>if</b> (Inst.getOperand(<var>0</var>).getReg() == Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>) {</td></tr>
<tr><th id="946">946</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS2_storew_sp&apos; in namespace &apos;llvm::Hexagon&apos;">SS2_storew_sp</span>);</td></tr>
<tr><th id="947">947</th><td>      addOps(Result, Inst, <var>1</var>);</td></tr>
<tr><th id="948">948</th><td>      addOps(Result, Inst, <var>2</var>); <i>//  1,2,3 SUBInst memw(sp + #$u5_2) = $Rt</i></td></tr>
<tr><th id="949">949</th><td>    } <b>else</b> {</td></tr>
<tr><th id="950">950</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SS1_storew_io&apos; in namespace &apos;llvm::Hexagon&apos;">SS1_storew_io</span>);</td></tr>
<tr><th id="951">951</th><td>      addOps(Result, Inst, <var>0</var>);</td></tr>
<tr><th id="952">952</th><td>      addOps(Result, Inst, <var>1</var>);</td></tr>
<tr><th id="953">953</th><td>      addOps(Result, Inst, <var>2</var>); <i>//  1,2,3 SUBInst memw($Rs + #$u4_2) = $Rt</i></td></tr>
<tr><th id="954">954</th><td>    }</td></tr>
<tr><th id="955">955</th><td>    <b>break</b>;</td></tr>
<tr><th id="956">956</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtb</span>:</td></tr>
<tr><th id="957">957</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_sxtb</span>);</td></tr>
<tr><th id="958">958</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="959">959</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="960">960</th><td>    <b>break</b>; <i>//  1,2 SUBInst $Rd = sxtb($Rs)</i></td></tr>
<tr><th id="961">961</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxth</span>:</td></tr>
<tr><th id="962">962</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_sxth</span>);</td></tr>
<tr><th id="963">963</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="964">964</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="965">965</th><td>    <b>break</b>; <i>//  1,2 SUBInst $Rd = sxth($Rs)</i></td></tr>
<tr><th id="966">966</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfr</span>:</td></tr>
<tr><th id="967">967</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_tfr&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_tfr</span>);</td></tr>
<tr><th id="968">968</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="969">969</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="970">970</th><td>    <b>break</b>; <i>//  1,2 SUBInst $Rd = $Rs</i></td></tr>
<tr><th id="971">971</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmovenewif&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmovenewif</span>:</td></tr>
<tr><th id="972">972</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_clrfnew&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_clrfnew</span>);</td></tr>
<tr><th id="973">973</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="974">974</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="975">975</th><td>    <b>break</b>; <i>//  2 SUBInst if (!p0.new) $Rd = #0</i></td></tr>
<tr><th id="976">976</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmovenewit&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmovenewit</span>:</td></tr>
<tr><th id="977">977</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_clrtnew&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_clrtnew</span>);</td></tr>
<tr><th id="978">978</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="979">979</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="980">980</th><td>    <b>break</b>; <i>//  2 SUBInst if (p0.new) $Rd = #0</i></td></tr>
<tr><th id="981">981</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmoveif&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmoveif</span>:</td></tr>
<tr><th id="982">982</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_clrf&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_clrf</span>);</td></tr>
<tr><th id="983">983</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="984">984</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="985">985</th><td>    <b>break</b>; <i>//  2 SUBInst if (!p0) $Rd = #0</i></td></tr>
<tr><th id="986">986</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmoveit&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmoveit</span>:</td></tr>
<tr><th id="987">987</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_clrt&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_clrt</span>);</td></tr>
<tr><th id="988">988</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="989">989</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="990">990</th><td>    <b>break</b>; <i>//  2 SUBInst if (p0) $Rd = #0</i></td></tr>
<tr><th id="991">991</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>:</td></tr>
<tr><th id="992">992</th><td>    Absolute = Inst.getOperand(<var>1</var>).getExpr()-&gt;evaluateAsAbsolute(Value);</td></tr>
<tr><th id="993">993</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Absolute" title='Absolute' data-ref="40Absolute">Absolute</a> &amp;&amp; <a class="local col1 ref" href="#41Value" title='Value' data-ref="41Value">Value</a> == -<var>1</var>) {</td></tr>
<tr><th id="994">994</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_setin1&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_setin1</span>);</td></tr>
<tr><th id="995">995</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="996">996</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="997">997</th><td>      <b>break</b>; <i>//  2 1 SUBInst $Rd = #-1</i></td></tr>
<tr><th id="998">998</th><td>    } <b>else</b> {</td></tr>
<tr><th id="999">999</th><td>      Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_seti&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_seti</span>);</td></tr>
<tr><th id="1000">1000</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="1001">1001</th><td>      <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="1002">1002</th><td>      <b>break</b>; <i>//    1,2 SUBInst $Rd = #$u6</i></td></tr>
<tr><th id="1003">1003</th><td>    }</td></tr>
<tr><th id="1004">1004</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span>:</td></tr>
<tr><th id="1005">1005</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_zxtb</span>);</td></tr>
<tr><th id="1006">1006</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="1007">1007</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="1008">1008</th><td>    <b>break</b>; <i>//    1,2    $Rd = and($Rs, #255)</i></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>:</td></tr>
<tr><th id="1011">1011</th><td>    Result.setOpcode(Hexagon::<span class='error' title="no member named &apos;SA1_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">SA1_zxth</span>);</td></tr>
<tr><th id="1012">1012</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>0</var>);</td></tr>
<tr><th id="1013">1013</th><td>    <a class="tu ref" href="#_ZL6addOpsRN4llvm6MCInstERKS0_j" title='addOps' data-use='c' data-ref="_ZL6addOpsRN4llvm6MCInstERKS0_j">addOps</a>(<span class='refarg'><a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a></span>, <a class="local col8 ref" href="#38Inst" title='Inst' data-ref="38Inst">Inst</a>, <var>1</var>);</td></tr>
<tr><th id="1014">1014</th><td>    <b>break</b>; <i>//    1,2 SUBInst $Rd = zxth($Rs)</i></td></tr>
<tr><th id="1015">1015</th><td>  }</td></tr>
<tr><th id="1016">1016</th><td>  <b>return</b> <a class="local col9 ref" href="#39Result" title='Result' data-ref="39Result">Result</a>;</td></tr>
<tr><th id="1017">1017</th><td>}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isStoreInstj" title='isStoreInst' data-type='bool isStoreInst(unsigned int opCode)' data-ref="_ZL11isStoreInstj">isStoreInst</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42opCode" title='opCode' data-type='unsigned int' data-ref="42opCode">opCode</dfn>) {</td></tr>
<tr><th id="1020">1020</th><td>  <b>switch</b> (<a class="local col2 ref" href="#42opCode" title='opCode' data-ref="42opCode">opCode</a>) {</td></tr>
<tr><th id="1021">1021</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="1023">1023</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="1027">1027</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>:</td></tr>
<tr><th id="1028">1028</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1029">1029</th><td>  <b>default</b>:</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td>}</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="HexagonMCInstrInfo.h.html#llvm::DuplexCandidate" title='llvm::DuplexCandidate' data-ref="llvm::DuplexCandidate">DuplexCandidate</a>, <var>8</var>&gt;</td></tr>
<tr><th id="1035">1035</th><td><span class="namespace">HexagonMCInstrInfo::</span><dfn class="decl def" id="_ZN4llvm18HexagonMCInstrInfo21getDuplexPossibiltiesERKNS_11MCInstrInfoERKNS_15MCSubtargetInfoERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexPossibilties' data-ref="_ZN4llvm18HexagonMCInstrInfo21getDuplexPossibiltiesERKNS_11MCInstrInfoERKNS_15MCSubtargetInfoERKNS_6MCInstE">getDuplexPossibilties</dfn>(<a class="type" href="HexagonMCTargetDesc.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> <em>const</em> &amp;<dfn class="local col3 decl" id="43MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="43MCII">MCII</dfn>,</td></tr>
<tr><th id="1036">1036</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> <em>const</em> &amp;<dfn class="local col4 decl" id="44STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="44STI">STI</dfn>,</td></tr>
<tr><th id="1037">1037</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <em>const</em> &amp;<dfn class="local col5 decl" id="45MCB" title='MCB' data-type='const llvm::MCInst &amp;' data-ref="45MCB">MCB</dfn>) {</td></tr>
<tr><th id="1038">1038</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isBundle(MCB)) ? void (0) : __assert_fail (&quot;isBundle(MCB)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp&quot;, 1038, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo8isBundleERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::isBundle' data-ref="_ZN4llvm18HexagonMCInstrInfo8isBundleERKNS_6MCInstE">isBundle</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>));</td></tr>
<tr><th id="1039">1039</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="HexagonMCInstrInfo.h.html#llvm::DuplexCandidate" title='llvm::DuplexCandidate' data-ref="llvm::DuplexCandidate">DuplexCandidate</a>, <var>8</var>&gt; <a class="ref fake" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="46duplexToTry" title='duplexToTry' data-type='SmallVector&lt;llvm::DuplexCandidate, 8&gt;' data-ref="46duplexToTry">duplexToTry</dfn>;</td></tr>
<tr><th id="1040">1040</th><td>  <i>// Use an "order matters" version of isDuplexPair.</i></td></tr>
<tr><th id="1041">1041</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47numInstrInPacket" title='numInstrInPacket' data-type='unsigned int' data-ref="47numInstrInPacket">numInstrInPacket</dfn> = <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48distance" title='distance' data-type='unsigned int' data-ref="48distance">distance</dfn> = <var>1</var>; <a class="local col8 ref" href="#48distance" title='distance' data-ref="48distance">distance</a> &lt; <a class="local col7 ref" href="#47numInstrInPacket" title='numInstrInPacket' data-ref="47numInstrInPacket">numInstrInPacket</a>; ++<a class="local col8 ref" href="#48distance" title='distance' data-ref="48distance">distance</a>) {</td></tr>
<tr><th id="1044">1044</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="49j" title='j' data-type='unsigned int' data-ref="49j">j</dfn> = <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#llvm::HexagonMCInstrInfo::bundleInstructionsOffset" title='llvm::HexagonMCInstrInfo::bundleInstructionsOffset' data-ref="llvm::HexagonMCInstrInfo::bundleInstructionsOffset">bundleInstructionsOffset</a>,</td></tr>
<tr><th id="1045">1045</th><td>                  <dfn class="local col0 decl" id="50k" title='k' data-type='unsigned int' data-ref="50k">k</dfn> = <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> + <a class="local col8 ref" href="#48distance" title='distance' data-ref="48distance">distance</a>;</td></tr>
<tr><th id="1046">1046</th><td>         (<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> &lt; <a class="local col7 ref" href="#47numInstrInPacket" title='numInstrInPacket' data-ref="47numInstrInPacket">numInstrInPacket</a>) &amp;&amp; (<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> &lt; <a class="local col7 ref" href="#47numInstrInPacket" title='numInstrInPacket' data-ref="47numInstrInPacket">numInstrInPacket</a>); ++<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>, ++<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>) {</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>      <i>// Check if reversible.</i></td></tr>
<tr><th id="1049">1049</th><td>      <em>bool</em> <dfn class="local col1 decl" id="51bisReversable" title='bisReversable' data-type='bool' data-ref="51bisReversable">bisReversable</dfn> = <b>true</b>;</td></tr>
<tr><th id="1050">1050</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11isStoreInstj" title='isStoreInst' data-use='c' data-ref="_ZL11isStoreInstj">isStoreInst</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="1051">1051</th><td>          <a class="tu ref" href="#_ZL11isStoreInstj" title='isStoreInst' data-use='c' data-ref="_ZL11isStoreInstj">isStoreInst</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="1052">1052</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-mcduplex-info&quot;)) { dbgs() &lt;&lt; &quot;skip out of order write pair: &quot; &lt;&lt; k &lt;&lt; &quot;,&quot; &lt;&lt; j &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"skip out of order write pair: "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a></td></tr>
<tr><th id="1053">1053</th><td>                          <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1054">1054</th><td>        <a class="local col1 ref" href="#51bisReversable" title='bisReversable' data-ref="51bisReversable">bisReversable</a> = <b>false</b>;</td></tr>
<tr><th id="1055">1055</th><td>      }</td></tr>
<tr><th id="1056">1056</th><td>      <b>if</b> (<span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo20isMemReorderDisabledERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::isMemReorderDisabled' data-ref="_ZN4llvm18HexagonMCInstrInfo20isMemReorderDisabledERKNS_6MCInstE">isMemReorderDisabled</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>)) <i>// }:mem_noshuf</i></td></tr>
<tr><th id="1057">1057</th><td>        <a class="local col1 ref" href="#51bisReversable" title='bisReversable' data-ref="51bisReversable">bisReversable</a> = <b>false</b>;</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>      <i>// Try in order.</i></td></tr>
<tr><th id="1060">1060</th><td>      <b>if</b> (<a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo19isOrderedDuplexPairERKNS_11MCInstrInfoERKNS_6MCInstEbS6_bbRKNS_15MCSubtargetInfoE" title='llvm::HexagonMCInstrInfo::isOrderedDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo19isOrderedDuplexPairERKNS_11MCInstrInfoERKNS_6MCInstEbS6_bbRKNS_15MCSubtargetInfoE">isOrderedDuplexPair</a>(</td></tr>
<tr><th id="1061">1061</th><td>              <a class="local col3 ref" href="#43MCII" title='MCII' data-ref="43MCII">MCII</a>, *<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>(),</td></tr>
<tr><th id="1062">1062</th><td>              <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::hasExtenderForIndex' data-ref="_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm">hasExtenderForIndex</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>, <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> - <var>1</var>),</td></tr>
<tr><th id="1063">1063</th><td>              *<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>(),</td></tr>
<tr><th id="1064">1064</th><td>              <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::hasExtenderForIndex' data-ref="_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm">hasExtenderForIndex</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>, <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> - <var>1</var>),</td></tr>
<tr><th id="1065">1065</th><td>              <a class="local col1 ref" href="#51bisReversable" title='bisReversable' data-ref="51bisReversable">bisReversable</a>, <a class="local col4 ref" href="#44STI" title='STI' data-ref="44STI">STI</a>)) {</td></tr>
<tr><th id="1066">1066</th><td>        <i>// Get iClass.</i></td></tr>
<tr><th id="1067">1067</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="52iClass" title='iClass' data-type='unsigned int' data-ref="52iClass">iClass</dfn> = <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo18iClassOfDuplexPairEjj" title='llvm::HexagonMCInstrInfo::iClassOfDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo18iClassOfDuplexPairEjj">iClassOfDuplexPair</a>(</td></tr>
<tr><th id="1068">1068</th><td>            <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(*<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()),</td></tr>
<tr><th id="1069">1069</th><td>            <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(*<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()));</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>        <i>// Save off pairs for duplex checking.</i></td></tr>
<tr><th id="1072">1072</th><td>        <a class="local col6 ref" href="#46duplexToTry" title='duplexToTry' data-ref="46duplexToTry">duplexToTry</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="HexagonMCInstrInfo.h.html#llvm::DuplexCandidate" title='llvm::DuplexCandidate' data-ref="llvm::DuplexCandidate">DuplexCandidate</a><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm15DuplexCandidateC1Ejjj" title='llvm::DuplexCandidate::DuplexCandidate' data-ref="_ZN4llvm15DuplexCandidateC1Ejjj">(</a><a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>, <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>, <a class="local col2 ref" href="#52iClass" title='iClass' data-ref="52iClass">iClass</a>));</td></tr>
<tr><th id="1073">1073</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-mcduplex-info&quot;)) { dbgs() &lt;&lt; &quot;adding pair: &quot; &lt;&lt; j &lt;&lt; &quot;,&quot; &lt;&lt; k &lt;&lt; &quot;:&quot; &lt;&lt; MCB.getOperand(j).getInst()-&gt;getOpcode() &lt;&lt; &quot;,&quot; &lt;&lt; MCB.getOperand(k).getInst()-&gt;getOpcode() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"adding pair: "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="1074">1074</th><td>                          <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q></td></tr>
<tr><th id="1075">1075</th><td>                          <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1076">1076</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1077">1077</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1078">1078</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-mcduplex-info&quot;)) { dbgs() &lt;&lt; &quot;skipping pair: &quot; &lt;&lt; j &lt;&lt; &quot;,&quot; &lt;&lt; k &lt;&lt; &quot;:&quot; &lt;&lt; MCB.getOperand(j).getInst()-&gt;getOpcode() &lt;&lt; &quot;,&quot; &lt;&lt; MCB.getOperand(k).getInst()-&gt;getOpcode() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"skipping pair: "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="1079">1079</th><td>                          <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q></td></tr>
<tr><th id="1080">1080</th><td>                          <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1081">1081</th><td>      }</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>      <i>// Try reverse.</i></td></tr>
<tr><th id="1084">1084</th><td>      <b>if</b> (<a class="local col1 ref" href="#51bisReversable" title='bisReversable' data-ref="51bisReversable">bisReversable</a>) {</td></tr>
<tr><th id="1085">1085</th><td>        <b>if</b> (<a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo19isOrderedDuplexPairERKNS_11MCInstrInfoERKNS_6MCInstEbS6_bbRKNS_15MCSubtargetInfoE" title='llvm::HexagonMCInstrInfo::isOrderedDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo19isOrderedDuplexPairERKNS_11MCInstrInfoERKNS_6MCInstEbS6_bbRKNS_15MCSubtargetInfoE">isOrderedDuplexPair</a>(</td></tr>
<tr><th id="1086">1086</th><td>                <a class="local col3 ref" href="#43MCII" title='MCII' data-ref="43MCII">MCII</a>, *<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>(),</td></tr>
<tr><th id="1087">1087</th><td>                <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::hasExtenderForIndex' data-ref="_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm">hasExtenderForIndex</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>, <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> - <var>1</var>),</td></tr>
<tr><th id="1088">1088</th><td>                *<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>(),</td></tr>
<tr><th id="1089">1089</th><td>                <span class="namespace">HexagonMCInstrInfo::</span><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm" title='llvm::HexagonMCInstrInfo::hasExtenderForIndex' data-ref="_ZN4llvm18HexagonMCInstrInfo19hasExtenderForIndexERKNS_6MCInstEm">hasExtenderForIndex</a>(<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>, <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> - <var>1</var>),</td></tr>
<tr><th id="1090">1090</th><td>                <a class="local col1 ref" href="#51bisReversable" title='bisReversable' data-ref="51bisReversable">bisReversable</a>, <a class="local col4 ref" href="#44STI" title='STI' data-ref="44STI">STI</a>)) {</td></tr>
<tr><th id="1091">1091</th><td>          <i>// Get iClass.</i></td></tr>
<tr><th id="1092">1092</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="53iClass" title='iClass' data-type='unsigned int' data-ref="53iClass">iClass</dfn> = <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo18iClassOfDuplexPairEjj" title='llvm::HexagonMCInstrInfo::iClassOfDuplexPair' data-ref="_ZN4llvm18HexagonMCInstrInfo18iClassOfDuplexPairEjj">iClassOfDuplexPair</a>(</td></tr>
<tr><th id="1093">1093</th><td>              <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(*<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()),</td></tr>
<tr><th id="1094">1094</th><td>              <a class="ref" href="#_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE" title='llvm::HexagonMCInstrInfo::getDuplexCandidateGroup' data-ref="_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE">getDuplexCandidateGroup</a>(*<a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()));</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>          <i>// Save off pairs for duplex checking.</i></td></tr>
<tr><th id="1097">1097</th><td>          <a class="local col6 ref" href="#46duplexToTry" title='duplexToTry' data-ref="46duplexToTry">duplexToTry</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="HexagonMCInstrInfo.h.html#llvm::DuplexCandidate" title='llvm::DuplexCandidate' data-ref="llvm::DuplexCandidate">DuplexCandidate</a><a class="ref" href="HexagonMCInstrInfo.h.html#_ZN4llvm15DuplexCandidateC1Ejjj" title='llvm::DuplexCandidate::DuplexCandidate' data-ref="_ZN4llvm15DuplexCandidateC1Ejjj">(</a><a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>, <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>, <a class="local col3 ref" href="#53iClass" title='iClass' data-ref="53iClass">iClass</a>));</td></tr>
<tr><th id="1098">1098</th><td>          <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-mcduplex-info&quot;)) { dbgs() &lt;&lt; &quot;adding pair:&quot; &lt;&lt; k &lt;&lt; &quot;,&quot; &lt;&lt; j &lt;&lt; &quot;:&quot; &lt;&lt; MCB.getOperand(j).getInst()-&gt;getOpcode() &lt;&lt; &quot;,&quot; &lt;&lt; MCB.getOperand(k).getInst()-&gt;getOpcode() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1099">1099</th><td>                     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"adding pair:"</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="1100">1100</th><td>                     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q></td></tr>
<tr><th id="1101">1101</th><td>                     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1102">1102</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1103">1103</th><td>          <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-mcduplex-info&quot;)) { dbgs() &lt;&lt; &quot;skipping pair: &quot; &lt;&lt; k &lt;&lt; &quot;,&quot; &lt;&lt; j &lt;&lt; &quot;:&quot; &lt;&lt; MCB.getOperand(j).getInst()-&gt;getOpcode() &lt;&lt; &quot;,&quot; &lt;&lt; MCB.getOperand(k).getInst()-&gt;getOpcode() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1104">1104</th><td>                     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"skipping pair: "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q></td></tr>
<tr><th id="1105">1105</th><td>                     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49j" title='j' data-ref="49j">j</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>","</q></td></tr>
<tr><th id="1106">1106</th><td>                     <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#45MCB" title='MCB' data-ref="45MCB">MCB</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50k" title='k' data-ref="50k">k</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getInstEv" title='llvm::MCOperand::getInst' data-ref="_ZNK4llvm9MCOperand7getInstEv">getInst</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1107">1107</th><td>        }</td></tr>
<tr><th id="1108">1108</th><td>      }</td></tr>
<tr><th id="1109">1109</th><td>    }</td></tr>
<tr><th id="1110">1110</th><td>  }</td></tr>
<tr><th id="1111">1111</th><td>  <b>return</b> <a class="local col6 ref" href="#46duplexToTry" title='duplexToTry' data-ref="46duplexToTry">duplexToTry</a>;</td></tr>
<tr><th id="1112">1112</th><td>}</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
