<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="scomp.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/scomp_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/scomp_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/scomp_map.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/scomp_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/scomp_translate.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="scomp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="scomp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IBS" xil_pn:name="scomp.ibs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="scomp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scomp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="scomp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="scomp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="scomp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="scomp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="scomp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="scomp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scomp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="scomp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="scomp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="scomp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="scomp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="scomp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="scomp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="scomp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="scomp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scomp_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="scomp_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="scomp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scomp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scomp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scomp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="scomp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scomp_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="scomp_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scomp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="scomp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="scomp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scomp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scomp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="scomp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="scomp_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scomp_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scomp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2094844928991042084" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3243109068949606060" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3673453171648544220" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640957475" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8430281295328419658" xil_pn:start_ts="1640957475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640959564" xil_pn:in_ck="166103970263122" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-6581502386475353204" xil_pn:start_ts="1640959548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="scomp.lso"/>
      <outfile xil_pn:name="scomp.ngc"/>
      <outfile xil_pn:name="scomp.ngr"/>
      <outfile xil_pn:name="scomp.prj"/>
      <outfile xil_pn:name="scomp.stx"/>
      <outfile xil_pn:name="scomp.syr"/>
      <outfile xil_pn:name="scomp.xst"/>
      <outfile xil_pn:name="scomp_vhdl.prj"/>
      <outfile xil_pn:name="scomp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1640958526" xil_pn:in_ck="166103970261870" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6395390464430242609" xil_pn:start_ts="1640958526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640959570" xil_pn:in_ck="-7222823643482446186" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6323859211603341898" xil_pn:start_ts="1640959564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="scomp.bld"/>
      <outfile xil_pn:name="scomp.ngd"/>
      <outfile xil_pn:name="scomp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640959575" xil_pn:in_ck="-7222777231998044233" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1640959570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="scomp.pcf"/>
      <outfile xil_pn:name="scomp_map.map"/>
      <outfile xil_pn:name="scomp_map.mrp"/>
      <outfile xil_pn:name="scomp_map.ncd"/>
      <outfile xil_pn:name="scomp_map.ngm"/>
      <outfile xil_pn:name="scomp_map.xrpt"/>
      <outfile xil_pn:name="scomp_summary.xml"/>
      <outfile xil_pn:name="scomp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1640959589" xil_pn:in_ck="-4752366701479094288" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1640959575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="scomp.ncd"/>
      <outfile xil_pn:name="scomp.pad"/>
      <outfile xil_pn:name="scomp.par"/>
      <outfile xil_pn:name="scomp.ptwx"/>
      <outfile xil_pn:name="scomp.unroutes"/>
      <outfile xil_pn:name="scomp.xpi"/>
      <outfile xil_pn:name="scomp_pad.csv"/>
      <outfile xil_pn:name="scomp_pad.txt"/>
      <outfile xil_pn:name="scomp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1640958522" xil_pn:in_ck="166103970254245" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1640958520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1640958557" xil_pn:in_ck="166103970254245" xil_pn:name="TRAN_XPower" xil_pn:prop_ck="999919393156693590" xil_pn:start_ts="1640958557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1640958587" xil_pn:in_ck="166103970254245" xil_pn:name="TRAN_createIBISModel" xil_pn:prop_ck="-5696533612295472889" xil_pn:start_ts="1640958584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="scomp.ibs"/>
    </transform>
    <transform xil_pn:end_ts="1640959589" xil_pn:in_ck="-7228903547939102029" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1640959586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="scomp.twr"/>
      <outfile xil_pn:name="scomp.twx"/>
    </transform>
    <transform xil_pn:end_ts="1640958449" xil_pn:in_ck="-5927996215970608702" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="133683824284815975" xil_pn:start_ts="1640958444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/scomp_map.nlf"/>
      <outfile xil_pn:name="netgen/map/scomp_map.sdf"/>
      <outfile xil_pn:name="netgen/map/scomp_map.v"/>
    </transform>
    <transform xil_pn:end_ts="1640958603" xil_pn:in_ck="166103970254377" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-3471910243069801232" xil_pn:start_ts="1640958601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/scomp_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/scomp_translate.v"/>
    </transform>
  </transforms>

</generated_project>
