{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589805881701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589805881705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 14:44:41 2020 " "Processing started: Mon May 18 14:44:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589805881705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805881705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2_wiith_RAM -c project_2_wiith_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_2_wiith_RAM -c project_2_wiith_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805881705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589805882256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589805882257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589805891016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_2_wiith_ram.v 5 5 " "Found 5 design units, including 5 entities, in source file project_2_wiith_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_2_wiith_RAM " "Found entity 1: project_2_wiith_RAM" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805891022 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_2 " "Found entity 2: processor_2" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805891022 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805891022 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec3to8 " "Found entity 4: dec3to8" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805891022 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_N_bits " "Found entity 5: counter_N_bits" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805891022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805891022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589805891027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805891027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Done project_2_wiith_RAM.v(22) " "Verilog HDL Implicit Net warning at project_2_wiith_RAM.v(22): created implicit net for \"Done\"" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805891027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel project_2_wiith_RAM.v(233) " "Verilog HDL Implicit Net warning at project_2_wiith_RAM.v(233): created implicit net for \"sel\"" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589805891027 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "project_2_wiith_RAM.v(1) " "Verilog HDL error at project_2_wiith_RAM.v(1): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 1 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1589805891030 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(46) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(46): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(47) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(47): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(205) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(205): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 205 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(206) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(206): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 206 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(207) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(207): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 207 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(208) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(208): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 208 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(209) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(209): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 209 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891032 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(210) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(210): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 210 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891032 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(211) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(211): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 211 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891032 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(218) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(218): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891032 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(22) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(22): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891032 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project_2_wiith_RAM.v(24) " "Verilog HDL Instantiation warning at project_2_wiith_RAM.v(24): instance has no name" {  } { { "project_2_wiith_RAM.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11-2/project_2_wiith_RAM.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589805891032 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589805891119 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 18 14:44:51 2020 " "Processing ended: Mon May 18 14:44:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589805891119 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589805891119 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589805891119 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805891119 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589805891742 ""}
