<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Pin Assignment Report - Prepared &mdash; noc_2d_ref_design_top</title>
<body>
<H1>Pin Assignment Report - Prepared</H1>

<p>
ACE -- Achronix CAD Environment -- Version 8.7 -- Build  302850 -- Date 2022-03-17 11:00<br>
Design: noc_2d_ref_design_top - impl_1 - noc_2d_ref_design_top
<br>
Device: AC7t1500ES0
<br>
Generated on Wed Jul 13 15:36:55 CST 2022
<br>
Host: OMEN.localdomain

</p>
<h2> Pin Assignment </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Port Name </th><th> Direction </th><th> Pad/Macro </th><th> Placed </th><th> Device Port </th><th> Pad/Macro Site </th><th> Registered </th><th> Clock Domain </th><th> Target Frequency (MHz) </th></tr></thead>
<tr>
<td> i_send_clk </td><td> IN </td><td> i_send_clk_ipin </td><td> Fixed </td><td> i_user_06_00_trunk_00[0] </td><td> u_ic_south.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[0] </td><td> No </td><td> i_send_clk </td><td> 500 </td></tr>
<tr>
<td> i_chk_clk </td><td> IN </td><td> i_chk_clk_ipin </td><td> Fixed </td><td> i_user_06_00_trunk_00[16] </td><td> u_ic_south.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[16] </td><td> No </td><td> i_chk_clk </td><td> 499 </td></tr>
<tr>
<td> i_reg_clk </td><td> IN </td><td> i_reg_clk_ipin </td><td> Fixed </td><td> i_user_06_00_trunk_00[1] </td><td> u_ic_south.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[1] </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> pll_send_clk_lock </td><td> IN </td><td> pll_send_clk_lock_ipin </td><td> Fixed </td><td> i_user_00_01_lut_17[0] </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc0.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_chk_clk_lock </td><td> IN </td><td> pll_chk_clk_lock_ipin </td><td> Fixed </td><td> i_user_12_01_lut_17[0] </td><td> u_ic_east.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc0.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[7] </td><td> IN </td><td> ext_gpio_fpga_in[7]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_15[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc15.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[6] </td><td> IN </td><td> ext_gpio_fpga_in[6]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_15[7] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc7.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[5] </td><td> IN </td><td> ext_gpio_fpga_in[5]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[27] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc27.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[4] </td><td> IN </td><td> ext_gpio_fpga_in[4]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[19] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc19.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[3] </td><td> IN </td><td> ext_gpio_fpga_in[3]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[11] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc11.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[2] </td><td> IN </td><td> ext_gpio_fpga_in[2]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[3] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[1] </td><td> IN </td><td> ext_gpio_fpga_in[1]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_13[23] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc23.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[0] </td><td> IN </td><td> ext_gpio_fpga_in[0]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_13[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc15.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[7] </td><td> OUT </td><td> ext_gpio_fpga_out[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_15[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[6] </td><td> OUT </td><td> ext_gpio_fpga_out[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_15[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[5] </td><td> OUT </td><td> ext_gpio_fpga_out[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[24] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[4] </td><td> OUT </td><td> ext_gpio_fpga_out[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[3] </td><td> OUT </td><td> ext_gpio_fpga_out[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[2] </td><td> OUT </td><td> ext_gpio_fpga_out[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[0] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[1] </td><td> OUT </td><td> ext_gpio_fpga_out[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_13[20] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[0] </td><td> OUT </td><td> ext_gpio_fpga_out[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_13[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[7] </td><td> OUT </td><td> ext_gpio_fpga_oe[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[23] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[6] </td><td> OUT </td><td> ext_gpio_fpga_oe[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[22] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[5] </td><td> OUT </td><td> ext_gpio_fpga_oe[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[21] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[4] </td><td> OUT </td><td> ext_gpio_fpga_oe[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[20] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[3] </td><td> OUT </td><td> ext_gpio_fpga_oe[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[19] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[2] </td><td> OUT </td><td> ext_gpio_fpga_oe[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[18] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[1] </td><td> OUT </td><td> ext_gpio_fpga_oe[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[17] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[0] </td><td> OUT </td><td> ext_gpio_fpga_oe[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[7] </td><td> OUT </td><td> ext_gpio_dir[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[6] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[6] </td><td> OUT </td><td> ext_gpio_dir[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[26] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[5] </td><td> OUT </td><td> ext_gpio_dir[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[18] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[4] </td><td> OUT </td><td> ext_gpio_dir[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[10] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[3] </td><td> OUT </td><td> ext_gpio_dir[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[2] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[2] </td><td> OUT </td><td> ext_gpio_dir[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_10[22] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile10.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[1] </td><td> OUT </td><td> ext_gpio_dir[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_10[14] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile10.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[0] </td><td> OUT </td><td> ext_gpio_dir[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_10[6] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile10.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[7] </td><td> OUT </td><td> ext_gpio_dir_oe[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[17] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[6] </td><td> OUT </td><td> ext_gpio_dir_oe[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[5] </td><td> OUT </td><td> ext_gpio_dir_oe[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[4] </td><td> OUT </td><td> ext_gpio_dir_oe[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[14] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[3] </td><td> OUT </td><td> ext_gpio_dir_oe[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[13] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[2] </td><td> OUT </td><td> ext_gpio_dir_oe[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[1] </td><td> OUT </td><td> ext_gpio_dir_oe[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[11] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[0] </td><td> OUT </td><td> ext_gpio_dir_oe[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[10] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_oe_l </td><td> OUT </td><td> ext_gpio_oe_l_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[24] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_oe_l_oe </td><td> OUT </td><td> ext_gpio_oe_l_oe_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[14] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l[7] </td><td> OUT </td><td> led_l[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_08[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile8.sg.slc12.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[6] </td><td> OUT </td><td> led_l[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_08[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile8.sg.slc4.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[5] </td><td> OUT </td><td> led_l[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[26] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc26.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[4] </td><td> OUT </td><td> led_l[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[18] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc18.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[3] </td><td> OUT </td><td> led_l[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[24] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc24.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[2] </td><td> OUT </td><td> led_l[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc16.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[1] </td><td> OUT </td><td> led_l[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc8.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l[0] </td><td> OUT </td><td> led_l[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[0] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc0.opin </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> led_l_oe[7] </td><td> OUT </td><td> led_l_oe[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[9] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[6] </td><td> OUT </td><td> led_l_oe[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[5] </td><td> OUT </td><td> led_l_oe[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[9] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[4] </td><td> OUT </td><td> led_l_oe[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[3] </td><td> OUT </td><td> led_l_oe[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[7] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[2] </td><td> OUT </td><td> led_l_oe[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[6] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[1] </td><td> OUT </td><td> led_l_oe[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[5] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[0] </td><td> OUT </td><td> led_l_oe[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_oe_l </td><td> OUT </td><td> led_oe_l_opin </td><td> Fixed </td><td> o_user_11_09_lut_13[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_oe_l_oe </td><td> OUT </td><td> led_oe_l_oe_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_rst_l </td><td> IN </td><td> fpga_rst_l_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[126] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[126] </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> irq_to_fpga </td><td> IN </td><td> irq_to_fpga_ipin </td><td> Fixed </td><td> i_user_10_00_lut_08[3] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile8.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_avr_rxd </td><td> IN </td><td> fpga_avr_rxd_ipin </td><td> Fixed </td><td> i_user_10_00_lut_07[7] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc7.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_avr_txd </td><td> OUT </td><td> fpga_avr_txd_opin </td><td> Fixed </td><td> o_user_10_00_lut_07[26] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_avr_txd_oe </td><td> OUT </td><td> fpga_avr_txd_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[16] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> irq_to_avr </td><td> OUT </td><td> irq_to_avr_opin </td><td> Fixed </td><td> o_user_10_00_lut_09[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile9.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> irq_to_avr_oe </td><td> OUT </td><td> irq_to_avr_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[21] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_i2c_mux_gnt </td><td> IN </td><td> fpga_i2c_mux_gnt_ipin </td><td> Fixed </td><td> i_user_10_00_lut_06[11] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc11.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_i2c_req_l </td><td> OUT </td><td> fpga_i2c_req_l_opin </td><td> Fixed </td><td> o_user_10_00_lut_07[18] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_i2c_req_l_oe </td><td> OUT </td><td> fpga_i2c_req_l_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[15] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> qsfp_int_fpga_l </td><td> IN </td><td> qsfp_int_fpga_l_ipin </td><td> Fixed </td><td> i_user_10_00_lut_06[3] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_ftdi_rxd </td><td> IN </td><td> fpga_ftdi_rxd_ipin </td><td> Fixed </td><td> i_user_10_00_lut_07[23] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc23.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_ftdi_txd </td><td> OUT </td><td> fpga_ftdi_txd_opin </td><td> Fixed </td><td> o_user_10_00_lut_08[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile8.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_ftdi_txd_oe </td><td> OUT </td><td> fpga_ftdi_txd_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[18] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test[2] </td><td> OUT </td><td> test[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[24] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test[1] </td><td> OUT </td><td> test[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[22] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test_oe[2] </td><td> OUT </td><td> test_oe[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[7] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test_oe[1] </td><td> OUT </td><td> test_oe[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[12] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_scl_in </td><td> IN </td><td> fpga_sys_scl_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_01[21] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc21.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_scl_out </td><td> OUT </td><td> fpga_sys_scl_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_02[2] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile2.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_scl_oe </td><td> OUT </td><td> fpga_sys_scl_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[6] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_sda_in </td><td> IN </td><td> fpga_sys_sda_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_02[1] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile2.sg.slc1.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_sda_out </td><td> OUT </td><td> fpga_sys_sda_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_02[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile2.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_sda_oe </td><td> OUT </td><td> fpga_sys_sda_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[7] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[3] </td><td> OUT </td><td> mcio_dir[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[4] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[2] </td><td> OUT </td><td> mcio_dir[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[24] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[1] </td><td> OUT </td><td> mcio_dir[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[16] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[0] </td><td> OUT </td><td> mcio_dir[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[8] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[3] </td><td> OUT </td><td> mcio_dir_oe[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[15] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[2] </td><td> OUT </td><td> mcio_dir_oe[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[1] </td><td> OUT </td><td> mcio_dir_oe[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[13] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[0] </td><td> OUT </td><td> mcio_dir_oe[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[12] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_45 </td><td> OUT </td><td> mcio_dir_45_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[16] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_45_oe </td><td> OUT </td><td> mcio_dir_45_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[6] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_scl_in </td><td> IN </td><td> mcio_scl_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_00[17] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc17.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_sda_in </td><td> IN </td><td> mcio_sda_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_00[25] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc25.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_in[3] </td><td> IN </td><td> mcio_vio_in[3]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_04[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc10.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_in[2] </td><td> IN </td><td> mcio_vio_in[2]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_04[2] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_in[1] </td><td> IN </td><td> mcio_vio_in[1]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_03[22] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc22.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_in[0] </td><td> IN </td><td> mcio_vio_in[0]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_03[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc14.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[3] </td><td> OUT </td><td> mcio_vio_out[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[0] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[2] </td><td> OUT </td><td> mcio_vio_out[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_04[20] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[1] </td><td> OUT </td><td> mcio_vio_out[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_04[12] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[0] </td><td> OUT </td><td> mcio_vio_out[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_04[4] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[3] </td><td> OUT </td><td> mcio_vio_oe[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[11] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[2] </td><td> OUT </td><td> mcio_vio_oe[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[1] </td><td> OUT </td><td> mcio_vio_oe[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[9] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[0] </td><td> OUT </td><td> mcio_vio_oe[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[8] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_45_10_clk </td><td> IN </td><td> mcio_vio_45_10_clk_ipin </td><td> Fixed </td><td> i_user_10_00_mt_00[1] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_minitrunk.clk_ipin[1] </td><td> No </td><td> mcio_vio_45_10_clk </td><td> 10 </td></tr>
<tr>
<td> mcio_oe1_l </td><td> OUT </td><td> mcio_oe1_l_opin </td><td> Fixed </td><td> o_user_10_00_lut_01[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_oe1_l_oe </td><td> OUT </td><td> mcio_oe1_l_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[4] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_oe_45_l </td><td> OUT </td><td> mcio_oe_45_l_opin </td><td> Fixed </td><td> o_user_10_00_lut_01[22] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_oe_45_l_oe </td><td> OUT </td><td> mcio_oe_45_l_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[5] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_scl_oe </td><td> OUT </td><td> mcio_scl_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[2] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_scl_out </td><td> OUT </td><td> mcio_scl_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[26] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_sda_oe </td><td> OUT </td><td> mcio_sda_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[3] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_sda_out </td><td> OUT </td><td> mcio_sda_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_01[6] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_nw_2_ref0_312p5_clk </td><td> IN </td><td> pll_nw_2_ref0_312p5_clk_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[0] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[0] </td><td> No </td><td> pll_nw_2_ref0_312p5_clk </td><td> 312.5 </td></tr>
<tr>
<td> vp_pll_nw_2_lock </td><td> IN </td><td> vp_pll_nw_2_lock_ipin </td><td> Fixed </td><td> i_user_00_08_lut_17[2] </td><td> u_ic_west.u_ic_ew_lc07.u_ic_ew_luttile17.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_sw_2_ref1_312p5_clk </td><td> IN </td><td> pll_sw_2_ref1_312p5_clk_ipin </td><td> Fixed </td><td> i_user_06_00_trunk_00[2] </td><td> u_ic_south.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[2] </td><td> No </td><td> pll_sw_2_ref1_312p5_clk </td><td> 312.5 </td></tr>
<tr>
<td> vp_pll_sw_2_lock </td><td> IN </td><td> vp_pll_sw_2_lock_ipin </td><td> Fixed </td><td> i_user_00_01_lut_17[2] </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
</table>
</body></html>
