On an interrupt in a typical MIPS CPU, the last instruction to be completed before interrupt processing starts will be the one that has just finished its <SPAN class=cloze>[...]</SPAN> stage when the interrupt is detected.
<P></P>
<P>&nbsp;