Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 22 00:21:04 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cputop_timing_summary_routed.rpt -rpx cputop_timing_summary_routed.rpx -warn_on_violation
| Design       : cputop
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.611    -1605.009                   2354                 4261        0.084        0.000                      0                 4261        3.000        0.000                       0                  1435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk                {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.667}       43.333          23.077          
  clk_out2_cpuclk  {0.000 5.000}        10.000          100.000         
  clk_out3_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.356        0.000                      0                 3487        0.263        0.000                      0                 3487       21.167        0.000                       0                  1143  
  clk_out2_cpuclk        4.794        0.000                      0                  209        0.237        0.000                      0                  209        4.500        0.000                       0                   116  
  clk_out3_cpuclk       94.430        0.000                      0                  301        0.084        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -2.611    -1449.339                   2340                 3406        0.171        0.000                      0                 3406  
clk_out3_cpuclk  clk_out1_cpuclk       -2.518     -825.268                    647                  656        0.327        0.000                      0                  656  
clk_out2_cpuclk  clk_out3_cpuclk        4.543        0.000                      0                   83        0.222        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_cpuclk    clk_out3_cpuclk          3.141        0.000                      0                   52        1.347        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.992ns  (logic 4.871ns (24.364%)  route 15.121ns (75.636%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 22.490 - 21.667 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.001    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.455 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.420     4.875    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=343, routed)         2.220     7.219    decoder/douta[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.343 f  decoder/write_data_reg[20]_i_8/O
                         net (fo=1, routed)           0.000     7.343    decoder/write_data_reg[20]_i_8_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.560 f  decoder/write_data_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     7.560    decoder/write_data_reg[20]_i_3_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.654 f  decoder/p_3_out__0_carry__4_i_29/O
                         net (fo=1, routed)           0.967     8.622    ifetch/registers_reg[19][20]
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.316     8.938 f  ifetch/p_3_out__0_carry__4_i_13/O
                         net (fo=20, routed)          1.663    10.601    ifetch/registers_reg[4][20]
    SLICE_X68Y41         LUT2 (Prop_lut2_I0_O)        0.118    10.719 f  ifetch/ram_i_722/O
                         net (fo=2, routed)           0.830    11.549    ifetch/ram_i_722_n_0
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.352    11.901 f  ifetch/ram_i_645/O
                         net (fo=4, routed)           0.651    12.552    ifetch/ram_i_645_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.328    12.880 r  ifetch/ram_i_492/O
                         net (fo=2, routed)           0.491    13.371    ifetch/ram_i_492_n_0
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.495 f  ifetch/ram_i_257/O
                         net (fo=1, routed)           0.971    14.466    ifetch/ram_i_257_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  ifetch/ram_i_110/O
                         net (fo=1, routed)           0.407    14.997    ifetch/ram_i_110_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.121 r  ifetch/ram_i_57/O
                         net (fo=5, routed)           1.041    16.162    ifetch/ram_i_57_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.124    16.286 r  ifetch/ram_i_79/O
                         net (fo=2, routed)           1.111    17.398    ifetch/ram_i_79_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.522 f  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.829    18.351    ifetch/ram_i_49_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.475 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.519    20.994    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.630    22.490    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.982    
                         clock uncertainty           -0.100    21.882    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.350    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.647ns  (logic 4.871ns (24.793%)  route 14.776ns (75.207%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.485 - 21.667 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.001    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.455 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.420     4.875    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=343, routed)         2.220     7.219    decoder/douta[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.343 f  decoder/write_data_reg[20]_i_8/O
                         net (fo=1, routed)           0.000     7.343    decoder/write_data_reg[20]_i_8_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.560 f  decoder/write_data_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     7.560    decoder/write_data_reg[20]_i_3_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.654 f  decoder/p_3_out__0_carry__4_i_29/O
                         net (fo=1, routed)           0.967     8.622    ifetch/registers_reg[19][20]
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.316     8.938 f  ifetch/p_3_out__0_carry__4_i_13/O
                         net (fo=20, routed)          1.663    10.601    ifetch/registers_reg[4][20]
    SLICE_X68Y41         LUT2 (Prop_lut2_I0_O)        0.118    10.719 f  ifetch/ram_i_722/O
                         net (fo=2, routed)           0.830    11.549    ifetch/ram_i_722_n_0
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.352    11.901 f  ifetch/ram_i_645/O
                         net (fo=4, routed)           0.651    12.552    ifetch/ram_i_645_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.328    12.880 r  ifetch/ram_i_492/O
                         net (fo=2, routed)           0.491    13.371    ifetch/ram_i_492_n_0
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.495 f  ifetch/ram_i_257/O
                         net (fo=1, routed)           0.971    14.466    ifetch/ram_i_257_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  ifetch/ram_i_110/O
                         net (fo=1, routed)           0.407    14.997    ifetch/ram_i_110_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.121 r  ifetch/ram_i_57/O
                         net (fo=5, routed)           1.041    16.162    ifetch/ram_i_57_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.124    16.286 r  ifetch/ram_i_79/O
                         net (fo=2, routed)           1.111    17.398    ifetch/ram_i_79_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.522 f  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.829    18.351    ifetch/ram_i_49_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.475 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.173    20.648    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X2Y26         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.625    22.485    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.508    21.977    
                         clock uncertainty           -0.100    21.877    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.345    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         21.345    
                         arrival time                         -20.648    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.563ns  (logic 4.871ns (24.899%)  route 14.692ns (75.101%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 22.406 - 21.667 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.001    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.455 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.420     4.875    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=343, routed)         2.220     7.219    decoder/douta[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.343 f  decoder/write_data_reg[20]_i_8/O
                         net (fo=1, routed)           0.000     7.343    decoder/write_data_reg[20]_i_8_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.560 f  decoder/write_data_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     7.560    decoder/write_data_reg[20]_i_3_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.654 f  decoder/p_3_out__0_carry__4_i_29/O
                         net (fo=1, routed)           0.967     8.622    ifetch/registers_reg[19][20]
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.316     8.938 f  ifetch/p_3_out__0_carry__4_i_13/O
                         net (fo=20, routed)          1.663    10.601    ifetch/registers_reg[4][20]
    SLICE_X68Y41         LUT2 (Prop_lut2_I0_O)        0.118    10.719 f  ifetch/ram_i_722/O
                         net (fo=2, routed)           0.830    11.549    ifetch/ram_i_722_n_0
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.352    11.901 f  ifetch/ram_i_645/O
                         net (fo=4, routed)           0.651    12.552    ifetch/ram_i_645_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.328    12.880 r  ifetch/ram_i_492/O
                         net (fo=2, routed)           0.491    13.371    ifetch/ram_i_492_n_0
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.495 f  ifetch/ram_i_257/O
                         net (fo=1, routed)           0.971    14.466    ifetch/ram_i_257_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  ifetch/ram_i_110/O
                         net (fo=1, routed)           0.407    14.997    ifetch/ram_i_110_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.121 r  ifetch/ram_i_57/O
                         net (fo=5, routed)           1.041    16.162    ifetch/ram_i_57_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.124    16.286 r  ifetch/ram_i_79/O
                         net (fo=2, routed)           1.111    17.398    ifetch/ram_i_79_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.522 f  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.829    18.351    ifetch/ram_i_49_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.475 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.089    20.564    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.546    22.406    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.898    
                         clock uncertainty           -0.100    21.798    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.266    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.266    
                         arrival time                         -20.564    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 4.871ns (24.944%)  route 14.657ns (75.056%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns = ( 22.401 - 21.667 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.001    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.455 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.420     4.875    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=343, routed)         2.220     7.219    decoder/douta[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.343 f  decoder/write_data_reg[20]_i_8/O
                         net (fo=1, routed)           0.000     7.343    decoder/write_data_reg[20]_i_8_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.560 f  decoder/write_data_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     7.560    decoder/write_data_reg[20]_i_3_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.654 f  decoder/p_3_out__0_carry__4_i_29/O
                         net (fo=1, routed)           0.967     8.622    ifetch/registers_reg[19][20]
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.316     8.938 f  ifetch/p_3_out__0_carry__4_i_13/O
                         net (fo=20, routed)          1.663    10.601    ifetch/registers_reg[4][20]
    SLICE_X68Y41         LUT2 (Prop_lut2_I0_O)        0.118    10.719 f  ifetch/ram_i_722/O
                         net (fo=2, routed)           0.830    11.549    ifetch/ram_i_722_n_0
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.352    11.901 f  ifetch/ram_i_645/O
                         net (fo=4, routed)           0.651    12.552    ifetch/ram_i_645_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.328    12.880 r  ifetch/ram_i_492/O
                         net (fo=2, routed)           0.491    13.371    ifetch/ram_i_492_n_0
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.495 f  ifetch/ram_i_257/O
                         net (fo=1, routed)           0.971    14.466    ifetch/ram_i_257_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  ifetch/ram_i_110/O
                         net (fo=1, routed)           0.407    14.997    ifetch/ram_i_110_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.121 r  ifetch/ram_i_57/O
                         net (fo=5, routed)           1.041    16.162    ifetch/ram_i_57_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.124    16.286 r  ifetch/ram_i_79/O
                         net (fo=2, routed)           1.111    17.398    ifetch/ram_i_79_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.522 f  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.829    18.351    ifetch/ram_i_49_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.475 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.054    20.529    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.541    22.401    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.893    
                         clock uncertainty           -0.100    21.793    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.261    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                         -20.529    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.509ns  (logic 4.871ns (24.968%)  route 14.638ns (75.032%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.743ns = ( 22.410 - 21.667 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.001    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.455 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.420     4.875    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=343, routed)         2.220     7.219    decoder/douta[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.343 f  decoder/write_data_reg[20]_i_8/O
                         net (fo=1, routed)           0.000     7.343    decoder/write_data_reg[20]_i_8_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.560 f  decoder/write_data_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     7.560    decoder/write_data_reg[20]_i_3_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.654 f  decoder/p_3_out__0_carry__4_i_29/O
                         net (fo=1, routed)           0.967     8.622    ifetch/registers_reg[19][20]
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.316     8.938 f  ifetch/p_3_out__0_carry__4_i_13/O
                         net (fo=20, routed)          1.663    10.601    ifetch/registers_reg[4][20]
    SLICE_X68Y41         LUT2 (Prop_lut2_I0_O)        0.118    10.719 f  ifetch/ram_i_722/O
                         net (fo=2, routed)           0.830    11.549    ifetch/ram_i_722_n_0
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.352    11.901 f  ifetch/ram_i_645/O
                         net (fo=4, routed)           0.651    12.552    ifetch/ram_i_645_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.328    12.880 r  ifetch/ram_i_492/O
                         net (fo=2, routed)           0.491    13.371    ifetch/ram_i_492_n_0
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.495 f  ifetch/ram_i_257/O
                         net (fo=1, routed)           0.971    14.466    ifetch/ram_i_257_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  ifetch/ram_i_110/O
                         net (fo=1, routed)           0.407    14.997    ifetch/ram_i_110_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.121 r  ifetch/ram_i_57/O
                         net (fo=5, routed)           1.041    16.162    ifetch/ram_i_57_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.124    16.286 r  ifetch/ram_i_79/O
                         net (fo=2, routed)           1.111    17.398    ifetch/ram_i_79_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.522 f  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.829    18.351    ifetch/ram_i_49_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.475 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          2.035    20.510    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.550    22.410    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.902    
                         clock uncertainty           -0.100    21.802    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.270    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.270    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 4.871ns (25.111%)  route 14.527ns (74.889%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 22.494 - 21.667 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.893     1.001    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     3.455 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.420     4.875    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.999 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=343, routed)         2.220     7.219    decoder/douta[3]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.343 f  decoder/write_data_reg[20]_i_8/O
                         net (fo=1, routed)           0.000     7.343    decoder/write_data_reg[20]_i_8_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.560 f  decoder/write_data_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     7.560    decoder/write_data_reg[20]_i_3_n_0
    SLICE_X33Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.654 f  decoder/p_3_out__0_carry__4_i_29/O
                         net (fo=1, routed)           0.967     8.622    ifetch/registers_reg[19][20]
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.316     8.938 f  ifetch/p_3_out__0_carry__4_i_13/O
                         net (fo=20, routed)          1.663    10.601    ifetch/registers_reg[4][20]
    SLICE_X68Y41         LUT2 (Prop_lut2_I0_O)        0.118    10.719 f  ifetch/ram_i_722/O
                         net (fo=2, routed)           0.830    11.549    ifetch/ram_i_722_n_0
    SLICE_X70Y41         LUT3 (Prop_lut3_I0_O)        0.352    11.901 f  ifetch/ram_i_645/O
                         net (fo=4, routed)           0.651    12.552    ifetch/ram_i_645_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.328    12.880 r  ifetch/ram_i_492/O
                         net (fo=2, routed)           0.491    13.371    ifetch/ram_i_492_n_0
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.495 f  ifetch/ram_i_257/O
                         net (fo=1, routed)           0.971    14.466    ifetch/ram_i_257_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.590 r  ifetch/ram_i_110/O
                         net (fo=1, routed)           0.407    14.997    ifetch/ram_i_110_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    15.121 r  ifetch/ram_i_57/O
                         net (fo=5, routed)           1.041    16.162    ifetch/ram_i_57_n_0
    SLICE_X62Y49         LUT5 (Prop_lut5_I2_O)        0.124    16.286 r  ifetch/ram_i_79/O
                         net (fo=2, routed)           1.111    17.398    ifetch/ram_i_79_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.522 f  ifetch/ram_i_49/O
                         net (fo=1, routed)           0.829    18.351    ifetch/ram_i_49_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    18.475 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          1.924    20.399    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.634    22.494    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.986    
                         clock uncertainty           -0.100    21.886    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    21.354    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.354    
                         arrival time                         -20.399    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.182ns  (logic 4.609ns (24.028%)  route 14.573ns (75.972%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.488 - 21.667 ) 
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.888     0.996    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.450 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.321     4.771    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.533     7.428    decoder/douta[9]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.552 f  decoder/p_3_out__0_carry__4_i_72/O
                         net (fo=1, routed)           0.000     7.552    decoder/p_3_out__0_carry__4_i_72_n_0
    SLICE_X40Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     7.797 f  decoder/p_3_out__0_carry__4_i_38/O
                         net (fo=2, routed)           0.000     7.797    decoder/p_3_out__0_carry__4_i_38_n_0
    SLICE_X40Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.901 f  decoder/ram_i_731/O
                         net (fo=1, routed)           1.023     8.924    decoder/ram_i_731_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.316     9.240 f  decoder/ram_i_709/O
                         net (fo=1, routed)           1.256    10.496    decoder/ram_i_709_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  decoder/ram_i_630/O
                         net (fo=15, routed)          1.634    12.255    decoder/ram_i_630_n_0
    SLICE_X66Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.379 f  decoder/ram_i_511/O
                         net (fo=3, routed)           0.842    13.220    decoder/ram_i_511_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.344 f  decoder/ram_i_274/O
                         net (fo=3, routed)           0.780    14.124    decoder/ram_i_274_n_0
    SLICE_X66Y39         LUT3 (Prop_lut3_I0_O)        0.150    14.274 f  decoder/ram_i_530/O
                         net (fo=2, routed)           0.451    14.725    decoder/ram_i_530_n_0
    SLICE_X70Y39         LUT4 (Prop_lut4_I0_O)        0.348    15.073 f  decoder/ram_i_289/O
                         net (fo=1, routed)           0.654    15.727    ifetch/registers_reg[27][0]_36
    SLICE_X72Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.851 r  ifetch/ram_i_127/O
                         net (fo=1, routed)           0.972    16.823    ifetch/ram_i_127_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  ifetch/ram_i_61/O
                         net (fo=2, routed)           1.563    18.510    stage_controll/registers_reg[27][1][6]
    SLICE_X66Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.634 r  stage_controll/ram_i_10/O
                         net (fo=15, routed)          1.544    20.178    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.628    22.488    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.980    
                         clock uncertainty           -0.100    21.880    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.314    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.314    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.128ns  (logic 4.609ns (24.096%)  route 14.519ns (75.904%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 22.483 - 21.667 ) 
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.888     0.996    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.450 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.321     4.771    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.533     7.428    decoder/douta[9]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.552 f  decoder/p_3_out__0_carry__4_i_72/O
                         net (fo=1, routed)           0.000     7.552    decoder/p_3_out__0_carry__4_i_72_n_0
    SLICE_X40Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     7.797 f  decoder/p_3_out__0_carry__4_i_38/O
                         net (fo=2, routed)           0.000     7.797    decoder/p_3_out__0_carry__4_i_38_n_0
    SLICE_X40Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.901 f  decoder/ram_i_731/O
                         net (fo=1, routed)           1.023     8.924    decoder/ram_i_731_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.316     9.240 f  decoder/ram_i_709/O
                         net (fo=1, routed)           1.256    10.496    decoder/ram_i_709_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  decoder/ram_i_630/O
                         net (fo=15, routed)          1.634    12.255    decoder/ram_i_630_n_0
    SLICE_X66Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.379 f  decoder/ram_i_511/O
                         net (fo=3, routed)           0.842    13.220    decoder/ram_i_511_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.344 f  decoder/ram_i_274/O
                         net (fo=3, routed)           0.780    14.124    decoder/ram_i_274_n_0
    SLICE_X66Y39         LUT3 (Prop_lut3_I0_O)        0.150    14.274 f  decoder/ram_i_530/O
                         net (fo=2, routed)           0.451    14.725    decoder/ram_i_530_n_0
    SLICE_X70Y39         LUT4 (Prop_lut4_I0_O)        0.348    15.073 f  decoder/ram_i_289/O
                         net (fo=1, routed)           0.654    15.727    ifetch/registers_reg[27][0]_36
    SLICE_X72Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.851 r  ifetch/ram_i_127/O
                         net (fo=1, routed)           0.972    16.823    ifetch/ram_i_127_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  ifetch/ram_i_61/O
                         net (fo=2, routed)           1.563    18.510    stage_controll/registers_reg[27][1][6]
    SLICE_X66Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.634 r  stage_controll/ram_i_10/O
                         net (fo=15, routed)          1.491    20.124    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.623    22.483    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.975    
                         clock uncertainty           -0.100    21.875    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.309    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.309    
                         arrival time                         -20.124    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.032ns  (logic 4.609ns (24.217%)  route 14.423ns (75.783%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.737ns = ( 22.404 - 21.667 ) 
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.888     0.996    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.450 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.321     4.771    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.533     7.428    decoder/douta[9]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.552 f  decoder/p_3_out__0_carry__4_i_72/O
                         net (fo=1, routed)           0.000     7.552    decoder/p_3_out__0_carry__4_i_72_n_0
    SLICE_X40Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     7.797 f  decoder/p_3_out__0_carry__4_i_38/O
                         net (fo=2, routed)           0.000     7.797    decoder/p_3_out__0_carry__4_i_38_n_0
    SLICE_X40Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.901 f  decoder/ram_i_731/O
                         net (fo=1, routed)           1.023     8.924    decoder/ram_i_731_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.316     9.240 f  decoder/ram_i_709/O
                         net (fo=1, routed)           1.256    10.496    decoder/ram_i_709_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  decoder/ram_i_630/O
                         net (fo=15, routed)          1.634    12.255    decoder/ram_i_630_n_0
    SLICE_X66Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.379 f  decoder/ram_i_511/O
                         net (fo=3, routed)           0.842    13.220    decoder/ram_i_511_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.344 f  decoder/ram_i_274/O
                         net (fo=3, routed)           0.780    14.124    decoder/ram_i_274_n_0
    SLICE_X66Y39         LUT3 (Prop_lut3_I0_O)        0.150    14.274 f  decoder/ram_i_530/O
                         net (fo=2, routed)           0.451    14.725    decoder/ram_i_530_n_0
    SLICE_X70Y39         LUT4 (Prop_lut4_I0_O)        0.348    15.073 f  decoder/ram_i_289/O
                         net (fo=1, routed)           0.654    15.727    ifetch/registers_reg[27][0]_36
    SLICE_X72Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.851 r  ifetch/ram_i_127/O
                         net (fo=1, routed)           0.972    16.823    ifetch/ram_i_127_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  ifetch/ram_i_61/O
                         net (fo=2, routed)           1.563    18.510    stage_controll/registers_reg[27][1][6]
    SLICE_X66Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.634 r  stage_controll/ram_i_10/O
                         net (fo=15, routed)          1.395    20.029    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.544    22.404    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.896    
                         clock uncertainty           -0.100    21.796    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.230    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.230    
                         arrival time                         -20.029    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.667ns  (clk_out1_cpuclk fall@21.667ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.981ns  (logic 4.609ns (24.282%)  route 14.372ns (75.718%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 22.399 - 21.667 ) 
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064    -1.927    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.150    -1.777 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.588    -1.189    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    -0.891 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.888     0.996    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.450 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.321     4.771    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.533     7.428    decoder/douta[9]
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.552 f  decoder/p_3_out__0_carry__4_i_72/O
                         net (fo=1, routed)           0.000     7.552    decoder/p_3_out__0_carry__4_i_72_n_0
    SLICE_X40Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     7.797 f  decoder/p_3_out__0_carry__4_i_38/O
                         net (fo=2, routed)           0.000     7.797    decoder/p_3_out__0_carry__4_i_38_n_0
    SLICE_X40Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     7.901 f  decoder/ram_i_731/O
                         net (fo=1, routed)           1.023     8.924    decoder/ram_i_731_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.316     9.240 f  decoder/ram_i_709/O
                         net (fo=1, routed)           1.256    10.496    decoder/ram_i_709_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  decoder/ram_i_630/O
                         net (fo=15, routed)          1.634    12.255    decoder/ram_i_630_n_0
    SLICE_X66Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.379 f  decoder/ram_i_511/O
                         net (fo=3, routed)           0.842    13.220    decoder/ram_i_511_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.344 f  decoder/ram_i_274/O
                         net (fo=3, routed)           0.780    14.124    decoder/ram_i_274_n_0
    SLICE_X66Y39         LUT3 (Prop_lut3_I0_O)        0.150    14.274 f  decoder/ram_i_530/O
                         net (fo=2, routed)           0.451    14.725    decoder/ram_i_530_n_0
    SLICE_X70Y39         LUT4 (Prop_lut4_I0_O)        0.348    15.073 f  decoder/ram_i_289/O
                         net (fo=1, routed)           0.654    15.727    ifetch/registers_reg[27][0]_36
    SLICE_X72Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.851 r  ifetch/ram_i_127/O
                         net (fo=1, routed)           0.972    16.823    ifetch/ram_i_127_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  ifetch/ram_i_61/O
                         net (fo=2, routed)           1.563    18.510    stage_controll/registers_reg[27][1][6]
    SLICE_X66Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.634 r  stage_controll/ram_i_10/O
                         net (fo=15, routed)          1.343    19.977    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.667    21.667 f  
    Y18                                               0.000    21.667 f  clk (IN)
                         net (fo=0)                   0.000    21.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    20.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    20.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630    20.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.539    22.399    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.891    
                         clock uncertainty           -0.100    21.791    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.225    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                         -19.977    
  -------------------------------------------------------------------
                         slack                                  1.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.635    -0.415    decoder/clk_out1
    SLICE_X37Y45         FDRE                                         r  decoder/registers_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  decoder/registers_reg[3][6]/Q
                         net (fo=3, routed)           0.168    -0.106    ifetch/registers_reg[3][6]_0[0]
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.061 r  ifetch/registers[3][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    decoder/registers_reg[3][6]_1
    SLICE_X37Y45         FDRE                                         r  decoder/registers_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.909    -0.182    decoder/clk_out1
    SLICE_X37Y45         FDRE                                         r  decoder/registers_reg[3][6]/C
                         clock pessimism             -0.233    -0.415    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.324    decoder/registers_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.636    -0.414    decoder/clk_out1
    SLICE_X31Y45         FDRE                                         r  decoder/registers_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  decoder/registers_reg[15][6]/Q
                         net (fo=3, routed)           0.168    -0.105    ifetch/registers_reg[15][6]_0[0]
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.060 r  ifetch/registers[15][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    decoder/registers_reg[15][6]_1
    SLICE_X31Y45         FDRE                                         r  decoder/registers_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.910    -0.181    decoder/clk_out1
    SLICE_X31Y45         FDRE                                         r  decoder/registers_reg[15][6]/C
                         clock pessimism             -0.233    -0.414    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.091    -0.323    decoder/registers_reg[15][6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder/registers_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633    -0.417    decoder/clk_out1
    SLICE_X41Y49         FDRE                                         r  decoder/registers_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  decoder/registers_reg[11][4]/Q
                         net (fo=3, routed)           0.168    -0.108    ifetch/registers_reg[11][10]_1[1]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.063 r  ifetch/registers[11][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    decoder/registers_reg[11][4]_0
    SLICE_X41Y49         FDRE                                         r  decoder/registers_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.909    -0.182    decoder/clk_out1
    SLICE_X41Y49         FDRE                                         r  decoder/registers_reg[11][4]/C
                         clock pessimism             -0.235    -0.417    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091    -0.326    decoder/registers_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder/registers_reg[30][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[30][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.571    -0.480    decoder/clk_out1
    SLICE_X29Y50         FDRE                                         r  decoder/registers_reg[30][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  decoder/registers_reg[30][26]/Q
                         net (fo=3, routed)           0.170    -0.168    ifetch/registers_reg[30][26]_0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  ifetch/registers[30][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    decoder/registers_reg[30][26]_1
    SLICE_X29Y50         FDRE                                         r  decoder/registers_reg[30][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.841    -0.250    decoder/clk_out1
    SLICE_X29Y50         FDRE                                         r  decoder/registers_reg[30][26]/C
                         clock pessimism             -0.229    -0.480    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.388    decoder/registers_reg[30][26]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[10][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[10][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.566    -0.485    decoder/clk_out1
    SLICE_X41Y56         FDRE                                         r  decoder/registers_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  decoder/registers_reg[10][10]/Q
                         net (fo=3, routed)           0.170    -0.174    ifetch/registers_reg[10][10]_0[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  ifetch/registers[10][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    decoder/registers_reg[10][10]_1
    SLICE_X41Y56         FDRE                                         r  decoder/registers_reg[10][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.838    -0.253    decoder/clk_out1
    SLICE_X41Y56         FDRE                                         r  decoder/registers_reg[10][10]/C
                         clock pessimism             -0.231    -0.485    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.091    -0.394    decoder/registers_reg[10][10]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[21][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.568    -0.483    decoder/clk_out1
    SLICE_X31Y57         FDRE                                         r  decoder/registers_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  decoder/registers_reg[21][6]/Q
                         net (fo=3, routed)           0.170    -0.172    ifetch/registers_reg[21][6]_0[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 r  ifetch/registers[21][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    decoder/registers_reg[21][6]_1
    SLICE_X31Y57         FDRE                                         r  decoder/registers_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.839    -0.252    decoder/clk_out1
    SLICE_X31Y57         FDRE                                         r  decoder/registers_reg[21][6]/C
                         clock pessimism             -0.230    -0.483    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091    -0.392    decoder/registers_reg[21][6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 decoder/registers_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.571    -0.480    decoder/clk_out1
    SLICE_X29Y52         FDRE                                         r  decoder/registers_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  decoder/registers_reg[10][0]/Q
                         net (fo=3, routed)           0.170    -0.168    ifetch/registers_reg[10][10]_0[0]
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  ifetch/registers[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    decoder/registers_reg[10][0]_0
    SLICE_X29Y52         FDRE                                         r  decoder/registers_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.841    -0.250    decoder/clk_out1
    SLICE_X29Y52         FDRE                                         r  decoder/registers_reg[10][0]/C
                         clock pessimism             -0.229    -0.480    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.091    -0.389    decoder/registers_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 decoder/registers_reg[27][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[27][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.564    -0.487    decoder/clk_out1
    SLICE_X38Y60         FDRE                                         r  decoder/registers_reg[27][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  decoder/registers_reg[27][10]/Q
                         net (fo=3, routed)           0.177    -0.145    ifetch/registers_reg[27][11]_0[0]
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.100 r  ifetch/registers[27][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    decoder/registers_reg[27][10]_0
    SLICE_X38Y60         FDRE                                         r  decoder/registers_reg[27][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.836    -0.255    decoder/clk_out1
    SLICE_X38Y60         FDRE                                         r  decoder/registers_reg[27][10]/C
                         clock pessimism             -0.231    -0.487    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.120    -0.367    decoder/registers_reg[27][10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 decoder/registers_reg[18][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[18][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.637    -0.413    decoder/clk_out1
    SLICE_X28Y49         FDRE                                         r  decoder/registers_reg[18][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  decoder/registers_reg[18][17]/Q
                         net (fo=3, routed)           0.185    -0.087    ifetch/registers_reg[18][31]_0[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.042 r  ifetch/registers[18][17]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    decoder/registers_reg[18][17]_0
    SLICE_X28Y49         FDRE                                         r  decoder/registers_reg[18][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.912    -0.179    decoder/clk_out1
    SLICE_X28Y49         FDRE                                         r  decoder/registers_reg[18][17]/C
                         clock pessimism             -0.234    -0.413    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.091    -0.322    decoder/registers_reg[18][17]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 decoder/registers_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Destination:            decoder/registers_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.570    -0.481    decoder/clk_out1
    SLICE_X28Y54         FDRE                                         r  decoder/registers_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  decoder/registers_reg[11][2]/Q
                         net (fo=3, routed)           0.187    -0.153    ifetch/registers_reg[11][10]_1[0]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.108 r  ifetch/registers[11][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    decoder/registers_reg[11][2]_0
    SLICE_X28Y54         FDRE                                         r  decoder/registers_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.840    -0.251    decoder/clk_out1
    SLICE_X28Y54         FDRE                                         r  decoder/registers_reg[11][2]/C
                         clock pessimism             -0.229    -0.481    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.091    -0.390    decoder/registers_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.667 }
Period(ns):         43.333
Sources:            { clk_ip/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X2Y14    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y15    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y15    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB36_X1Y12    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         43.333      40.757     RAMB18_X3Y24    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         43.333      40.757     RAMB18_X3Y24    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.333      116.667    PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X62Y35    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X62Y35    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X32Y51    decoder/registers_reg[16][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X39Y51    decoder/registers_reg[16][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X32Y51    decoder/registers_reg[16][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X32Y51    decoder/registers_reg[16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X33Y52    decoder/registers_reg[16][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X39Y51    decoder/registers_reg[16][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X30Y51    decoder/registers_reg[16][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X32Y51    decoder/registers_reg[16][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X62Y35    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X62Y35    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X66Y61    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X66Y61    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X36Y61    ifetch/link_addr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X35Y61    ifetch/link_addr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X35Y60    ifetch/link_addr_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X35Y60    ifetch/link_addr_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X36Y61    ifetch/link_addr_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.667      21.167     SLICE_X36Y61    ifetch/link_addr_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 key_confirm_b/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_b/key_value_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.890ns (18.414%)  route 3.943ns (81.586%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 8.032 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.613    -2.378    key_confirm_b/clk_out2
    SLICE_X62Y77         FDSE                                         r  key_confirm_b/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDSE (Prop_fdse_C_Q)         0.518    -1.860 f  key_confirm_b/cnt_reg[17]/Q
                         net (fo=3, routed)           0.806    -1.054    key_confirm_b/cnt_reg_n_0_[17]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.124    -0.930 f  key_confirm_b/cnt[19]_i_6__1/O
                         net (fo=1, routed)           0.466    -0.464    key_confirm_b/cnt[19]_i_6__1_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124    -0.340 r  key_confirm_b/cnt[19]_i_3__1/O
                         net (fo=9, routed)           0.867     0.527    key_confirm_b/cnt[19]_i_3__1_n_0
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     0.651 r  key_confirm_b/key_value_i_1__1/O
                         net (fo=1, routed)           1.805     2.455    key_confirm_b/key_value
    SLICE_X32Y59         FDRE                                         r  key_confirm_b/key_value_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515     8.032    key_confirm_b/clk_out2
    SLICE_X32Y59         FDRE                                         r  key_confirm_b/key_value_reg/C
                         clock pessimism             -0.500     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X32Y59         FDRE (Setup_fdre_C_CE)      -0.205     7.250    key_confirm_b/key_value_reg
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 key_confirm/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm/key_value_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.890ns (19.502%)  route 3.674ns (80.498%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.611    -2.380    key_confirm/CLK
    SLICE_X58Y77         FDSE                                         r  key_confirm/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDSE (Prop_fdse_C_Q)         0.518    -1.862 f  key_confirm/cnt_reg[17]/Q
                         net (fo=3, routed)           1.005    -0.857    key_confirm/cnt_reg_n_0_[17]
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.124    -0.733 f  key_confirm/cnt[19]_i_6__3/O
                         net (fo=1, routed)           0.466    -0.267    key_confirm/cnt[19]_i_6__3_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I4_O)        0.124    -0.143 r  key_confirm/cnt[19]_i_3__3/O
                         net (fo=9, routed)           0.859     0.716    key_confirm/cnt[19]_i_3__3_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     0.840 r  key_confirm/key_value_i_1__3/O
                         net (fo=1, routed)           1.344     2.184    key_confirm/key_value
    SLICE_X39Y60         FDRE                                         r  key_confirm/key_value_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.513     8.030    key_confirm/CLK
    SLICE_X39Y60         FDRE                                         r  key_confirm/key_value_reg/C
                         clock pessimism             -0.500     7.530    
                         clock uncertainty           -0.077     7.453    
    SLICE_X39Y60         FDRE (Setup_fdre_C_CE)      -0.205     7.248    key_confirm/key_value_reg
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.599%)  route 3.397ns (80.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          1.055     1.839    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.484     8.001    key_confirm_a/CLK
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[10]/C
                         clock pessimism             -0.411     7.590    
                         clock uncertainty           -0.077     7.513    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.524     6.989    key_confirm_a/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.599%)  route 3.397ns (80.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          1.055     1.839    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.484     8.001    key_confirm_a/CLK
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[11]/C
                         clock pessimism             -0.411     7.590    
                         clock uncertainty           -0.077     7.513    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.524     6.989    key_confirm_a/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.599%)  route 3.397ns (80.401%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          1.055     1.839    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.484     8.001    key_confirm_a/CLK
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[12]/C
                         clock pessimism             -0.411     7.590    
                         clock uncertainty           -0.077     7.513    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.524     6.989    key_confirm_a/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.308%)  route 3.249ns (79.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 8.003 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          0.908     1.691    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y76         FDRE                                         r  key_confirm_a/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.486     8.003    key_confirm_a/CLK
    SLICE_X54Y76         FDRE                                         r  key_confirm_a/cnt_reg[13]/C
                         clock pessimism             -0.411     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X54Y76         FDRE (Setup_fdre_C_R)       -0.524     6.991    key_confirm_a/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.308%)  route 3.249ns (79.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 8.003 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          0.908     1.691    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y76         FDRE                                         r  key_confirm_a/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.486     8.003    key_confirm_a/CLK
    SLICE_X54Y76         FDRE                                         r  key_confirm_a/cnt_reg[15]/C
                         clock pessimism             -0.411     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X54Y76         FDRE (Setup_fdre_C_R)       -0.524     6.991    key_confirm_a/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.785%)  route 3.156ns (79.215%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          0.814     1.598    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.484     8.001    key_confirm_a/CLK
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[5]/C
                         clock pessimism             -0.428     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.524     6.972    key_confirm_a/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.785%)  route 3.156ns (79.215%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          0.814     1.598    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.484     8.001    key_confirm_a/CLK
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[7]/C
                         clock pessimism             -0.428     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.524     6.972    key_confirm_a/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 key_confirm_a/cnt_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.785%)  route 3.156ns (79.215%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.605    -2.386    key_confirm_a/CLK
    SLICE_X55Y76         FDSE                                         r  key_confirm_a/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDSE (Prop_fdse_C_Q)         0.456    -1.930 f  key_confirm_a/cnt_reg[17]/Q
                         net (fo=3, routed)           0.989    -0.941    key_confirm_a/cnt_reg_n_0_[17]
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.817 f  key_confirm_a/cnt[19]_i_6__2/O
                         net (fo=1, routed)           0.433    -0.384    key_confirm_a/cnt[19]_i_6__2_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124    -0.260 r  key_confirm_a/cnt[19]_i_3__2/O
                         net (fo=9, routed)           0.919     0.660    key_confirm_a/cnt[19]_i_3__2_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.784 r  key_confirm_a/cnt[15]_i_1__2/O
                         net (fo=13, routed)          0.814     1.598    key_confirm_a/cnt[15]_i_1__2_n_0
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.484     8.001    key_confirm_a/CLK
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[8]/C
                         clock pessimism             -0.428     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.524     6.972    key_confirm_a/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 key_confirm_a/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.549    -0.502    key_confirm_a/CLK
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  key_confirm_a/cnt_reg[11]/Q
                         net (fo=3, routed)           0.078    -0.260    key_confirm_a/cnt_reg_n_0_[11]
    SLICE_X54Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.131 r  key_confirm_a/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.131    key_confirm_a/cnt0_carry__1_n_4
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.816    -0.275    key_confirm_a/CLK
    SLICE_X54Y75         FDRE                                         r  key_confirm_a/cnt_reg[12]/C
                         clock pessimism             -0.226    -0.502    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.134    -0.368    key_confirm_a/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 key_confirm_a/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.549    -0.502    key_confirm_a/CLK
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  key_confirm_a/cnt_reg[7]/Q
                         net (fo=3, routed)           0.078    -0.260    key_confirm_a/cnt_reg_n_0_[7]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.131 r  key_confirm_a/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.131    key_confirm_a/cnt0_carry__0_n_4
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.816    -0.275    key_confirm_a/CLK
    SLICE_X54Y74         FDRE                                         r  key_confirm_a/cnt_reg[8]/C
                         clock pessimism             -0.226    -0.502    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.134    -0.368    key_confirm_a/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.561    -0.490    stage_controll/rst_key/clk_out2
    SLICE_X38Y83         FDRE                                         r  stage_controll/rst_key/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  stage_controll/rst_key/cnt_reg[7]/Q
                         net (fo=3, routed)           0.078    -0.248    stage_controll/rst_key/cnt_reg_n_0_[7]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.119 r  stage_controll/rst_key/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.119    stage_controll/rst_key/cnt0_carry__0_n_4
    SLICE_X38Y83         FDRE                                         r  stage_controll/rst_key/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.831    -0.260    stage_controll/rst_key/clk_out2
    SLICE_X38Y83         FDRE                                         r  stage_controll/rst_key/cnt_reg[8]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.134    -0.356    stage_controll/rst_key/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.560    -0.491    stage_controll/rst_key/clk_out2
    SLICE_X38Y82         FDRE                                         r  stage_controll/rst_key/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  stage_controll/rst_key/cnt_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.248    stage_controll/rst_key/cnt_reg_n_0_[3]
    SLICE_X38Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.119 r  stage_controll/rst_key/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.119    stage_controll/rst_key/cnt0_carry_n_4
    SLICE_X38Y82         FDRE                                         r  stage_controll/rst_key/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.830    -0.261    stage_controll/rst_key/clk_out2
    SLICE_X38Y82         FDRE                                         r  stage_controll/rst_key/cnt_reg[4]/C
                         clock pessimism             -0.229    -0.491    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.134    -0.357    stage_controll/rst_key/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 key_confirm_a/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_a/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.550    -0.501    key_confirm_a/CLK
    SLICE_X54Y73         FDRE                                         r  key_confirm_a/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  key_confirm_a/cnt_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.258    key_confirm_a/cnt_reg_n_0_[3]
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.129 r  key_confirm_a/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.129    key_confirm_a/cnt0_carry_n_4
    SLICE_X54Y73         FDRE                                         r  key_confirm_a/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.817    -0.274    key_confirm_a/CLK
    SLICE_X54Y73         FDRE                                         r  key_confirm_a/cnt_reg[4]/C
                         clock pessimism             -0.226    -0.501    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.134    -0.367    key_confirm_a/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stage_controll/rst_key/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/rst_key/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.562    -0.489    stage_controll/rst_key/clk_out2
    SLICE_X38Y84         FDRE                                         r  stage_controll/rst_key/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  stage_controll/rst_key/cnt_reg[11]/Q
                         net (fo=3, routed)           0.079    -0.246    stage_controll/rst_key/cnt_reg_n_0_[11]
    SLICE_X38Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.117 r  stage_controll/rst_key/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.117    stage_controll/rst_key/cnt0_carry__1_n_4
    SLICE_X38Y84         FDRE                                         r  stage_controll/rst_key/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.832    -0.259    stage_controll/rst_key/clk_out2
    SLICE_X38Y84         FDRE                                         r  stage_controll/rst_key/cnt_reg[12]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.134    -0.355    stage_controll/rst_key/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 stage_controll/uart_key/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/uart_key/cnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.509%)  route 0.182ns (49.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    -0.495    stage_controll/uart_key/clk_out2
    SLICE_X67Y71         FDRE                                         r  stage_controll/uart_key/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  stage_controll/uart_key/cnt_reg[0]/Q
                         net (fo=11, routed)          0.182    -0.171    stage_controll/uart_key/cnt_reg_n_0_[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I1_O)        0.045    -0.126 r  stage_controll/uart_key/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    stage_controll/uart_key/cnt[9]_i_1_n_0
    SLICE_X68Y71         FDSE                                         r  stage_controll/uart_key/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.826    -0.265    stage_controll/uart_key/clk_out2
    SLICE_X68Y71         FDSE                                         r  stage_controll/uart_key/cnt_reg[9]/C
                         clock pessimism             -0.193    -0.459    
    SLICE_X68Y71         FDSE (Hold_fdse_C_D)         0.092    -0.367    stage_controll/uart_key/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 key_confirm/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.551    -0.500    key_confirm/CLK
    SLICE_X59Y75         FDRE                                         r  key_confirm/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  key_confirm/cnt_reg[7]/Q
                         net (fo=3, routed)           0.078    -0.281    key_confirm/cnt_reg_n_0_[7]
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.154 r  key_confirm/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.154    key_confirm/cnt0[8]
    SLICE_X59Y75         FDRE                                         r  key_confirm/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.819    -0.272    key_confirm/CLK
    SLICE_X59Y75         FDRE                                         r  key_confirm/cnt_reg[8]/C
                         clock pessimism             -0.227    -0.500    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.105    -0.395    key_confirm/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 key_confirm_b/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_confirm_b/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.553    -0.498    key_confirm_b/clk_out2
    SLICE_X63Y75         FDRE                                         r  key_confirm_b/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  key_confirm_b/cnt_reg[7]/Q
                         net (fo=3, routed)           0.078    -0.279    key_confirm_b/cnt_reg_n_0_[7]
    SLICE_X63Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.152 r  key_confirm_b/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.152    key_confirm_b/cnt0_carry__0_n_4
    SLICE_X63Y75         FDRE                                         r  key_confirm_b/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.821    -0.270    key_confirm_b/clk_out2
    SLICE_X63Y75         FDRE                                         r  key_confirm_b/cnt_reg[8]/C
                         clock pessimism             -0.227    -0.498    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.105    -0.393    key_confirm_b/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 stage_controll/uart_key/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stage_controll/uart_key/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.557    -0.494    stage_controll/uart_key/clk_out2
    SLICE_X69Y70         FDRE                                         r  stage_controll/uart_key/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  stage_controll/uart_key/cnt_reg[7]/Q
                         net (fo=3, routed)           0.078    -0.275    stage_controll/uart_key/cnt_reg_n_0_[7]
    SLICE_X69Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.148 r  stage_controll/uart_key/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.148    stage_controll/uart_key/cnt0_carry__0_n_4
    SLICE_X69Y70         FDRE                                         r  stage_controll/uart_key/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.827    -0.264    stage_controll/uart_key/clk_out2
    SLICE_X69Y70         FDRE                                         r  stage_controll/uart_key/cnt_reg[8]/C
                         clock pessimism             -0.229    -0.494    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.105    -0.389    stage_controll/uart_key/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ip/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_ip/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y73    key_confirm_a/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y75    key_confirm_a/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y75    key_confirm_a/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y75    key_confirm_a/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y76    key_confirm_a/cnt_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X55Y76    key_confirm_a/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y76    key_confirm_a/cnt_reg[15]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X55Y76    key_confirm_a/cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y73    key_confirm_a/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y75    key_confirm_a/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y75    key_confirm_a/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y75    key_confirm_a/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y76    key_confirm_a/cnt_reg[13]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    key_confirm_a/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y76    key_confirm_a/cnt_reg[15]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    key_confirm_a/cnt_reg[16]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    key_confirm_a/cnt_reg[17]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y75    key_confirm_a/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y73    key_confirm_a/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y75    key_confirm_a/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y75    key_confirm_a/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y75    key_confirm_a/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y76    key_confirm_a/cnt_reg[13]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    key_confirm_a/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y76    key_confirm_a/cnt_reg[15]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    key_confirm_a/cnt_reg[16]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    key_confirm_a/cnt_reg[17]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X55Y75    key_confirm_a/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.430ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.318ns (23.971%)  route 4.180ns (76.029%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614    -2.377    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.419    -1.958 f  uart/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           1.107    -0.851    uart/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.299    -0.552 f  uart/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.566     0.014    uart/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X65Y72         LUT5 (Prop_lut5_I4_O)        0.150     0.164 f  uart/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.810     0.974    uart/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.326     1.300 r  uart/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.698     2.997    uart/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.121 r  uart/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     3.121    uart/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism             -0.428    97.590    
                         clock uncertainty           -0.115    97.475    
    SLICE_X60Y63         FDCE (Setup_fdce_C_D)        0.077    97.552    uart/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 94.430    

Slack (MET) :             94.604ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.381ns (25.872%)  route 3.957ns (74.128%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 r  uart/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          1.083    -0.809    uart/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X62Y65         LUT5 (Prop_lut5_I3_O)        0.327    -0.482 f  uart/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.901     0.420    uart/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.328     0.748 r  uart/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.847     1.595    uart/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.719 r  uart/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           1.125     2.844    uart/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.968 r  uart/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     2.968    uart/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.411    97.608    
                         clock uncertainty           -0.115    97.493    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)        0.079    97.572    uart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         97.572    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                 94.604    

Slack (MET) :             94.728ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/upg_done_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.249ns (25.253%)  route 3.697ns (74.747%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 98.016 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 r  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 r  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 r  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.176     1.661    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.785 r  uart/inst/upg_inst/upg_done_o_i_1/O
                         net (fo=1, routed)           0.791     2.576    uart/inst/upg_inst/upg_done_o_i_1_n_0
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.016    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism             -0.428    97.588    
                         clock uncertainty           -0.115    97.473    
    SLICE_X66Y68         FDCE (Setup_fdce_C_CE)      -0.169    97.304    uart/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                         97.304    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                 94.728    

Slack (MET) :             94.826ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/oldInitF_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.318ns (25.821%)  route 3.786ns (74.179%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614    -2.377    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.419    -1.958 f  uart/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           1.107    -0.851    uart/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.299    -0.552 f  uart/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.566     0.014    uart/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X65Y72         LUT5 (Prop_lut5_I4_O)        0.150     0.164 f  uart/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.810     0.974    uart/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.326     1.300 r  uart/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.304     2.603    uart/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I3_O)        0.124     2.727 r  uart/inst/upg_inst/oldInitF_i_1/O
                         net (fo=1, routed)           0.000     2.727    uart/inst/upg_inst/oldInitF_i_1_n_0
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/oldInitF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/oldInitF_reg/C
                         clock pessimism             -0.428    97.590    
                         clock uncertainty           -0.115    97.475    
    SLICE_X60Y63         FDCE (Setup_fdce_C_D)        0.079    97.554    uart/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 94.826    

Slack (MET) :             94.841ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.373ns (28.293%)  route 3.480ns (71.707%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.592     1.077    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.605     1.806    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     2.483    uart/inst/upg_inst/s_axi_wdata
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.411    97.608    
                         clock uncertainty           -0.115    97.493    
    SLICE_X60Y62         FDRE (Setup_fdre_C_CE)      -0.169    97.324    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 94.841    

Slack (MET) :             94.841ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.373ns (28.293%)  route 3.480ns (71.707%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.592     1.077    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.605     1.806    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     2.483    uart/inst/upg_inst/s_axi_wdata
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.411    97.608    
                         clock uncertainty           -0.115    97.493    
    SLICE_X60Y62         FDRE (Setup_fdre_C_CE)      -0.169    97.324    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 94.841    

Slack (MET) :             94.841ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.373ns (28.293%)  route 3.480ns (71.707%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 98.019 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.592     1.077    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.605     1.806    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.553     2.483    uart/inst/upg_inst/s_axi_wdata
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.502    98.019    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.411    97.608    
                         clock uncertainty           -0.115    97.493    
    SLICE_X60Y62         FDRE (Setup_fdre_C_CE)      -0.169    97.324    uart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 94.841    

Slack (MET) :             94.867ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.373ns (28.672%)  route 3.416ns (71.328%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 98.017 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.592     1.077    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.605     1.806    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.489     2.419    uart/inst/upg_inst/s_axi_wdata
    SLICE_X59Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    98.017    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.411    97.606    
                         clock uncertainty           -0.115    97.491    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.286    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         97.286    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 94.867    

Slack (MET) :             94.867ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.373ns (28.672%)  route 3.416ns (71.328%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 98.017 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.592     1.077    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.605     1.806    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.489     2.419    uart/inst/upg_inst/s_axi_wdata
    SLICE_X59Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    98.017    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.411    97.606    
                         clock uncertainty           -0.115    97.491    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.286    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         97.286    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 94.867    

Slack (MET) :             95.001ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.373ns (29.492%)  route 3.282ns (70.508%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590    -5.792 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621    -2.370    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.478    -1.892 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.921    -0.971    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X61Y65         LUT2 (Prop_lut2_I1_O)        0.321    -0.650 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.809     0.159    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I5_O)        0.326     0.485 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.592     1.077    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.605     1.806    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.930 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.356     2.286    uart/inst/upg_inst/s_axi_wdata
    SLICE_X61Y64         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.411    97.607    
                         clock uncertainty           -0.115    97.492    
    SLICE_X61Y64         FDRE (Setup_fdre_C_CE)      -0.205    97.287    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         97.287    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 95.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.490    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.139    -0.209    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.216    -0.477    
    SLICE_X56Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.294    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.491    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.079    -0.271    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/in[3]
    SLICE_X54Y61         LUT5 (Prop_lut5_I1_O)        0.045    -0.226 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[5].fifo_din[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_11_out
    SLICE_X54Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                         clock pessimism             -0.216    -0.478    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120    -0.358    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.349%)  route 0.139ns (49.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.491    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.139    -0.211    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X56Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.345    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.386%)  route 0.139ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.491    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.139    -0.211    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X56Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.346    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.468%)  route 0.128ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.491    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.128    -0.222    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.193    -0.454    
    SLICE_X56Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.360    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.490    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.132    -0.216    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y61         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.216    -0.477    
    SLICE_X56Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.368    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.276    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X54Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.227    -0.496    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.060    -0.436    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.924%)  route 0.114ns (38.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.488    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X59Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.141    -0.347 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/Q
                         net (fo=13, routed)          0.114    -0.232    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[1]
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.045    -0.187 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X60Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.834    -0.257    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.214    -0.472    
    SLICE_X60Y58         FDSE (Hold_fdse_C_D)         0.120    -0.352    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y62         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/Q
                         net (fo=2, routed)           0.063    -0.264    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.219    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X55Y62         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.263    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism             -0.215    -0.479    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.091    -0.388    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.489    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.208    uart/inst/upg_inst/s_axi_rdata[7]
    SLICE_X59Y61         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.258    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism             -0.217    -0.476    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.078    -0.398    uart/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_ip/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X66Y68    uart/inst/upg_inst/upg_done_o_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X64Y72    uart/inst/upg_inst/wwait_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X65Y72    uart/inst/upg_inst/wwait_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X65Y73    uart/inst/upg_inst/wwait_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X65Y72    uart/inst/upg_inst/wwait_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X66Y73    uart/inst/upg_inst/wwait_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X65Y74    uart/inst/upg_inst/wwait_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X66Y73    uart/inst/upg_inst/wwait_cnt_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y59    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y59    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y62    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y61    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ip/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clk_ip/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_ip/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         2340  Failing Endpoints,  Worst Slack       -2.611ns,  Total Violation    -1449.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.611ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.914ns  (logic 0.580ns (7.329%)  route 7.334ns (92.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 44.310 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.180    41.265    stage_controll/led_OBUF[0]
    SLICE_X64Y58         LUT4 (Prop_lut4_I1_O)        0.124    41.389 r  stage_controll/instmem_i_6/O
                         net (fo=15, routed)          4.154    45.543    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.700    44.310    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.718    
                         clock uncertainty           -0.220    43.498    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    42.932    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.932    
                         arrival time                         -45.543    
  -------------------------------------------------------------------
                         slack                                 -2.611    

Slack (VIOLATED) :        -2.417ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.345ns  (logic 0.605ns (8.237%)  route 6.740ns (91.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.980ns = ( 44.313 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.739    40.824    stage_controll/led_OBUF[0]
    SLICE_X63Y60         LUT3 (Prop_lut3_I2_O)        0.149    40.973 r  stage_controll/instmem_i_39/O
                         net (fo=4, routed)           4.001    44.974    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.703    44.313    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.721    
                         clock uncertainty           -0.220    43.501    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.945    42.556    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.556    
                         arrival time                         -44.974    
  -------------------------------------------------------------------
                         slack                                 -2.417    

Slack (VIOLATED) :        -2.411ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.714ns  (logic 0.580ns (7.518%)  route 7.134ns (92.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 44.310 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.030    41.115    stage_controll/led_OBUF[0]
    SLICE_X63Y55         LUT4 (Prop_lut4_I1_O)        0.124    41.239 r  stage_controll/instmem_i_5/O
                         net (fo=15, routed)          4.104    45.343    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.700    44.310    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.718    
                         clock uncertainty           -0.220    43.498    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    42.932    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.932    
                         arrival time                         -45.343    
  -------------------------------------------------------------------
                         slack                                 -2.411    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.337ns  (logic 0.602ns (8.205%)  route 6.735ns (91.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 44.376 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.369    41.454    stage_controll/led_OBUF[0]
    SLICE_X66Y63         LUT3 (Prop_lut3_I2_O)        0.146    41.600 r  stage_controll/instmem_i_20/O
                         net (fo=4, routed)           3.366    44.966    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.766    44.376    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.784    
                         clock uncertainty           -0.220    43.564    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.941    42.623    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.623    
                         arrival time                         -44.966    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.309ns  (logic 0.602ns (8.237%)  route 6.707ns (91.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 44.377 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.369    41.454    stage_controll/led_OBUF[0]
    SLICE_X66Y63         LUT3 (Prop_lut3_I2_O)        0.146    41.600 r  stage_controll/instmem_i_20/O
                         net (fo=4, routed)           3.338    44.938    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.767    44.377    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.785    
                         clock uncertainty           -0.220    43.565    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.941    42.624    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                         -44.938    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.576ns  (logic 0.580ns (7.656%)  route 6.996ns (92.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.980ns = ( 44.313 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.180    41.265    stage_controll/led_OBUF[0]
    SLICE_X64Y58         LUT4 (Prop_lut4_I1_O)        0.124    41.389 r  stage_controll/instmem_i_6/O
                         net (fo=15, routed)          3.816    45.205    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.703    44.313    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.721    
                         clock uncertainty           -0.220    43.501    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    42.935    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.935    
                         arrival time                         -45.205    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.576ns  (logic 0.580ns (7.656%)  route 6.996ns (92.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.993ns = ( 44.326 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.180    41.265    stage_controll/led_OBUF[0]
    SLICE_X64Y58         LUT4 (Prop_lut4_I1_O)        0.124    41.389 r  stage_controll/instmem_i_6/O
                         net (fo=15, routed)          3.816    45.205    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.716    44.326    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.734    
                         clock uncertainty           -0.220    43.514    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    42.948    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.948    
                         arrival time                         -45.205    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.159ns  (logic 0.610ns (8.521%)  route 6.549ns (91.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.980ns = ( 44.313 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.695    40.781    stage_controll/led_OBUF[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I2_O)        0.154    40.935 r  stage_controll/instmem_i_42/O
                         net (fo=4, routed)           3.853    44.788    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.703    44.313    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.721    
                         clock uncertainty           -0.220    43.501    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.940    42.561    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.561    
                         arrival time                         -44.788    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.522ns  (logic 0.580ns (7.711%)  route 6.942ns (92.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 44.369 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         3.180    41.265    stage_controll/led_OBUF[0]
    SLICE_X64Y58         LUT4 (Prop_lut4_I1_O)        0.124    41.389 r  stage_controll/instmem_i_6/O
                         net (fo=15, routed)          3.762    45.151    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.759    44.369    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.777    
                         clock uncertainty           -0.220    43.557    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    42.991    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.991    
                         arrival time                         -45.151    
  -------------------------------------------------------------------
                         slack                                 -2.160    

Slack (VIOLATED) :        -2.154ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@43.333ns - clk_out2_cpuclk rise@40.000ns)
  Data Path Delay:        7.151ns  (logic 0.606ns (8.474%)  route 6.545ns (91.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 44.377 - 43.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 37.629 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    41.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    34.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    35.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    36.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    37.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    38.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.928    41.013    stage_controll/led_OBUF[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I2_O)        0.150    41.163 r  stage_controll/instmem_i_21/O
                         net (fo=4, routed)           3.617    44.780    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.333    43.333 r  
    Y18                                               0.000    43.333 r  clk (IN)
                         net (fo=0)                   0.000    43.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    45.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.133 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856    41.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121    41.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529    42.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    42.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.767    44.377    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592    43.785    
                         clock uncertainty           -0.220    43.565    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.939    42.626    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.626    
                         arrival time                         -44.780    
  -------------------------------------------------------------------
                         slack                                 -2.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.667ns  (clk_out1_cpuclk fall@108.333ns - clk_out2_cpuclk rise@110.000ns)
  Data Path Delay:        2.171ns  (logic 0.467ns (21.508%)  route 1.704ns (78.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns = ( 109.008 - 108.333 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 108.016 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    110.000   110.000 r  
    Y18                                               0.000   110.000 r  clk (IN)
                         net (fo=0)                   0.000   110.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   111.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   112.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   104.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   106.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.499   108.016    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.367   108.383 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.951   109.334    ifetch/led_OBUF[0]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.100   109.434 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          0.753   110.187    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    108.333   108.333 f  
    Y18                                               0.000   108.333 f  clk (IN)
                         net (fo=0)                   0.000   108.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   109.878 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   111.131    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   102.542 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   104.246    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   104.342 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064   106.406    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   106.530 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.709   107.239    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.335 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.673   109.008    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   109.600    
                         clock uncertainty            0.220   109.819    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   110.016    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -110.016    
                         arrival time                         110.187    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.276ns (34.056%)  route 0.534ns (65.944%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.568    -0.483    stage_controll/clk_out2
    SLICE_X36Y56         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  stage_controll/rst_reg/Q
                         net (fo=173, routed)         0.219    -0.123    ifetch/led_OBUF[1]
    SLICE_X37Y54         LUT4 (Prop_lut4_I0_O)        0.045    -0.078 f  ifetch/registers[6][4]_i_4/O
                         net (fo=5, routed)           0.257     0.179    ifetch/registers[6][4]_i_4_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.224 r  ifetch/registers[11][2]_i_2/O
                         net (fo=1, routed)           0.059     0.283    ifetch/registers[11][2]_i_2_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.328 r  ifetch/registers[11][2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    decoder/registers_reg[11][2]_0
    SLICE_X28Y54         FDRE                                         r  decoder/registers_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.840    -0.251    decoder/clk_out1
    SLICE_X28Y54         FDRE                                         r  decoder/registers_reg[11][2]/C
                         clock pessimism              0.089    -0.162    
                         clock uncertainty            0.220     0.058    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.091     0.149    decoder/registers_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.192ns (7.621%)  route 2.327ns (92.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.280     0.930    stage_controll/led_OBUF[0]
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.051     0.981 r  stage_controll/instmem_i_31/O
                         net (fo=4, routed)           1.047     2.028    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.968     1.294    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.384    
                         clock uncertainty            0.220     1.603    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.231     1.834    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.186ns (7.931%)  route 2.159ns (92.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.872     0.521    stage_controll/led_OBUF[0]
    SLICE_X66Y68         LUT4 (Prop_lut4_I1_O)        0.045     0.566 r  stage_controll/instmem_i_16/O
                         net (fo=15, routed)          1.287     1.854    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y24         RAMB18E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.909     1.235    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y24         RAMB18E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089     1.325    
                         clock uncertainty            0.220     1.544    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.115     1.659    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.667ns  (clk_out1_cpuclk fall@108.333ns - clk_out2_cpuclk rise@110.000ns)
  Data Path Delay:        2.300ns  (logic 0.467ns (20.307%)  route 1.833ns (79.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 109.073 - 108.333 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 108.016 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    110.000   110.000 r  
    Y18                                               0.000   110.000 r  clk (IN)
                         net (fo=0)                   0.000   110.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   111.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   112.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   104.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   106.425    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.516 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.499   108.016    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.367   108.383 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.951   109.334    ifetch/led_OBUF[0]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.100   109.434 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          0.882   110.315    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    108.333   108.333 f  
    Y18                                               0.000   108.333 f  clk (IN)
                         net (fo=0)                   0.000   108.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   109.878 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   111.131    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   102.542 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   104.246    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   104.342 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064   106.406    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   106.530 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.709   107.239    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.335 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.738   109.073    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   109.665    
                         clock uncertainty            0.220   109.884    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   110.081    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -110.081    
                         arrival time                         110.315    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.276ns (31.690%)  route 0.595ns (68.310%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.568    -0.483    stage_controll/clk_out2
    SLICE_X36Y56         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  stage_controll/rst_reg/Q
                         net (fo=173, routed)         0.219    -0.123    ifetch/led_OBUF[1]
    SLICE_X37Y54         LUT4 (Prop_lut4_I0_O)        0.045    -0.078 f  ifetch/registers[6][4]_i_4/O
                         net (fo=5, routed)           0.224     0.147    ifetch/registers[6][4]_i_4_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.192 r  ifetch/registers[6][4]_i_2/O
                         net (fo=3, routed)           0.152     0.343    ifetch/registers[6][4]_i_2_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.045     0.388 r  ifetch/registers[6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    decoder/rst_reg_250[0]
    SLICE_X43Y57         FDRE                                         r  decoder/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.835    -0.256    decoder/clk_out1
    SLICE_X43Y57         FDRE                                         r  decoder/registers_reg[6][0]/C
                         clock pessimism              0.089    -0.167    
                         clock uncertainty            0.220     0.053    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091     0.144    decoder/registers_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 key_confirm/key_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[31][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.231ns (25.517%)  route 0.674ns (74.483%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.564    -0.487    key_confirm/CLK
    SLICE_X39Y60         FDRE                                         r  key_confirm/key_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  key_confirm/key_value_reg/Q
                         net (fo=2, routed)           0.299    -0.046    ifetch/confirm_key_value
    SLICE_X32Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.001 r  ifetch/registers[1][20]_i_2/O
                         net (fo=9, routed)           0.375     0.374    ifetch/registers[1][20]_i_2_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.045     0.419 r  ifetch/registers[31][20]_i_1/O
                         net (fo=1, routed)           0.000     0.419    decoder/rst_reg_263[12]
    SLICE_X42Y60         FDRE                                         r  decoder/registers_reg[31][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.834    -0.257    decoder/clk_out1
    SLICE_X42Y60         FDRE                                         r  decoder/registers_reg[31][20]/C
                         clock pessimism              0.089    -0.168    
                         clock uncertainty            0.220     0.052    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     0.173    decoder/registers_reg[31][20]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[11][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.026%)  route 0.588ns (75.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.568    -0.483    stage_controll/clk_out2
    SLICE_X36Y56         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  stage_controll/rst_reg/Q
                         net (fo=173, routed)         0.438     0.096    stage_controll/led_OBUF[1]
    SLICE_X37Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.141 r  stage_controll/registers[11][26]_i_1/O
                         net (fo=6, routed)           0.150     0.292    decoder/rst_reg_116
    SLICE_X36Y54         FDRE                                         r  decoder/registers_reg[11][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.839    -0.252    decoder/clk_out1
    SLICE_X36Y54         FDRE                                         r  decoder/registers_reg[11][3]/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.220     0.057    
    SLICE_X36Y54         FDRE (Hold_fdre_C_R)        -0.018     0.039    decoder/registers_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.186ns (7.607%)  route 2.259ns (92.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.872     0.521    stage_controll/led_OBUF[0]
    SLICE_X66Y68         LUT4 (Prop_lut4_I1_O)        0.045     0.566 r  stage_controll/instmem_i_16/O
                         net (fo=15, routed)          1.387     1.953    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.950     1.276    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.366    
                         clock uncertainty            0.220     1.585    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.115     1.700    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 stage_controll/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/registers_reg[10][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.662%)  route 0.568ns (75.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.568    -0.483    stage_controll/clk_out2
    SLICE_X36Y56         FDRE                                         r  stage_controll/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  stage_controll/rst_reg/Q
                         net (fo=173, routed)         0.344     0.002    ifetch/led_OBUF[1]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.047 r  ifetch/registers[10][31]_i_2/O
                         net (fo=34, routed)          0.224     0.272    decoder/rst_reg_108
    SLICE_X33Y60         FDRE                                         r  decoder/registers_reg[10][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.838    -0.253    decoder/clk_out1
    SLICE_X33Y60         FDRE                                         r  decoder/registers_reg[10][30]/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.220     0.056    
    SLICE_X33Y60         FDRE (Hold_fdre_C_CE)       -0.039     0.017    decoder/registers_reg[10][30]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          647  Failing Endpoints,  Worst Slack       -2.518ns,  Total Violation     -825.268ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.656ns  (logic 0.664ns (8.673%)  route 6.992ns (91.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 304.364 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.257   301.405    stage_controll/upg_done_o
    SLICE_X66Y60         LUT4 (Prop_lut4_I2_O)        0.146   301.551 r  stage_controll/instmem_i_11/O
                         net (fo=15, routed)          3.734   305.285    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.754   304.364    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.772    
                         clock uncertainty           -0.235   303.537    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   302.767    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.767    
                         arrival time                        -305.285    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.660ns  (logic 0.664ns (8.669%)  route 6.996ns (91.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 304.376 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.257   301.405    stage_controll/upg_done_o
    SLICE_X66Y60         LUT4 (Prop_lut4_I2_O)        0.146   301.551 r  stage_controll/instmem_i_11/O
                         net (fo=15, routed)          3.738   305.289    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.766   304.376    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.784    
                         clock uncertainty           -0.235   303.549    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   302.779    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.779    
                         arrival time                        -305.289    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.509ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.656ns  (logic 0.664ns (8.673%)  route 6.992ns (91.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 304.373 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.257   301.405    stage_controll/upg_done_o
    SLICE_X66Y60         LUT4 (Prop_lut4_I2_O)        0.146   301.551 r  stage_controll/instmem_i_11/O
                         net (fo=15, routed)          3.734   305.285    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.763   304.373    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.781    
                         clock uncertainty           -0.235   303.546    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   302.776    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.776    
                         arrival time                        -305.285    
  -------------------------------------------------------------------
                         slack                                 -2.509    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.972ns  (logic 0.766ns (12.826%)  route 5.206ns (87.174%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.737ns = ( 802.404 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 797.629 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   797.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   798.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.306   801.453    stage_controll/upg_done_o
    SLICE_X66Y61         LUT4 (Prop_lut4_I2_O)        0.124   801.577 r  stage_controll/ram_i_4/O
                         net (fo=8, routed)           0.658   802.235    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X66Y62         LUT2 (Prop_lut2_I1_O)        0.124   802.359 r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.242   803.602    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   800.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   800.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.544   802.404    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   801.812    
                         clock uncertainty           -0.235   801.576    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   801.133    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.133    
                         arrival time                        -803.601    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        6.004ns  (logic 0.766ns (12.759%)  route 5.238ns (87.241%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 802.488 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 797.629 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   797.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   798.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.306   801.453    stage_controll/upg_done_o
    SLICE_X66Y61         LUT4 (Prop_lut4_I2_O)        0.124   801.577 f  stage_controll/ram_i_4/O
                         net (fo=8, routed)           0.647   802.224    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X67Y61         LUT2 (Prop_lut2_I1_O)        0.124   802.348 r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.285   803.633    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   800.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   800.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.628   802.488    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   801.896    
                         clock uncertainty           -0.235   801.660    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   801.217    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.217    
                         arrival time                        -803.633    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.506ns  (logic 0.664ns (8.846%)  route 6.842ns (91.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 304.318 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.257   301.405    stage_controll/upg_done_o
    SLICE_X66Y60         LUT4 (Prop_lut4_I2_O)        0.146   301.551 r  stage_controll/instmem_i_11/O
                         net (fo=15, routed)          3.585   305.135    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.708   304.318    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.726    
                         clock uncertainty           -0.235   303.491    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   302.721    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.721    
                         arrival time                        -305.135    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.876ns  (logic 1.002ns (12.722%)  route 6.874ns (87.278%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 304.361 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.306   301.453    stage_controll/upg_done_o
    SLICE_X66Y61         LUT4 (Prop_lut4_I2_O)        0.153   301.606 r  stage_controll/instmem_i_4/O
                         net (fo=8, routed)           1.995   303.601    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    SLICE_X65Y42         LUT2 (Prop_lut2_I0_O)        0.331   303.932 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.573   305.505    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.751   304.361    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.769    
                         clock uncertainty           -0.235   303.534    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   303.091    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.091    
                         arrival time                        -305.505    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.506ns  (logic 0.664ns (8.846%)  route 6.842ns (91.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.992ns = ( 304.325 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.257   301.405    stage_controll/upg_done_o
    SLICE_X66Y60         LUT4 (Prop_lut4_I2_O)        0.146   301.551 r  stage_controll/instmem_i_11/O
                         net (fo=15, routed)          3.585   305.135    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.715   304.325    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.733    
                         clock uncertainty           -0.235   303.498    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770   302.728    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.728    
                         arrival time                        -305.135    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_cpuclk fall@801.667ns - clk_out3_cpuclk rise@800.000ns)
  Data Path Delay:        5.947ns  (logic 0.766ns (12.879%)  route 5.181ns (87.121%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 802.483 - 801.667 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 797.629 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk (IN)
                         net (fo=0)                   0.000   800.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   794.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   797.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   798.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.306   801.453    stage_controll/upg_done_o
    SLICE_X66Y61         LUT4 (Prop_lut4_I2_O)        0.124   801.577 f  stage_controll/ram_i_4/O
                         net (fo=8, routed)           0.647   802.224    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X67Y61         LUT2 (Prop_lut2_I1_O)        0.124   802.348 r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.229   803.577    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    801.667   801.667 f  
    Y18                                               0.000   801.667 f  clk (IN)
                         net (fo=0)                   0.000   801.667    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   803.140 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   804.321    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   796.467 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   798.092    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   798.183 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   800.039    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100   800.139 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.630   800.769    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   800.860 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.623   802.483    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   801.891    
                         clock uncertainty           -0.235   801.655    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   801.212    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.212    
                         arrival time                        -803.577    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.342ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk rise@303.333ns - clk_out3_cpuclk rise@300.000ns)
  Data Path Delay:        7.807ns  (logic 1.002ns (12.835%)  route 6.805ns (87.165%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 304.364 - 303.333 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 297.629 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.590   294.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620   297.629    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518   298.147 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.306   301.453    stage_controll/upg_done_o
    SLICE_X66Y61         LUT4 (Prop_lut4_I2_O)        0.153   301.606 f  stage_controll/instmem_i_4/O
                         net (fo=8, routed)           1.899   303.505    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X73Y47         LUT2 (Prop_lut2_I1_O)        0.331   303.836 r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.600   305.436    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    303.333   303.333 r  
    Y18                                               0.000   303.333 r  clk (IN)
                         net (fo=0)                   0.000   303.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   304.807 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   305.988    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   298.134 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.759    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.850 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.856   301.706    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.121   301.827 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.529   302.355    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   302.609 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          1.754   304.364    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.772    
                         clock uncertainty           -0.235   303.537    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   303.094    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.094    
                         arrival time                        -305.436    
  -------------------------------------------------------------------
                         slack                                 -2.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.210ns (7.918%)  route 2.442ns (92.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.328 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.336     1.008    stage_controll/upg_done_o
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.046     1.054 r  stage_controll/instmem_i_21/O
                         net (fo=4, routed)           1.106     2.160    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.949     1.275    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.365    
                         clock uncertainty            0.235     1.600    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.234     1.834    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.209ns (8.076%)  route 2.379ns (91.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.374     1.047    stage_controll/upg_done_o
    SLICE_X64Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.092 r  stage_controll/instmem_i_6/O
                         net (fo=15, routed)          1.005     2.096    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.913     1.239    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.329    
                         clock uncertainty            0.235     1.564    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.747    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.208ns (7.728%)  route 2.484ns (92.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.328 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.437     1.109    stage_controll/upg_done_o
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.044     1.153 r  stage_controll/instmem_i_31/O
                         net (fo=4, routed)           1.047     2.200    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.968     1.294    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.384    
                         clock uncertainty            0.235     1.619    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.231     1.850    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.667ns  (clk_out1_cpuclk fall@498.333ns - clk_out3_cpuclk rise@500.000ns)
  Data Path Delay:        2.388ns  (logic 0.518ns (21.691%)  route 1.870ns (78.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns = ( 499.008 - 498.333 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 498.016 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   502.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855   494.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625   496.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   496.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   498.016    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.418   498.434 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.117   499.550    ifetch/upg_done_o
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.100   499.650 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          0.753   500.404    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    498.333   498.333 f  
    Y18                                               0.000   498.333 f  clk (IN)
                         net (fo=0)                   0.000   498.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   499.878 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   501.131    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.542 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.246    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.342 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064   496.406    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   496.530 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.709   497.239    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   497.335 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.673   499.008    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   499.600    
                         clock uncertainty            0.235   499.835    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   500.032    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.032    
                         arrival time                         500.404    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.667ns  (clk_out1_cpuclk fall@498.333ns - clk_out3_cpuclk rise@500.000ns)
  Data Path Delay:        2.517ns  (logic 0.518ns (20.584%)  route 1.999ns (79.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 499.073 - 498.333 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 498.016 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   502.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855   494.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625   496.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   496.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   498.016    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.418   498.434 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.117   499.550    ifetch/upg_done_o
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.100   499.650 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          0.882   500.532    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    498.333   498.333 f  
    Y18                                               0.000   498.333 f  clk (IN)
                         net (fo=0)                   0.000   498.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   499.878 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   501.131    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.542 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.246    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.342 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064   496.406    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   496.530 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.709   497.239    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   497.335 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.738   499.073    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   499.665    
                         clock uncertainty            0.235   499.900    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   500.097    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.097    
                         arrival time                         500.532    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.209ns (7.758%)  route 2.485ns (92.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.374     1.047    stage_controll/upg_done_o
    SLICE_X64Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.092 r  stage_controll/instmem_i_6/O
                         net (fo=15, routed)          1.111     2.202    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X3Y24         RAMB18E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.909     1.235    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y24         RAMB18E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089     1.325    
                         clock uncertainty            0.235     1.560    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.743    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.667ns  (clk_out1_cpuclk fall@498.333ns - clk_out3_cpuclk rise@500.000ns)
  Data Path Delay:        2.564ns  (logic 0.518ns (20.205%)  route 2.046ns (79.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 499.091 - 498.333 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 498.016 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   502.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855   494.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625   496.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   496.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   498.016    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.418   498.434 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.117   499.550    ifetch/upg_done_o
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.100   499.650 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          0.929   500.579    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    498.333   498.333 f  
    Y18                                               0.000   498.333 f  clk (IN)
                         net (fo=0)                   0.000   498.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   499.878 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   501.131    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.542 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.246    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.342 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064   496.406    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   496.530 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.709   497.239    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   497.335 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.756   499.091    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   499.683    
                         clock uncertainty            0.235   499.918    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   500.115    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.115    
                         arrival time                         500.579    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.210ns (7.523%)  route 2.582ns (92.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.328 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.336     1.008    stage_controll/upg_done_o
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.046     1.054 r  stage_controll/instmem_i_21/O
                         net (fo=4, routed)           1.246     2.300    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.950     1.276    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.366    
                         clock uncertainty            0.235     1.601    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.234     1.835    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.667ns  (clk_out1_cpuclk fall@498.333ns - clk_out3_cpuclk rise@500.000ns)
  Data Path Delay:        2.486ns  (logic 0.518ns (20.837%)  route 1.968ns (79.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns = ( 498.990 - 498.333 ) 
    Source Clock Delay      (SCD):    -1.984ns = ( 498.016 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   502.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855   494.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625   496.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   496.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   498.016    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.418   498.434 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.117   499.550    ifetch/upg_done_o
    SLICE_X64Y63         LUT6 (Prop_lut6_I4_O)        0.100   499.650 r  ifetch/ram_i_2/O
                         net (fo=15, routed)          0.851   500.502    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    498.333   498.333 f  
    Y18                                               0.000   498.333 f  clk (IN)
                         net (fo=0)                   0.000   498.333    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   499.878 f  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   501.131    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.542 f  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.246    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.342 f  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        2.064   496.406    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   496.530 r  stage_controll/ram_i_1/O
                         net (fo=1, routed)           0.709   497.239    stage_controll/clka
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   497.335 r  stage_controll/clka_BUFG_inst/O
                         net (fo=32, routed)          1.655   498.990    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.592   499.582    
                         clock uncertainty            0.235   499.817    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   500.014    dmemory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.014    
                         arrival time                         500.502    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.667ns period=43.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out3_cpuclk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.206ns (7.307%)  route 2.613ns (92.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.328 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.081     0.753    stage_controll/upg_done_o
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.042     0.795 r  stage_controll/instmem_i_42/O
                         net (fo=4, routed)           1.532     2.328    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    clk_ip/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  clk_ip/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.010    -0.080    stage_controll/clk_out1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.057    -0.023 r  stage_controll/instmem_i_1/O
                         net (fo=1, routed)           0.243     0.219    stage_controll/PC_reg[28]_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107     0.326 r  stage_controll/PC_reg[28]_1_BUFG_inst/O
                         net (fo=32, routed)          0.955     1.281    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.371    
                         clock uncertainty            0.235     1.606    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.231     1.837    ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.896%)  route 3.917ns (87.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.743    92.126    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X60Y60         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    98.021    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism             -0.592    97.429    
                         clock uncertainty           -0.235    97.194    
    SLICE_X60Y60         FDRE (Setup_fdre_C_R)       -0.524    96.670    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                         96.670    
                         arrival time                         -92.126    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.896%)  route 3.917ns (87.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 98.021 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.743    92.126    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X60Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    98.021    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X60Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism             -0.592    97.429    
                         clock uncertainty           -0.235    97.194    
    SLICE_X60Y60         FDSE (Setup_fdse_C_S)       -0.524    96.670    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                         96.670    
                         arrival time                         -92.126    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.455    91.839    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X58Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X58Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                         clock pessimism             -0.592    97.430    
                         clock uncertainty           -0.235    97.195    
    SLICE_X58Y58         FDSE (Setup_fdse_C_S)       -0.524    96.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         96.671    
                         arrival time                         -91.839    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.455    91.839    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X58Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X58Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/C
                         clock pessimism             -0.592    97.430    
                         clock uncertainty           -0.235    97.195    
    SLICE_X58Y58         FDSE (Setup_fdse_C_S)       -0.524    96.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         96.671    
                         arrival time                         -91.839    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.455    91.839    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X58Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X58Y58         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/C
                         clock pessimism             -0.592    97.430    
                         clock uncertainty           -0.235    97.195    
    SLICE_X58Y58         FDSE (Setup_fdse_C_S)       -0.524    96.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         96.671    
                         arrival time                         -91.839    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.455    91.839    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X58Y58         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X58Y58         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism             -0.592    97.430    
                         clock uncertainty           -0.235    97.195    
    SLICE_X58Y58         FDRE (Setup_fdre_C_R)       -0.524    96.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                         96.671    
                         arrival time                         -91.839    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 98.022 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.175    90.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124    90.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/Interrupt_i_1/O
                         net (fo=33, routed)          1.455    91.839    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X58Y58         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    98.022    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X58Y58         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
                         clock pessimism             -0.592    97.430    
                         clock uncertainty           -0.235    97.195    
    SLICE_X58Y58         FDRE (Setup_fdre_C_R)       -0.524    96.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg
  -------------------------------------------------------------------
                         required time                         96.671    
                         arrival time                         -91.839    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.110ns  (logic 0.580ns (14.111%)  route 3.530ns (85.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 98.016 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.727    90.812    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y59         LUT2 (Prop_lut2_I1_O)        0.124    90.936 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.803    91.739    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X54Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.016    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X54Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.592    97.424    
                         clock uncertainty           -0.235    97.189    
    SLICE_X54Y60         FDSE (Setup_fdse_C_S)       -0.524    96.665    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         96.665    
                         arrival time                         -91.739    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.110ns  (logic 0.580ns (14.111%)  route 3.530ns (85.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 98.016 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.727    90.812    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y59         LUT2 (Prop_lut2_I1_O)        0.124    90.936 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.803    91.739    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X54Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.016    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X54Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.592    97.424    
                         clock uncertainty           -0.235    97.189    
    SLICE_X54Y60         FDSE (Setup_fdse_C_S)       -0.524    96.665    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         96.665    
                         arrival time                         -91.739    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        4.110ns  (logic 0.580ns (14.111%)  route 3.530ns (85.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 98.016 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 f  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.727    90.812    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X57Y59         LUT2 (Prop_lut2_I1_O)        0.124    90.936 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.803    91.739    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X54Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.016    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X54Y60         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism             -0.592    97.424    
                         clock uncertainty           -0.235    97.189    
    SLICE_X54Y60         FDSE (Setup_fdse_C_S)       -0.524    96.665    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         96.665    
                         arrival time                         -91.739    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.726%)  route 0.711ns (79.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.711     0.361    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.406 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[5].fifo_din[5]_i_1/O
                         net (fo=1, routed)           0.000     0.406    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_11_out
    SLICE_X54Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     0.183    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.397%)  route 0.773ns (80.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.773     0.422    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.467 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=1, routed)           0.000     0.467    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_2_out
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism              0.089    -0.171    
                         clock uncertainty            0.235     0.064    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.092     0.156    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.377%)  route 0.774ns (80.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.774     0.423    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.468 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[7].fifo_din[7]_i_1/O
                         net (fo=1, routed)           0.000     0.468    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_5_out
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                         clock pessimism              0.089    -0.171    
                         clock uncertainty            0.235     0.064    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.091     0.155    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.049%)  route 0.790ns (80.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.790     0.440    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X55Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.485 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[3].fifo_din[3]_i_1/O
                         net (fo=1, routed)           0.000     0.485    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_17_out
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.092     0.155    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.029%)  route 0.791ns (80.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.791     0.441    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X55Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.486 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[4].fifo_din[4]_i_1/O
                         net (fo=1, routed)           0.000     0.486    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_14_out
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.092     0.155    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.049%)  route 0.790ns (80.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.790     0.440    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X55Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.485 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[2].fifo_din[2]_i_1/O
                         net (fo=1, routed)           0.000     0.485    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_20_out
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.091     0.154    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.801%)  route 0.859ns (82.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.859     0.508    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.553 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.553    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg0
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism              0.089    -0.171    
                         clock uncertainty            0.235     0.064    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.092     0.156    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.186ns (17.158%)  route 0.898ns (82.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.898     0.547    uart/inst/upg_inst/lopt
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.592 r  uart/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.592    uart/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X57Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.235     0.057    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.092     0.149    uart/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.186ns (16.476%)  route 0.943ns (83.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         0.943     0.592    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aresetn
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.637 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.637    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.089    -0.171    
                         clock uncertainty            0.235     0.064    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.092     0.156    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.292%)  route 1.030ns (84.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.030     0.680    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.725 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[6].fifo_din[6]_i_1/O
                         net (fo=1, routed)           0.000     0.725    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_8_out
    SLICE_X54Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y61         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.121     0.184    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out3_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        3.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.847ns  (logic 0.572ns (9.784%)  route 5.275ns (90.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.530    93.476    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    98.009    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[14]/C
                         clock pessimism             -0.592    97.417    
                         clock uncertainty           -0.235    97.182    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.565    96.617    uart/inst/upg_inst/rwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         96.617    
                         arrival time                         -93.476    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.847ns  (logic 0.572ns (9.784%)  route 5.275ns (90.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.530    93.476    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    98.009    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[13]/C
                         clock pessimism             -0.592    97.417    
                         clock uncertainty           -0.235    97.182    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.523    96.659    uart/inst/upg_inst/rwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         96.659    
                         arrival time                         -93.476    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.847ns  (logic 0.572ns (9.784%)  route 5.275ns (90.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.530    93.476    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    98.009    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[15]/C
                         clock pessimism             -0.592    97.417    
                         clock uncertainty           -0.235    97.182    
    SLICE_X58Y72         FDCE (Recov_fdce_C_CLR)     -0.523    96.659    uart/inst/upg_inst/rwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         96.659    
                         arrival time                         -93.476    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.758ns  (logic 0.572ns (9.935%)  route 5.186ns (90.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.441    93.387    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y70         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[1]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.565    96.620    uart/inst/upg_inst/rwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.620    
                         arrival time                         -93.387    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.758ns  (logic 0.572ns (9.935%)  route 5.186ns (90.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.441    93.387    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y70         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[6]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.565    96.620    uart/inst/upg_inst/rwait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.620    
                         arrival time                         -93.387    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.758ns  (logic 0.572ns (9.935%)  route 5.186ns (90.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.441    93.387    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y70         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[12]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.523    96.662    uart/inst/upg_inst/rwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         96.662    
                         arrival time                         -93.387    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.758ns  (logic 0.572ns (9.935%)  route 5.186ns (90.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.441    93.387    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y70         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[5]/C
                         clock pessimism             -0.592    97.420    
                         clock uncertainty           -0.235    97.185    
    SLICE_X58Y70         FDCE (Recov_fdce_C_CLR)     -0.523    96.662    uart/inst/upg_inst/rwait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.662    
                         arrival time                         -93.387    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.708ns  (logic 0.572ns (10.021%)  route 5.136ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.392    93.337    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y71         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.011    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y71         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[7]/C
                         clock pessimism             -0.592    97.419    
                         clock uncertainty           -0.235    97.184    
    SLICE_X58Y71         FDCE (Recov_fdce_C_CLR)     -0.565    96.619    uart/inst/upg_inst/rwait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.619    
                         arrival time                         -93.337    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.708ns  (logic 0.572ns (10.021%)  route 5.136ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.392    93.337    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y71         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.011    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y71         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[9]/C
                         clock pessimism             -0.592    97.419    
                         clock uncertainty           -0.235    97.184    
    SLICE_X58Y71         FDCE (Recov_fdce_C_CLR)     -0.565    96.619    uart/inst/upg_inst/rwait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         96.619    
                         arrival time                         -93.337    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cpuclk rise@100.000ns - clk_out2_cpuclk rise@90.000ns)
  Data Path Delay:        5.708ns  (logic 0.572ns (10.021%)  route 5.136ns (89.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 98.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 87.629 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                     90.000    90.000 r  
    Y18                                               0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    91.545 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.798    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    84.208 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    85.913    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    86.009 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    87.629    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456    88.085 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         2.744    90.830    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.116    90.946 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         2.392    93.337    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y71         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.855    94.800 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.011    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y71         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[10]/C
                         clock pessimism             -0.592    97.419    
                         clock uncertainty           -0.235    97.184    
    SLICE_X58Y71         FDCE (Recov_fdce_C_CLR)     -0.523    96.661    uart/inst/upg_inst/rwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         96.661    
                         arrival time                         -93.337    
  -------------------------------------------------------------------
                         slack                                  3.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/WCS_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.189ns (10.674%)  route 1.582ns (89.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.362     1.279    uart/inst/upg_inst/upg_rst_i
    SLICE_X62Y64         FDCE                                         f  uart/inst/upg_inst/WCS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.259    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y64         FDCE                                         r  uart/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism              0.089    -0.170    
                         clock uncertainty            0.235     0.065    
    SLICE_X62Y64         FDCE (Remov_fdce_C_CLR)     -0.133    -0.068    uart/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/WCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.189ns (10.284%)  route 1.649ns (89.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.429     1.346    uart/inst/upg_inst/upg_rst_i
    SLICE_X60Y63         FDCE                                         f  uart/inst/upg_inst/WCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X60Y63         FDCE (Remov_fdce_C_CLR)     -0.133    -0.070    uart/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/WCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.189ns (10.284%)  route 1.649ns (89.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.429     1.346    uart/inst/upg_inst/upg_rst_i
    SLICE_X60Y63         FDCE                                         f  uart/inst/upg_inst/WCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/WCS_reg[1]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X60Y63         FDCE (Remov_fdce_C_CLR)     -0.133    -0.070    uart/inst/upg_inst/WCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/initFlag_reg/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.189ns (10.284%)  route 1.649ns (89.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.429     1.346    uart/inst/upg_inst/upg_rst_i
    SLICE_X60Y63         FDCE                                         f  uart/inst/upg_inst/initFlag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/initFlag_reg/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X60Y63         FDCE (Remov_fdce_C_CLR)     -0.133    -0.070    uart/inst/upg_inst/initFlag_reg
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/oldInitF_reg/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.189ns (10.284%)  route 1.649ns (89.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.429     1.346    uart/inst/upg_inst/upg_rst_i
    SLICE_X60Y63         FDCE                                         f  uart/inst/upg_inst/oldInitF_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/oldInitF_reg/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X60Y63         FDCE (Remov_fdce_C_CLR)     -0.133    -0.070    uart/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/uart_wen_reg/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.189ns (10.284%)  route 1.649ns (89.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.429     1.346    uart/inst/upg_inst/upg_rst_i
    SLICE_X61Y63         FDCE                                         f  uart/inst/upg_inst/uart_wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.158    -0.095    uart/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.189ns (9.962%)  route 1.708ns (90.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.489     1.406    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y64         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.133    -0.070    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.189ns (9.962%)  route 1.708ns (90.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.489     1.406    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y64         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.261    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.089    -0.172    
                         clock uncertainty            0.235     0.063    
    SLICE_X59Y64         FDCE (Remov_fdce_C_CLR)     -0.158    -0.095    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.189ns (9.300%)  route 1.843ns (90.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.624     1.541    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y72         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[10]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.158    -0.100    uart/inst/upg_inst/wwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 stage_controll/start_pg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.189ns (9.300%)  route 1.843ns (90.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  clk_ip/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    clk_ip/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  clk_ip/inst/clkout2_buf/O
                         net (fo=114, routed)         0.559    -0.492    stage_controll/clk_out2
    SLICE_X67Y68         FDRE                                         r  stage_controll/start_pg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  stage_controll/start_pg_reg/Q
                         net (fo=136, routed)         1.219     0.869    stage_controll/led_OBUF[0]
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.048     0.917 f  stage_controll/uart_i_1/O
                         net (fo=260, routed)         0.624     1.541    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y72         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ip/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    clk_ip/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -1.675 r  clk_ip/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[12]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.235     0.058    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.158    -0.100    uart/inst/upg_inst/wwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.640    





