# ğŸ›ï¸ Mux256to1 â€“ 1-bit Wide 256-to-1 Multiplexer

## ğŸ“˜ Problem Statement

Design a **1-bit wide, 256-to-1 multiplexer**. The 256 input bits are packed into a single 256-bit input vector `in[255:0]`. The 8-bit selector `sel` picks the bit from the `in` vector that is forwarded to the output.

---

## âœ… Inputs and Output

- **Inputs**:
  - `in`: 256-bit input vector
  - `sel`: 8-bit selector signal

- **Output**:
  - `out`: 1-bit output

---

## ğŸ§  Behavior

- The output is directly selected as:
  ```
  out = in[sel];
  ```

For example:
- `sel = 8'd0`  â†’ `out = in[0]`
- `sel = 8'd200` â†’ `out = in[200]`

---

## ğŸ–¥ï¸ Module Declaration

```verilog
module top_module( 
    input [255:0] in,
    input [7:0] sel,
    output out );
```

---

## âš™ï¸ Implementation

```verilog
assign out = in[sel];
```

Simple and efficient use of Verilog vector indexing.

---


## ğŸ§© Concepts Reinforced

- Vector bit indexing
- Multiplexing large bus structures
- Minimal combinational logic

---

## ğŸ‘¨â€ğŸ’» Maintained By

**Naveen Kumar B**
