
E_NodeA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000763c  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08007894  08007894  00008894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a7c  08007a7c  00009068  2**0
                  CONTENTS
  4 .ARM          00000008  08007a7c  08007a7c  00008a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a84  08007a84  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a84  08007a84  00008a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a88  08007a88  00008a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007a8c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000068  08007af4  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08007af4  00009334  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001266c  00000000  00000000  0000909e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024b7  00000000  00000000  0001b70a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  0001dbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f5  00000000  00000000  0001e8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021078  00000000  00000000  0001f2d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b86  00000000  00000000  0004034d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c88aa  00000000  00000000  00051ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a77d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d7c  00000000  00000000  0011a7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0011e53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000068 	.word	0x20000068
 8000274:	00000000 	.word	0x00000000
 8000278:	0800787c 	.word	0x0800787c

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	2000006c 	.word	0x2000006c
 8000294:	0800787c 	.word	0x0800787c

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b97e 	b.w	80005ac <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	460c      	mov	r4, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14d      	bne.n	8000370 <__udivmoddi4+0xa8>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	460f      	mov	r7, r1
 80002d8:	4684      	mov	ip, r0
 80002da:	4696      	mov	lr, r2
 80002dc:	fab2 f382 	clz	r3, r2
 80002e0:	d960      	bls.n	80003a4 <__udivmoddi4+0xdc>
 80002e2:	b14b      	cbz	r3, 80002f8 <__udivmoddi4+0x30>
 80002e4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e8:	f1c3 0220 	rsb	r2, r3, #32
 80002ec:	409f      	lsls	r7, r3
 80002ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80002f2:	fa20 f202 	lsr.w	r2, r0, r2
 80002f6:	4317      	orrs	r7, r2
 80002f8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002fc:	fa1f f48e 	uxth.w	r4, lr
 8000300:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000304:	fbb7 f1f6 	udiv	r1, r7, r6
 8000308:	fb06 7711 	mls	r7, r6, r1, r7
 800030c:	fb01 f004 	mul.w	r0, r1, r4
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	4290      	cmp	r0, r2
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x62>
 8000318:	eb1e 0202 	adds.w	r2, lr, r2
 800031c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x60>
 8000322:	4290      	cmp	r0, r2
 8000324:	f200 812d 	bhi.w	8000582 <__udivmoddi4+0x2ba>
 8000328:	4639      	mov	r1, r7
 800032a:	1a12      	subs	r2, r2, r0
 800032c:	fa1f fc8c 	uxth.w	ip, ip
 8000330:	fbb2 f0f6 	udiv	r0, r2, r6
 8000334:	fb06 2210 	mls	r2, r6, r0, r2
 8000338:	fb00 f404 	mul.w	r4, r0, r4
 800033c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000340:	4564      	cmp	r4, ip
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x8e>
 8000344:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x8c>
 800034e:	4564      	cmp	r4, ip
 8000350:	f200 811a 	bhi.w	8000588 <__udivmoddi4+0x2c0>
 8000354:	4610      	mov	r0, r2
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	ebac 0c04 	sub.w	ip, ip, r4
 800035e:	2100      	movs	r1, #0
 8000360:	b125      	cbz	r5, 800036c <__udivmoddi4+0xa4>
 8000362:	fa2c f303 	lsr.w	r3, ip, r3
 8000366:	2200      	movs	r2, #0
 8000368:	e9c5 3200 	strd	r3, r2, [r5]
 800036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000370:	428b      	cmp	r3, r1
 8000372:	d905      	bls.n	8000380 <__udivmoddi4+0xb8>
 8000374:	b10d      	cbz	r5, 800037a <__udivmoddi4+0xb2>
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	2100      	movs	r1, #0
 800037c:	4608      	mov	r0, r1
 800037e:	e7f5      	b.n	800036c <__udivmoddi4+0xa4>
 8000380:	fab3 f183 	clz	r1, r3
 8000384:	2900      	cmp	r1, #0
 8000386:	d14d      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000388:	42a3      	cmp	r3, r4
 800038a:	f0c0 80f2 	bcc.w	8000572 <__udivmoddi4+0x2aa>
 800038e:	4290      	cmp	r0, r2
 8000390:	f080 80ef 	bcs.w	8000572 <__udivmoddi4+0x2aa>
 8000394:	4606      	mov	r6, r0
 8000396:	4623      	mov	r3, r4
 8000398:	4608      	mov	r0, r1
 800039a:	2d00      	cmp	r5, #0
 800039c:	d0e6      	beq.n	800036c <__udivmoddi4+0xa4>
 800039e:	e9c5 6300 	strd	r6, r3, [r5]
 80003a2:	e7e3      	b.n	800036c <__udivmoddi4+0xa4>
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	f040 80a2 	bne.w	80004ee <__udivmoddi4+0x226>
 80003aa:	1a8a      	subs	r2, r1, r2
 80003ac:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003b0:	fa1f f68e 	uxth.w	r6, lr
 80003b4:	2101      	movs	r1, #1
 80003b6:	fbb2 f4f7 	udiv	r4, r2, r7
 80003ba:	fb07 2014 	mls	r0, r7, r4, r2
 80003be:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003c2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003c6:	fb06 f004 	mul.w	r0, r6, r4
 80003ca:	4290      	cmp	r0, r2
 80003cc:	d90f      	bls.n	80003ee <__udivmoddi4+0x126>
 80003ce:	eb1e 0202 	adds.w	r2, lr, r2
 80003d2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	4290      	cmp	r0, r2
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80c8 	beq.w	800057c <__udivmoddi4+0x2b4>
 80003ec:	4644      	mov	r4, r8
 80003ee:	1a12      	subs	r2, r2, r0
 80003f0:	fa1f fc8c 	uxth.w	ip, ip
 80003f4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f8:	fb07 2210 	mls	r2, r7, r0, r2
 80003fc:	fb00 f606 	mul.w	r6, r0, r6
 8000400:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000404:	4566      	cmp	r6, ip
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x152>
 8000408:	eb1e 0c0c 	adds.w	ip, lr, ip
 800040c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000410:	d202      	bcs.n	8000418 <__udivmoddi4+0x150>
 8000412:	4566      	cmp	r6, ip
 8000414:	f200 80bb 	bhi.w	800058e <__udivmoddi4+0x2c6>
 8000418:	4610      	mov	r0, r2
 800041a:	ebac 0c06 	sub.w	ip, ip, r6
 800041e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa04 fe01 	lsl.w	lr, r4, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa20 fc06 	lsr.w	ip, r0, r6
 8000436:	40f4      	lsrs	r4, r6
 8000438:	408a      	lsls	r2, r1
 800043a:	431f      	orrs	r7, r3
 800043c:	ea4e 030c 	orr.w	r3, lr, ip
 8000440:	fa00 fe01 	lsl.w	lr, r0, r1
 8000444:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000448:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800044c:	fa1f fc87 	uxth.w	ip, r7
 8000450:	fbb4 f0f8 	udiv	r0, r4, r8
 8000454:	fb08 4410 	mls	r4, r8, r0, r4
 8000458:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045c:	fb00 f90c 	mul.w	r9, r0, ip
 8000460:	45a1      	cmp	r9, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1ba>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f100 3aff 	add.w	sl, r0, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a1      	cmp	r9, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b8>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 8093 	beq.w	80005a6 <__udivmoddi4+0x2de>
 8000480:	4650      	mov	r0, sl
 8000482:	eba4 0409 	sub.w	r4, r4, r9
 8000486:	fa1f f983 	uxth.w	r9, r3
 800048a:	fbb4 f3f8 	udiv	r3, r4, r8
 800048e:	fb08 4413 	mls	r4, r8, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d906      	bls.n	80004ac <__udivmoddi4+0x1e4>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x1e2>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d87a      	bhi.n	80005a0 <__udivmoddi4+0x2d8>
 80004aa:	4643      	mov	r3, r8
 80004ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 9802 	umull	r9, r8, r0, r2
 80004b8:	4544      	cmp	r4, r8
 80004ba:	46cc      	mov	ip, r9
 80004bc:	4643      	mov	r3, r8
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x1fe>
 80004c0:	d106      	bne.n	80004d0 <__udivmoddi4+0x208>
 80004c2:	45ce      	cmp	lr, r9
 80004c4:	d204      	bcs.n	80004d0 <__udivmoddi4+0x208>
 80004c6:	3801      	subs	r0, #1
 80004c8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004cc:	eb68 0307 	sbc.w	r3, r8, r7
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x222>
 80004d2:	ebbe 020c 	subs.w	r2, lr, ip
 80004d6:	eb64 0403 	sbc.w	r4, r4, r3
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	fa22 f301 	lsr.w	r3, r2, r1
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	431e      	orrs	r6, r3
 80004e6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ea:	2100      	movs	r1, #0
 80004ec:	e73e      	b.n	800036c <__udivmoddi4+0xa4>
 80004ee:	fa02 fe03 	lsl.w	lr, r2, r3
 80004f2:	f1c3 0120 	rsb	r1, r3, #32
 80004f6:	fa04 f203 	lsl.w	r2, r4, r3
 80004fa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000504:	fa20 f101 	lsr.w	r1, r0, r1
 8000508:	fa1f f68e 	uxth.w	r6, lr
 800050c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000510:	430a      	orrs	r2, r1
 8000512:	fb07 4410 	mls	r4, r7, r0, r4
 8000516:	0c11      	lsrs	r1, r2, #16
 8000518:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800051c:	fb00 f406 	mul.w	r4, r0, r6
 8000520:	428c      	cmp	r4, r1
 8000522:	d90e      	bls.n	8000542 <__udivmoddi4+0x27a>
 8000524:	eb1e 0101 	adds.w	r1, lr, r1
 8000528:	f100 38ff 	add.w	r8, r0, #4294967295
 800052c:	bf2c      	ite	cs
 800052e:	f04f 0901 	movcs.w	r9, #1
 8000532:	f04f 0900 	movcc.w	r9, #0
 8000536:	428c      	cmp	r4, r1
 8000538:	d902      	bls.n	8000540 <__udivmoddi4+0x278>
 800053a:	f1b9 0f00 	cmp.w	r9, #0
 800053e:	d02c      	beq.n	800059a <__udivmoddi4+0x2d2>
 8000540:	4640      	mov	r0, r8
 8000542:	1b09      	subs	r1, r1, r4
 8000544:	b292      	uxth	r2, r2
 8000546:	fbb1 f4f7 	udiv	r4, r1, r7
 800054a:	fb07 1114 	mls	r1, r7, r4, r1
 800054e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000552:	fb04 f106 	mul.w	r1, r4, r6
 8000556:	4291      	cmp	r1, r2
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x2a2>
 800055a:	eb1e 0202 	adds.w	r2, lr, r2
 800055e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000562:	d201      	bcs.n	8000568 <__udivmoddi4+0x2a0>
 8000564:	4291      	cmp	r1, r2
 8000566:	d815      	bhi.n	8000594 <__udivmoddi4+0x2cc>
 8000568:	4644      	mov	r4, r8
 800056a:	1a52      	subs	r2, r2, r1
 800056c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000570:	e721      	b.n	80003b6 <__udivmoddi4+0xee>
 8000572:	1a86      	subs	r6, r0, r2
 8000574:	eb64 0303 	sbc.w	r3, r4, r3
 8000578:	2001      	movs	r0, #1
 800057a:	e70e      	b.n	800039a <__udivmoddi4+0xd2>
 800057c:	3c02      	subs	r4, #2
 800057e:	4472      	add	r2, lr
 8000580:	e735      	b.n	80003ee <__udivmoddi4+0x126>
 8000582:	3902      	subs	r1, #2
 8000584:	4472      	add	r2, lr
 8000586:	e6d0      	b.n	800032a <__udivmoddi4+0x62>
 8000588:	44f4      	add	ip, lr
 800058a:	3802      	subs	r0, #2
 800058c:	e6e3      	b.n	8000356 <__udivmoddi4+0x8e>
 800058e:	44f4      	add	ip, lr
 8000590:	3802      	subs	r0, #2
 8000592:	e742      	b.n	800041a <__udivmoddi4+0x152>
 8000594:	3c02      	subs	r4, #2
 8000596:	4472      	add	r2, lr
 8000598:	e7e7      	b.n	800056a <__udivmoddi4+0x2a2>
 800059a:	3802      	subs	r0, #2
 800059c:	4471      	add	r1, lr
 800059e:	e7d0      	b.n	8000542 <__udivmoddi4+0x27a>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	443c      	add	r4, r7
 80005a4:	e782      	b.n	80004ac <__udivmoddi4+0x1e4>
 80005a6:	3802      	subs	r0, #2
 80005a8:	443c      	add	r4, r7
 80005aa:	e76a      	b.n	8000482 <__udivmoddi4+0x1ba>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SystemClock_Config>:
 */
#include "RCC_clock.h"


void SystemClock_Config(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b09c      	sub	sp, #112	@ 0x70
 80005b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	2250      	movs	r2, #80	@ 0x50
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f006 fbc6 	bl	8006d50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
 80005d4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d6:	4b2d      	ldr	r3, [pc, #180]	@ (800068c <SystemClock_Config+0xdc>)
 80005d8:	691b      	ldr	r3, [r3, #16]
 80005da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80005de:	4a2b      	ldr	r2, [pc, #172]	@ (800068c <SystemClock_Config+0xdc>)
 80005e0:	f043 0320 	orr.w	r3, r3, #32
 80005e4:	6113      	str	r3, [r2, #16]
 80005e6:	4b29      	ldr	r3, [pc, #164]	@ (800068c <SystemClock_Config+0xdc>)
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005f2:	bf00      	nop
 80005f4:	4b25      	ldr	r3, [pc, #148]	@ (800068c <SystemClock_Config+0xdc>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	f003 0308 	and.w	r3, r3, #8
 80005fc:	2b08      	cmp	r3, #8
 80005fe:	d1f9      	bne.n	80005f4 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000604:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800060e:	2303      	movs	r3, #3
 8000610:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000612:	2303      	movs	r3, #3
 8000614:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000616:	2332      	movs	r3, #50	@ 0x32
 8000618:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800061a:	2302      	movs	r3, #2
 800061c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800061e:	2302      	movs	r3, #2
 8000620:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000622:	2302      	movs	r3, #2
 8000624:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8000626:	230c      	movs	r3, #12
 8000628:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800062a:	2300      	movs	r3, #0
 800062c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0320 	add.w	r3, r7, #32
 8000636:	4618      	mov	r0, r3
 8000638:	f002 f83c 	bl	80026b4 <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x96>
  {
    //Error_Handler();
	while(1);
 8000642:	bf00      	nop
 8000644:	e7fd      	b.n	8000642 <SystemClock_Config+0x92>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	231f      	movs	r3, #31
 8000648:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2303      	movs	r3, #3
 800064c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800065e:	f107 0308 	add.w	r3, r7, #8
 8000662:	2105      	movs	r1, #5
 8000664:	4618      	mov	r0, r3
 8000666:	f002 fc5d 	bl	8002f24 <HAL_RCC_ClockConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0xc4>
  {
    //Error_Handler();
	while(1);
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <SystemClock_Config+0xc0>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000674:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <SystemClock_Config+0xe0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800067c:	4a04      	ldr	r2, [pc, #16]	@ (8000690 <SystemClock_Config+0xe0>)
 800067e:	f043 0320 	orr.w	r3, r3, #32
 8000682:	6013      	str	r3, [r2, #0]
}
 8000684:	bf00      	nop
 8000686:	3770      	adds	r7, #112	@ 0x70
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	44020800 	.word	0x44020800
 8000690:	40022000 	.word	0x40022000

08000694 <MX_GPIO_Init>:
 *      Author: Admin
 */
#include "gpio.h"

void MX_GPIO_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006aa:	4b47      	ldr	r3, [pc, #284]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b0:	4a45      	ldr	r2, [pc, #276]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006ba:	4b43      	ldr	r3, [pc, #268]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c0:	f003 0304 	and.w	r3, r3, #4
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c8:	4b3f      	ldr	r3, [pc, #252]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ce:	4a3e      	ldr	r2, [pc, #248]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006d8:	4b3b      	ldr	r3, [pc, #236]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b38      	ldr	r3, [pc, #224]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ec:	4a36      	ldr	r2, [pc, #216]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006f6:	4b34      	ldr	r3, [pc, #208]	@ (80007c8 <MX_GPIO_Init+0x134>)
 80006f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006fc:	f003 0301 	and.w	r3, r3, #1
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	4b30      	ldr	r3, [pc, #192]	@ (80007c8 <MX_GPIO_Init+0x134>)
 8000706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800070a:	4a2f      	ldr	r2, [pc, #188]	@ (80007c8 <MX_GPIO_Init+0x134>)
 800070c:	f043 0302 	orr.w	r3, r3, #2
 8000710:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000714:	4b2c      	ldr	r3, [pc, #176]	@ (80007c8 <MX_GPIO_Init+0x134>)
 8000716:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2120      	movs	r1, #32
 8000726:	4829      	ldr	r0, [pc, #164]	@ (80007cc <MX_GPIO_Init+0x138>)
 8000728:	f001 ff60 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2108      	movs	r1, #8
 8000730:	4827      	ldr	r0, [pc, #156]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 8000732:	f001 ff5b 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_USER_BUTTON_Pin;
 8000736:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800073c:	4b25      	ldr	r3, [pc, #148]	@ (80007d4 <MX_GPIO_Init+0x140>)
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_BLUE_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	4619      	mov	r1, r3
 800074a:	4823      	ldr	r0, [pc, #140]	@ (80007d8 <MX_GPIO_Init+0x144>)
 800074c:	f001 fdfc 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000750:	2320      	movs	r3, #32
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000754:	2301      	movs	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4819      	ldr	r0, [pc, #100]	@ (80007cc <MX_GPIO_Init+0x138>)
 8000768:	f001 fdee 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800076c:	2308      	movs	r3, #8
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	2301      	movs	r3, #1
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000778:	2300      	movs	r3, #0
 800077a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	4813      	ldr	r0, [pc, #76]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 8000784:	f001 fde0 	bl	8002348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000788:	2320      	movs	r3, #32
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800078c:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_GPIO_Init+0x140>)
 800078e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000790:	2301      	movs	r3, #1
 8000792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000794:	f107 0314 	add.w	r3, r7, #20
 8000798:	4619      	mov	r1, r3
 800079a:	480d      	ldr	r0, [pc, #52]	@ (80007d0 <MX_GPIO_Init+0x13c>)
 800079c:	f001 fdd4 	bl	8002348 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI5_IRQn, 0, 0);
 80007a0:	2200      	movs	r2, #0
 80007a2:	2100      	movs	r1, #0
 80007a4:	2010      	movs	r0, #16
 80007a6:	f000 fe3d 	bl	8001424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 80007aa:	2010      	movs	r0, #16
 80007ac:	f000 fe54 	bl	8001458 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2100      	movs	r1, #0
 80007b4:	2018      	movs	r0, #24
 80007b6:	f000 fe35 	bl	8001424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80007ba:	2018      	movs	r0, #24
 80007bc:	f000 fe4c 	bl	8001458 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007c0:	bf00      	nop
 80007c2:	3728      	adds	r7, #40	@ 0x28
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	44020c00 	.word	0x44020c00
 80007cc:	42020000 	.word	0x42020000
 80007d0:	42020400 	.word	0x42020400
 80007d4:	10210000 	.word	0x10210000
 80007d8:	42020800 	.word	0x42020800

080007dc <main>:
CAN_SET CAN_Payload;

/* Start -----------------------------------------------*/

int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
   HAL_Init();
 80007e2:	f000 fc85 	bl	80010f0 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 80007e6:	f7ff fee3 	bl	80005b0 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ea:	f7ff ff53 	bl	8000694 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80007ee:	f000 f827 	bl	8000840 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 80007f2:	f000 fc07 	bl	8001004 <MX_USART3_UART_Init>

  //CAN_Payload.dataTx[0] = 0x0;
  for(uint8_t i = 0 ; i < 8 ;i++){
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]
 80007fa:	e008      	b.n	800080e <main+0x32>
  	  CAN_Payload.dataTx[i] = 0xFF;
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000838 <main+0x5c>)
 8000800:	4413      	add	r3, r2
 8000802:	22ff      	movs	r2, #255	@ 0xff
 8000804:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  for(uint8_t i = 0 ; i < 8 ;i++){
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	3301      	adds	r3, #1
 800080c:	71fb      	strb	r3, [r7, #7]
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	2b07      	cmp	r3, #7
 8000812:	d9f3      	bls.n	80007fc <main+0x20>
    }

  while (1)
  {
	  if (flag == 1){
 8000814:	4b09      	ldr	r3, [pc, #36]	@ (800083c <main+0x60>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	2b01      	cmp	r3, #1
 800081c:	d1fa      	bne.n	8000814 <main+0x38>
		  HAL_Delay(1);
 800081e:	2001      	movs	r0, #1
 8000820:	f000 fd24 	bl	800126c <HAL_Delay>
		  Print_CAN_Error();
 8000824:	f000 f8ec 	bl	8000a00 <Print_CAN_Error>
		  Check_CAN_ErrorCnt();
 8000828:	f000 f93e 	bl	8000aa8 <Check_CAN_ErrorCnt>
		  Check_CAN_Protocol_Status();
 800082c:	f000 f95e 	bl	8000aec <Check_CAN_Protocol_Status>
		  flag = 0;
 8000830:	4b02      	ldr	r3, [pc, #8]	@ (800083c <main+0x60>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
	  if (flag == 1){
 8000836:	e7ed      	b.n	8000814 <main+0x38>
 8000838:	20000180 	.word	0x20000180
 800083c:	2000017c 	.word	0x2000017c

08000840 <MX_FDCAN1_Init>:
//	     }
  }
}

static void MX_FDCAN1_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000844:	4b28      	ldr	r3, [pc, #160]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000846:	4a29      	ldr	r2, [pc, #164]	@ (80008ec <MX_FDCAN1_Init+0xac>)
 8000848:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800084a:	4b27      	ldr	r3, [pc, #156]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 800084c:	2200      	movs	r2, #0
 800084e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000850:	4b25      	ldr	r3, [pc, #148]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000856:	4b24      	ldr	r3, [pc, #144]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000858:	2200      	movs	r2, #0
 800085a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800085c:	4b22      	ldr	r3, [pc, #136]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 800085e:	2200      	movs	r2, #0
 8000860:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000862:	4b21      	ldr	r3, [pc, #132]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000864:	2200      	movs	r2, #0
 8000866:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000868:	4b1f      	ldr	r3, [pc, #124]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 800086a:	2200      	movs	r2, #0
 800086c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 25;
 800086e:	4b1e      	ldr	r3, [pc, #120]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000870:	2219      	movs	r2, #25
 8000872:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000874:	4b1c      	ldr	r3, [pc, #112]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000876:	2201      	movs	r2, #1
 8000878:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800087a:	4b1b      	ldr	r3, [pc, #108]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 800087c:	220d      	movs	r2, #13
 800087e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000880:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000882:	2202      	movs	r2, #2
 8000884:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000886:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000888:	2201      	movs	r2, #1
 800088a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800088c:	4b16      	ldr	r3, [pc, #88]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 800088e:	2201      	movs	r2, #1
 8000890:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 8000894:	2201      	movs	r2, #1
 8000896:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000898:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 800089a:	2201      	movs	r2, #1
 800089c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800089e:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80008a4:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80008aa:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80008b0:	480d      	ldr	r0, [pc, #52]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 80008b2:	f000 ff35 	bl	8001720 <HAL_FDCAN_Init>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80008bc:	f000 f94c 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80008c0:	4809      	ldr	r0, [pc, #36]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 80008c2:	f001 f887 	bl	80019d4 <HAL_FDCAN_Start>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_FDCAN1_Init+0x90>
  	 /* Notification Error */
  	Error_Handler();
 80008cc:	f000 f944 	bl	8000b58 <Error_Handler>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80008d0:	2200      	movs	r2, #0
 80008d2:	2101      	movs	r1, #1
 80008d4:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <MX_FDCAN1_Init+0xa8>)
 80008d6:	f001 f9f1 	bl	8001cbc <HAL_FDCAN_ActivateNotification>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_FDCAN1_Init+0xa4>
  {
	/* Notification Error */
	Error_Handler();
 80008e0:	f000 f93a 	bl	8000b58 <Error_Handler>
  }
 // HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, 0);
  /* USER CODE END FDCAN1_Init 2 */
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000084 	.word	0x20000084
 80008ec:	4000a400 	.word	0x4000a400

080008f0 <Test_Ack>:

void Test_Ack(){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	CAN_Payload.msgID = 0x12F;
 80008f4:	4b03      	ldr	r3, [pc, #12]	@ (8000904 <Test_Ack+0x14>)
 80008f6:	f240 122f 	movw	r2, #303	@ 0x12f
 80008fa:	64da      	str	r2, [r3, #76]	@ 0x4c
	//CAN_Payload.msgID = 0x000;
	TX_Send_CAN();
 80008fc:	f000 f804 	bl	8000908 <TX_Send_CAN>
}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000180 	.word	0x20000180

08000908 <TX_Send_CAN>:


void TX_Send_CAN(){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0

    /* ----- Prepare CAN data --------------------------------------- */
    CAN_Payload.TxHeader.IdType = FDCAN_STANDARD_ID;
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <TX_Send_CAN+0x5c>)
 800090e:	2200      	movs	r2, #0
 8000910:	605a      	str	r2, [r3, #4]
    CAN_Payload.TxHeader.Identifier = CAN_Payload.msgID; //CAN_Payload.msgID
 8000912:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	4a13      	ldr	r2, [pc, #76]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000918:	6013      	str	r3, [r2, #0]
    CAN_Payload.TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800091a:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <TX_Send_CAN+0x5c>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
    CAN_Payload.TxHeader.DataLength = FDCAN_DLC_BYTES_8;        // 8-byte payloaD
 8000920:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000922:	2208      	movs	r2, #8
 8000924:	60da      	str	r2, [r3, #12]
    CAN_Payload.TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000926:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
    CAN_Payload.TxHeader.BitRateSwitch = FDCAN_BRS_OFF;         // Disable BRS
 800092c:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <TX_Send_CAN+0x5c>)
 800092e:	2200      	movs	r2, #0
 8000930:	615a      	str	r2, [r3, #20]
    CAN_Payload.TxHeader.FDFormat = FDCAN_CLASSIC_CAN;          // Use Classical CAN frame
 8000932:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
    CAN_Payload.TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000938:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <TX_Send_CAN+0x5c>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
    CAN_Payload.TxHeader.MessageMarker = 0;
 800093e:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]

    CAN_Payload.dataTx[0] ^= 1;
 8000944:	4b07      	ldr	r3, [pc, #28]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000946:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800094a:	f083 0301 	eor.w	r3, r3, #1
 800094e:	b2da      	uxtb	r2, r3
 8000950:	4b04      	ldr	r3, [pc, #16]	@ (8000964 <TX_Send_CAN+0x5c>)
 8000952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &CAN_Payload.TxHeader,CAN_Payload.dataTx)!= HAL_OK)
 8000956:	4a04      	ldr	r2, [pc, #16]	@ (8000968 <TX_Send_CAN+0x60>)
 8000958:	4902      	ldr	r1, [pc, #8]	@ (8000964 <TX_Send_CAN+0x5c>)
 800095a:	4804      	ldr	r0, [pc, #16]	@ (800096c <TX_Send_CAN+0x64>)
 800095c:	f001 f862 	bl	8001a24 <HAL_FDCAN_AddMessageToTxFifoQ>
    {
      /*do not thing */
    }

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000180 	.word	0x20000180
 8000968:	200001d0 	.word	0x200001d0
 800096c:	20000084 	.word	0x20000084

08000970 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_5) {
 800097a:	88fb      	ldrh	r3, [r7, #6]
 800097c:	2b20      	cmp	r3, #32
 800097e:	d104      	bne.n	800098a <HAL_GPIO_EXTI_Falling_Callback+0x1a>
#ifdef NODE_A
		Test_Ack();
 8000980:	f7ff ffb6 	bl	80008f0 <Test_Ack>
		flag = 1;
 8000984:	4b03      	ldr	r3, [pc, #12]	@ (8000994 <HAL_GPIO_EXTI_Falling_Callback+0x24>)
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
			//SetFilter(0xAAA,0x000);
			}
			counter ^= 1;
#endif
	}
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	2000017c 	.word	0x2000017c

08000998 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d014      	beq.n	80009d6 <HAL_FDCAN_RxFifo0Callback+0x3e>
	{
		/* Retreive Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &CAN_Payload.RxHeader,CAN_Payload.dataRx) != HAL_OK)
 80009ac:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <HAL_FDCAN_RxFifo0Callback+0x58>)
 80009ae:	4a11      	ldr	r2, [pc, #68]	@ (80009f4 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 80009b0:	2140      	movs	r1, #64	@ 0x40
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f001 f87a 	bl	8001aac <HAL_FDCAN_GetRxMessage>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			/* Reception Error */
			Error_Handler();
 80009be:	f000 f8cb 	bl	8000b58 <Error_Handler>
		}
		if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80009c2:	2200      	movs	r2, #0
 80009c4:	2101      	movs	r1, #1
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f001 f978 	bl	8001cbc <HAL_FDCAN_ActivateNotification>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <HAL_FDCAN_RxFifo0Callback+0x3e>
		{
			/* Notification Error */
			Error_Handler();
 80009d2:	f000 f8c1 	bl	8000b58 <Error_Handler>
		}
	}
	if(CAN_Payload.dataRx[0] == 0x1){
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80009d8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d103      	bne.n	80009e8 <HAL_FDCAN_RxFifo0Callback+0x50>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80009e0:	2120      	movs	r1, #32
 80009e2:	4806      	ldr	r0, [pc, #24]	@ (80009fc <HAL_FDCAN_RxFifo0Callback+0x64>)
 80009e4:	f001 fe1a 	bl	800261c <HAL_GPIO_TogglePin>
	}
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	200001d8 	.word	0x200001d8
 80009f4:	200001a4 	.word	0x200001a4
 80009f8:	20000180 	.word	0x20000180
 80009fc:	42020000 	.word	0x42020000

08000a00 <Print_CAN_Error>:

void Print_CAN_Error(void) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
    uint32_t lec = (FDCAN1->PSR) & 0x7; /*Last error code*/
 8000a06:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <Print_CAN_Error+0x84>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	607b      	str	r3, [r7, #4]

    switch (lec) {
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2b07      	cmp	r3, #7
 8000a14:	d832      	bhi.n	8000a7c <Print_CAN_Error+0x7c>
 8000a16:	a201      	add	r2, pc, #4	@ (adr r2, 8000a1c <Print_CAN_Error+0x1c>)
 8000a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a1c:	08000a3d 	.word	0x08000a3d
 8000a20:	08000a45 	.word	0x08000a45
 8000a24:	08000a4d 	.word	0x08000a4d
 8000a28:	08000a55 	.word	0x08000a55
 8000a2c:	08000a5d 	.word	0x08000a5d
 8000a30:	08000a65 	.word	0x08000a65
 8000a34:	08000a6d 	.word	0x08000a6d
 8000a38:	08000a75 	.word	0x08000a75
        case 0b000:
            printf("No CAN error occurred\r\n");
 8000a3c:	4812      	ldr	r0, [pc, #72]	@ (8000a88 <Print_CAN_Error+0x88>)
 8000a3e:	f006 f8a7 	bl	8006b90 <puts>
            break;
 8000a42:	e01b      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b001:
            printf("Stuff error\r\n");
 8000a44:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <Print_CAN_Error+0x8c>)
 8000a46:	f006 f8a3 	bl	8006b90 <puts>
            break;
 8000a4a:	e017      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b010:
            printf("Form error\r\n");
 8000a4c:	4810      	ldr	r0, [pc, #64]	@ (8000a90 <Print_CAN_Error+0x90>)
 8000a4e:	f006 f89f 	bl	8006b90 <puts>
            break;
 8000a52:	e013      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b011:
            printf("Ack error\r\n");
 8000a54:	480f      	ldr	r0, [pc, #60]	@ (8000a94 <Print_CAN_Error+0x94>)
 8000a56:	f006 f89b 	bl	8006b90 <puts>
            break;
 8000a5a:	e00f      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b100:
            printf("Bit error ->Bit1 error:\r\n");
 8000a5c:	480e      	ldr	r0, [pc, #56]	@ (8000a98 <Print_CAN_Error+0x98>)
 8000a5e:	f006 f897 	bl	8006b90 <puts>
            break;
 8000a62:	e00b      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b101:
            printf("Bit error ->Bit0 error\r\n");
 8000a64:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <Print_CAN_Error+0x9c>)
 8000a66:	f006 f893 	bl	8006b90 <puts>
            break;
 8000a6a:	e007      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b110:
            printf("CRC error: CRC mismatch on received frame\r\n");
 8000a6c:	480c      	ldr	r0, [pc, #48]	@ (8000aa0 <Print_CAN_Error+0xa0>)
 8000a6e:	f006 f88f 	bl	8006b90 <puts>
            break;
 8000a72:	e003      	b.n	8000a7c <Print_CAN_Error+0x7c>
        case 0b111:
            printf("LEC unchanged: No event since last read\r\n"); /*When read lec it reset to 111*/
 8000a74:	480b      	ldr	r0, [pc, #44]	@ (8000aa4 <Print_CAN_Error+0xa4>)
 8000a76:	f006 f88b 	bl	8006b90 <puts>
            break;
 8000a7a:	bf00      	nop
    }
}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	4000a400 	.word	0x4000a400
 8000a88:	08007894 	.word	0x08007894
 8000a8c:	080078ac 	.word	0x080078ac
 8000a90:	080078bc 	.word	0x080078bc
 8000a94:	080078c8 	.word	0x080078c8
 8000a98:	080078d4 	.word	0x080078d4
 8000a9c:	080078f0 	.word	0x080078f0
 8000aa0:	08007908 	.word	0x08007908
 8000aa4:	08007934 	.word	0x08007934

08000aa8 <Check_CAN_ErrorCnt>:

void Check_CAN_ErrorCnt(void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0

    uint8_t TEC = FDCAN1->ECR & 0xFF;         /*Transmit Error Counter: bits [7:0]*/
 8000aae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <Check_CAN_ErrorCnt+0x38>)
 8000ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab2:	71fb      	strb	r3, [r7, #7]
    uint8_t REC = (FDCAN1->ECR >> 8) & 0x7F;  /* Receive Error Counter: bits [14:8]*/
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae0 <Check_CAN_ErrorCnt+0x38>)
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab8:	0a1b      	lsrs	r3, r3, #8
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ac0:	71bb      	strb	r3, [r7, #6]

    printf("Transmit Error Counter (TEC): %d\r\n", TEC);
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4807      	ldr	r0, [pc, #28]	@ (8000ae4 <Check_CAN_ErrorCnt+0x3c>)
 8000ac8:	f005 fffa 	bl	8006ac0 <iprintf>
    printf("Receive Error Counter (REC) : %d\r\n", REC); /*max 0-127*/
 8000acc:	79bb      	ldrb	r3, [r7, #6]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4805      	ldr	r0, [pc, #20]	@ (8000ae8 <Check_CAN_ErrorCnt+0x40>)
 8000ad2:	f005 fff5 	bl	8006ac0 <iprintf>

}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	4000a400 	.word	0x4000a400
 8000ae4:	08007960 	.word	0x08007960
 8000ae8:	08007984 	.word	0x08007984

08000aec <Check_CAN_Protocol_Status>:

void Check_CAN_Protocol_Status(void){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /*Bus-Off check*/
  if (FDCAN1->PSR & FDCAN_PSR_BO) {
 8000af0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <Check_CAN_Protocol_Status+0x38>)
 8000af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <Check_CAN_Protocol_Status+0x18>
        printf("CAN Status: BUS-OFF\r\n\n");
 8000afc:	480a      	ldr	r0, [pc, #40]	@ (8000b28 <Check_CAN_Protocol_Status+0x3c>)
 8000afe:	f006 f847 	bl	8006b90 <puts>
  }
  // Active mode
  else {
      printf("CAN Status: ERROR ACTIVE\r\n\n");
  }
}
 8000b02:	e00c      	b.n	8000b1e <Check_CAN_Protocol_Status+0x32>
  else if (FDCAN1->PSR & FDCAN_PSR_EP) {
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <Check_CAN_Protocol_Status+0x38>)
 8000b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b08:	f003 0320 	and.w	r3, r3, #32
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d003      	beq.n	8000b18 <Check_CAN_Protocol_Status+0x2c>
      printf("CAN Status: ERROR PASSIVE\r\n\n");
 8000b10:	4806      	ldr	r0, [pc, #24]	@ (8000b2c <Check_CAN_Protocol_Status+0x40>)
 8000b12:	f006 f83d 	bl	8006b90 <puts>
}
 8000b16:	e002      	b.n	8000b1e <Check_CAN_Protocol_Status+0x32>
      printf("CAN Status: ERROR ACTIVE\r\n\n");
 8000b18:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <Check_CAN_Protocol_Status+0x44>)
 8000b1a:	f006 f839 	bl	8006b90 <puts>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	4000a400 	.word	0x4000a400
 8000b28:	080079a8 	.word	0x080079a8
 8000b2c:	080079c0 	.word	0x080079c0
 8000b30:	080079dc 	.word	0x080079dc

08000b34 <__io_putchar>:

int __io_putchar(int ch)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1,1000);
 8000b3c:	1d39      	adds	r1, r7, #4
 8000b3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b42:	2201      	movs	r2, #1
 8000b44:	4803      	ldr	r0, [pc, #12]	@ (8000b54 <__io_putchar+0x20>)
 8000b46:	f004 fe51 	bl	80057ec <HAL_UART_Transmit>
    return ch;
 8000b4a:	687b      	ldr	r3, [r7, #4]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200000e8 	.word	0x200000e8

08000b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b5c:	b672      	cpsid	i
}
 8000b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <Error_Handler+0x8>

08000b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
	...

08000b74 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b0ac      	sub	sp, #176	@ 0xb0
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b8c:	f107 0310 	add.w	r3, r7, #16
 8000b90:	2288      	movs	r2, #136	@ 0x88
 8000b92:	2100      	movs	r1, #0
 8000b94:	4618      	mov	r0, r3
 8000b96:	f006 f8db 	bl	8006d50 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a2a      	ldr	r2, [pc, #168]	@ (8000c48 <HAL_FDCAN_MspInit+0xd4>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d14d      	bne.n	8000c40 <HAL_FDCAN_MspInit+0xcc>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ba4:	f04f 0200 	mov.w	r2, #0
 8000ba8:	f04f 0304 	mov.w	r3, #4
 8000bac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bb6:	f107 0310 	add.w	r3, r7, #16
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f002 fcf4 	bl	80035a8 <HAL_RCCEx_PeriphCLKConfig>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000bc6:	f7ff ffc7 	bl	8000b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000bca:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <HAL_FDCAN_MspInit+0xd8>)
 8000bcc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bd0:	4a1e      	ldr	r2, [pc, #120]	@ (8000c4c <HAL_FDCAN_MspInit+0xd8>)
 8000bd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bd6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000bda:	4b1c      	ldr	r3, [pc, #112]	@ (8000c4c <HAL_FDCAN_MspInit+0xd8>)
 8000bdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000be0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be8:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <HAL_FDCAN_MspInit+0xd8>)
 8000bea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bee:	4a17      	ldr	r2, [pc, #92]	@ (8000c4c <HAL_FDCAN_MspInit+0xd8>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <HAL_FDCAN_MspInit+0xd8>)
 8000bfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bfe:	f003 0304 	and.w	r3, r3, #4
 8000c02:	60bb      	str	r3, [r7, #8]
 8000c04:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PC6     ------> FDCAN1_RX
    PC7     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c06:	23c0      	movs	r3, #192	@ 0xc0
 8000c08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c1e:	2309      	movs	r3, #9
 8000c20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c24:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4809      	ldr	r0, [pc, #36]	@ (8000c50 <HAL_FDCAN_MspInit+0xdc>)
 8000c2c:	f001 fb8c 	bl	8002348 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2100      	movs	r1, #0
 8000c34:	2027      	movs	r0, #39	@ 0x27
 8000c36:	f000 fbf5 	bl	8001424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c3a:	2027      	movs	r0, #39	@ 0x27
 8000c3c:	f000 fc0c 	bl	8001458 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000c40:	bf00      	nop
 8000c42:	37b0      	adds	r7, #176	@ 0xb0
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	4000a400 	.word	0x4000a400
 8000c4c:	44020c00 	.word	0x44020c00
 8000c50:	42020800 	.word	0x42020800

08000c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b0ac      	sub	sp, #176	@ 0xb0
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	2288      	movs	r2, #136	@ 0x88
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f006 f86b 	bl	8006d50 <memset>
  if(huart->Instance==USART3)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a2a      	ldr	r2, [pc, #168]	@ (8000d28 <HAL_UART_MspInit+0xd4>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d14c      	bne.n	8000d1e <HAL_UART_MspInit+0xca>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c84:	f04f 0204 	mov.w	r2, #4
 8000c88:	f04f 0300 	mov.w	r3, #0
 8000c8c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000c90:	2300      	movs	r3, #0
 8000c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c94:	f107 0310 	add.w	r3, r7, #16
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f002 fc85 	bl	80035a8 <HAL_RCCEx_PeriphCLKConfig>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000ca4:	f7ff ff58 	bl	8000b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ca8:	4b20      	ldr	r3, [pc, #128]	@ (8000d2c <HAL_UART_MspInit+0xd8>)
 8000caa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000cae:	4a1f      	ldr	r2, [pc, #124]	@ (8000d2c <HAL_UART_MspInit+0xd8>)
 8000cb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cb4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d2c <HAL_UART_MspInit+0xd8>)
 8000cba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000cbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	4b19      	ldr	r3, [pc, #100]	@ (8000d2c <HAL_UART_MspInit+0xd8>)
 8000cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ccc:	4a17      	ldr	r2, [pc, #92]	@ (8000d2c <HAL_UART_MspInit+0xd8>)
 8000cce:	f043 0301 	orr.w	r3, r3, #1
 8000cd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000cd6:	4b15      	ldr	r3, [pc, #84]	@ (8000d2c <HAL_UART_MspInit+0xd8>)
 8000cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	60bb      	str	r3, [r7, #8]
 8000ce2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA3     ------> USART3_RX
    PA4     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8000ce4:	2318      	movs	r3, #24
 8000ce6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cea:	2302      	movs	r3, #2
 8000cec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8000cfc:	230d      	movs	r3, #13
 8000cfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d06:	4619      	mov	r1, r3
 8000d08:	4809      	ldr	r0, [pc, #36]	@ (8000d30 <HAL_UART_MspInit+0xdc>)
 8000d0a:	f001 fb1d 	bl	8002348 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	203c      	movs	r0, #60	@ 0x3c
 8000d14:	f000 fb86 	bl	8001424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d18:	203c      	movs	r0, #60	@ 0x3c
 8000d1a:	f000 fb9d 	bl	8001458 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d1e:	bf00      	nop
 8000d20:	37b0      	adds	r7, #176	@ 0xb0
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40004800 	.word	0x40004800
 8000d2c:	44020c00 	.word	0x44020c00
 8000d30:	42020000 	.word	0x42020000

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <NMI_Handler+0x4>

08000d3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <HardFault_Handler+0x4>

08000d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <MemManage_Handler+0x4>

08000d4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <BusFault_Handler+0x4>

08000d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <UsageFault_Handler+0x4>

08000d5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr

08000d86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d8a:	f000 fa4f 	bl	800122c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000d96:	2020      	movs	r0, #32
 8000d98:	f001 fc5a 	bl	8002650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_BLUE_USER_BUTTON_Pin);
 8000da4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000da8:	f001 fc52 	bl	8002650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000db4:	4802      	ldr	r0, [pc, #8]	@ (8000dc0 <FDCAN1_IT0_IRQHandler+0x10>)
 8000db6:	f001 f867 	bl	8001e88 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000084 	.word	0x20000084

08000dc4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000dc8:	4802      	ldr	r0, [pc, #8]	@ (8000dd4 <USART3_IRQHandler+0x10>)
 8000dca:	f004 fdad 	bl	8005928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200000e8 	.word	0x200000e8

08000dd8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	e00a      	b.n	8000e00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dea:	f3af 8000 	nop.w
 8000dee:	4601      	mov	r1, r0
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	1c5a      	adds	r2, r3, #1
 8000df4:	60ba      	str	r2, [r7, #8]
 8000df6:	b2ca      	uxtb	r2, r1
 8000df8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	697a      	ldr	r2, [r7, #20]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	dbf0      	blt.n	8000dea <_read+0x12>
  }

  return len;
 8000e08:	687b      	ldr	r3, [r7, #4]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b086      	sub	sp, #24
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	60f8      	str	r0, [r7, #12]
 8000e1a:	60b9      	str	r1, [r7, #8]
 8000e1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
 8000e22:	e009      	b.n	8000e38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	1c5a      	adds	r2, r3, #1
 8000e28:	60ba      	str	r2, [r7, #8]
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fe81 	bl	8000b34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	3301      	adds	r3, #1
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	697a      	ldr	r2, [r7, #20]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	dbf1      	blt.n	8000e24 <_write+0x12>
  }
  return len;
 8000e40:	687b      	ldr	r3, [r7, #4]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3718      	adds	r7, #24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <_close>:

int _close(int file)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e62:	b480      	push	{r7}
 8000e64:	b083      	sub	sp, #12
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
 8000e6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e72:	605a      	str	r2, [r3, #4]
  return 0;
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <_isatty>:

int _isatty(int file)
{
 8000e82:	b480      	push	{r7}
 8000e84:	b083      	sub	sp, #12
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e8a:	2301      	movs	r3, #1
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
	...

08000eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ebc:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <_sbrk+0x5c>)
 8000ebe:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <_sbrk+0x60>)
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ec8:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <_sbrk+0x64>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d102      	bne.n	8000ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed0:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <_sbrk+0x64>)
 8000ed2:	4a12      	ldr	r2, [pc, #72]	@ (8000f1c <_sbrk+0x68>)
 8000ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <_sbrk+0x64>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d207      	bcs.n	8000ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee4:	f005 ff82 	bl	8006dec <__errno>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	220c      	movs	r2, #12
 8000eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef2:	e009      	b.n	8000f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef4:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efa:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	4a05      	ldr	r2, [pc, #20]	@ (8000f18 <_sbrk+0x64>)
 8000f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f06:	68fb      	ldr	r3, [r7, #12]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20008000 	.word	0x20008000
 8000f14:	00000400 	.word	0x00000400
 8000f18:	200001e0 	.word	0x200001e0
 8000f1c:	20000338 	.word	0x20000338

08000f20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f26:	4b30      	ldr	r3, [pc, #192]	@ (8000fe8 <SystemInit+0xc8>)
 8000f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f2c:	4a2e      	ldr	r2, [pc, #184]	@ (8000fe8 <SystemInit+0xc8>)
 8000f2e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f32:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000f36:	4b2d      	ldr	r3, [pc, #180]	@ (8000fec <SystemInit+0xcc>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fec <SystemInit+0xcc>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000f42:	4b2a      	ldr	r3, [pc, #168]	@ (8000fec <SystemInit+0xcc>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000f48:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <SystemInit+0xcc>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4927      	ldr	r1, [pc, #156]	@ (8000fec <SystemInit+0xcc>)
 8000f4e:	4b28      	ldr	r3, [pc, #160]	@ (8000ff0 <SystemInit+0xd0>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000f54:	4b25      	ldr	r3, [pc, #148]	@ (8000fec <SystemInit+0xcc>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000f5a:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <SystemInit+0xcc>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000f60:	4b22      	ldr	r3, [pc, #136]	@ (8000fec <SystemInit+0xcc>)
 8000f62:	4a24      	ldr	r2, [pc, #144]	@ (8000ff4 <SystemInit+0xd4>)
 8000f64:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000f66:	4b21      	ldr	r3, [pc, #132]	@ (8000fec <SystemInit+0xcc>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fec <SystemInit+0xcc>)
 8000f6e:	4a21      	ldr	r2, [pc, #132]	@ (8000ff4 <SystemInit+0xd4>)
 8000f70:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000f72:	4b1e      	ldr	r3, [pc, #120]	@ (8000fec <SystemInit+0xcc>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000f78:	4b1c      	ldr	r3, [pc, #112]	@ (8000fec <SystemInit+0xcc>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fec <SystemInit+0xcc>)
 8000f7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000f84:	4b19      	ldr	r3, [pc, #100]	@ (8000fec <SystemInit+0xcc>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f8a:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <SystemInit+0xc8>)
 8000f8c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f90:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000f92:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <SystemInit+0xd8>)
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000f9a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000fa2:	d003      	beq.n	8000fac <SystemInit+0x8c>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000faa:	d117      	bne.n	8000fdc <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000fac:	4b12      	ldr	r3, [pc, #72]	@ (8000ff8 <SystemInit+0xd8>)
 8000fae:	69db      	ldr	r3, [r3, #28]
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d005      	beq.n	8000fc4 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <SystemInit+0xd8>)
 8000fba:	4a10      	ldr	r2, [pc, #64]	@ (8000ffc <SystemInit+0xdc>)
 8000fbc:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <SystemInit+0xd8>)
 8000fc0:	4a0f      	ldr	r2, [pc, #60]	@ (8001000 <SystemInit+0xe0>)
 8000fc2:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <SystemInit+0xd8>)
 8000fc6:	69db      	ldr	r3, [r3, #28]
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff8 <SystemInit+0xd8>)
 8000fca:	f043 0302 	orr.w	r3, r3, #2
 8000fce:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <SystemInit+0xd8>)
 8000fd2:	69db      	ldr	r3, [r3, #28]
 8000fd4:	4a08      	ldr	r2, [pc, #32]	@ (8000ff8 <SystemInit+0xd8>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	61d3      	str	r3, [r2, #28]
  }
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000ed00 	.word	0xe000ed00
 8000fec:	44020c00 	.word	0x44020c00
 8000ff0:	fae2eae3 	.word	0xfae2eae3
 8000ff4:	01010280 	.word	0x01010280
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	08192a3b 	.word	0x08192a3b
 8001000:	4c5d6e7f 	.word	0x4c5d6e7f

08001004 <MX_USART3_UART_Init>:
#include "uart.h"

extern UART_HandleTypeDef huart3;

void MX_USART3_UART_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001008:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 800100a:	4a23      	ldr	r2, [pc, #140]	@ (8001098 <MX_USART3_UART_Init+0x94>)
 800100c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800100e:	4b21      	ldr	r3, [pc, #132]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001010:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001014:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001016:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800101c:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001022:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001024:	2200      	movs	r2, #0
 8001026:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001028:	4b1a      	ldr	r3, [pc, #104]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 800102a:	220c      	movs	r2, #12
 800102c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001034:	4b17      	ldr	r3, [pc, #92]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001036:	2200      	movs	r2, #0
 8001038:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800103a:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001040:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001042:	2200      	movs	r2, #0
 8001044:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001046:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001048:	2200      	movs	r2, #0
 800104a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800104c:	4811      	ldr	r0, [pc, #68]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 800104e:	f004 fb7d 	bl	800574c <HAL_UART_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_USART3_UART_Init+0x58>
  {
	  //Error_Handler();
	  	while(1);
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <MX_USART3_UART_Init+0x54>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800105c:	2100      	movs	r1, #0
 800105e:	480d      	ldr	r0, [pc, #52]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001060:	f005 fba1 	bl	80067a6 <HAL_UARTEx_SetTxFifoThreshold>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_USART3_UART_Init+0x6a>
  {
	  //Error_Handler();
	  	while(1);
 800106a:	bf00      	nop
 800106c:	e7fd      	b.n	800106a <MX_USART3_UART_Init+0x66>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800106e:	2100      	movs	r1, #0
 8001070:	4808      	ldr	r0, [pc, #32]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001072:	f005 fbd6 	bl	8006822 <HAL_UARTEx_SetRxFifoThreshold>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_USART3_UART_Init+0x7c>
  {
	  //Error_Handler();
	  	while(1);
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <MX_USART3_UART_Init+0x78>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001080:	4804      	ldr	r0, [pc, #16]	@ (8001094 <MX_USART3_UART_Init+0x90>)
 8001082:	f005 fb57 	bl	8006734 <HAL_UARTEx_DisableFifoMode>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_USART3_UART_Init+0x8c>
  {
	  //Error_Handler();
	  	while(1);
 800108c:	bf00      	nop
 800108e:	e7fd      	b.n	800108c <MX_USART3_UART_Init+0x88>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200000e8 	.word	0x200000e8
 8001098:	40004800 	.word	0x40004800

0800109c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800109c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010d4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80010a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80010a2:	e003      	b.n	80010ac <LoopCopyDataInit>

080010a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80010a4:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80010a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80010a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80010aa:	3104      	adds	r1, #4

080010ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80010ac:	480b      	ldr	r0, [pc, #44]	@ (80010dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80010ae:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80010b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80010b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80010b4:	d3f6      	bcc.n	80010a4 <CopyDataInit>
	ldr	r2, =_sbss
 80010b6:	4a0b      	ldr	r2, [pc, #44]	@ (80010e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80010b8:	e002      	b.n	80010c0 <LoopFillZerobss>

080010ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80010ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80010bc:	f842 3b04 	str.w	r3, [r2], #4

080010c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80010c0:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <LoopForever+0x16>)
	cmp	r2, r3
 80010c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80010c4:	d3f9      	bcc.n	80010ba <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010c6:	f7ff ff2b 	bl	8000f20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010ca:	f005 fe95 	bl	8006df8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010ce:	f7ff fb85 	bl	80007dc <main>

080010d2 <LoopForever>:

LoopForever:
    b LoopForever
 80010d2:	e7fe      	b.n	80010d2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80010d4:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80010d8:	08007a8c 	.word	0x08007a8c
	ldr	r0, =_sdata
 80010dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80010e0:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 80010e4:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 80010e8:	20000334 	.word	0x20000334

080010ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010ec:	e7fe      	b.n	80010ec <ADC1_IRQHandler>
	...

080010f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010f4:	2003      	movs	r0, #3
 80010f6:	f000 f98a 	bl	800140e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80010fa:	f002 f8cb 	bl	8003294 <HAL_RCC_GetSysClockFreq>
 80010fe:	4602      	mov	r2, r0
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <HAL_Init+0x44>)
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	f003 030f 	and.w	r3, r3, #15
 8001108:	490b      	ldr	r1, [pc, #44]	@ (8001138 <HAL_Init+0x48>)
 800110a:	5ccb      	ldrb	r3, [r1, r3]
 800110c:	fa22 f303 	lsr.w	r3, r2, r3
 8001110:	4a0a      	ldr	r2, [pc, #40]	@ (800113c <HAL_Init+0x4c>)
 8001112:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001114:	2004      	movs	r0, #4
 8001116:	f000 f9cf 	bl	80014b8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800111a:	200f      	movs	r0, #15
 800111c:	f000 f810 	bl	8001140 <HAL_InitTick>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e002      	b.n	8001130 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800112a:	f7ff fd1b 	bl	8000b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	bd80      	pop	{r7, pc}
 8001134:	44020c00 	.word	0x44020c00
 8001138:	080079f8 	.word	0x080079f8
 800113c:	20000000 	.word	0x20000000

08001140 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800114c:	4b33      	ldr	r3, [pc, #204]	@ (800121c <HAL_InitTick+0xdc>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d101      	bne.n	8001158 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e05c      	b.n	8001212 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001158:	4b31      	ldr	r3, [pc, #196]	@ (8001220 <HAL_InitTick+0xe0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	2b04      	cmp	r3, #4
 8001162:	d10c      	bne.n	800117e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001164:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <HAL_InitTick+0xe4>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b2c      	ldr	r3, [pc, #176]	@ (800121c <HAL_InitTick+0xdc>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001172:	fbb3 f3f1 	udiv	r3, r3, r1
 8001176:	fbb2 f3f3 	udiv	r3, r2, r3
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	e037      	b.n	80011ee <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800117e:	f000 f9f3 	bl	8001568 <HAL_SYSTICK_GetCLKSourceConfig>
 8001182:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	2b02      	cmp	r3, #2
 8001188:	d023      	beq.n	80011d2 <HAL_InitTick+0x92>
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	2b02      	cmp	r3, #2
 800118e:	d82d      	bhi.n	80011ec <HAL_InitTick+0xac>
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d003      	beq.n	800119e <HAL_InitTick+0x5e>
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d00d      	beq.n	80011b8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800119c:	e026      	b.n	80011ec <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800119e:	4b21      	ldr	r3, [pc, #132]	@ (8001224 <HAL_InitTick+0xe4>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <HAL_InitTick+0xdc>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80011ac:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b4:	60fb      	str	r3, [r7, #12]
        break;
 80011b6:	e01a      	b.n	80011ee <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_InitTick+0xdc>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80011c6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80011ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ce:	60fb      	str	r3, [r7, #12]
        break;
 80011d0:	e00d      	b.n	80011ee <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80011d2:	4b12      	ldr	r3, [pc, #72]	@ (800121c <HAL_InitTick+0xdc>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80011e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e8:	60fb      	str	r3, [r7, #12]
        break;
 80011ea:	e000      	b.n	80011ee <HAL_InitTick+0xae>
        break;
 80011ec:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f000 f940 	bl	8001474 <HAL_SYSTICK_Config>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e009      	b.n	8001212 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011fe:	2200      	movs	r2, #0
 8001200:	6879      	ldr	r1, [r7, #4]
 8001202:	f04f 30ff 	mov.w	r0, #4294967295
 8001206:	f000 f90d 	bl	8001424 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800120a:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <HAL_InitTick+0xe8>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000008 	.word	0x20000008
 8001220:	e000e010 	.word	0xe000e010
 8001224:	20000000 	.word	0x20000000
 8001228:	20000004 	.word	0x20000004

0800122c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <HAL_IncTick+0x20>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <HAL_IncTick+0x24>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <HAL_IncTick+0x24>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000008 	.word	0x20000008
 8001250:	200001e4 	.word	0x200001e4

08001254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return uwTick;
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <HAL_GetTick+0x14>)
 800125a:	681b      	ldr	r3, [r3, #0]
}
 800125c:	4618      	mov	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	200001e4 	.word	0x200001e4

0800126c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001274:	f7ff ffee 	bl	8001254 <HAL_GetTick>
 8001278:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001284:	d005      	beq.n	8001292 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001286:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <HAL_Delay+0x44>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	461a      	mov	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4413      	add	r3, r2
 8001290:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001292:	bf00      	nop
 8001294:	f7ff ffde 	bl	8001254 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d8f7      	bhi.n	8001294 <HAL_Delay+0x28>
  {
  }
}
 80012a4:	bf00      	nop
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000008 	.word	0x20000008

080012b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c4:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012d0:	4013      	ands	r3, r2
 80012d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012e6:	4a04      	ldr	r2, [pc, #16]	@ (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	60d3      	str	r3, [r2, #12]
}
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001300:	4b04      	ldr	r3, [pc, #16]	@ (8001314 <__NVIC_GetPriorityGrouping+0x18>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	f003 0307 	and.w	r3, r3, #7
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001322:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001326:	2b00      	cmp	r3, #0
 8001328:	db0b      	blt.n	8001342 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	f003 021f 	and.w	r2, r3, #31
 8001330:	4907      	ldr	r1, [pc, #28]	@ (8001350 <__NVIC_EnableIRQ+0x38>)
 8001332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	2001      	movs	r0, #1
 800133a:	fa00 f202 	lsl.w	r2, r0, r2
 800133e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000e100 	.word	0xe000e100

08001354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001360:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001364:	2b00      	cmp	r3, #0
 8001366:	db0a      	blt.n	800137e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	490c      	ldr	r1, [pc, #48]	@ (80013a0 <__NVIC_SetPriority+0x4c>)
 800136e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001372:	0112      	lsls	r2, r2, #4
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	440b      	add	r3, r1
 8001378:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800137c:	e00a      	b.n	8001394 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4908      	ldr	r1, [pc, #32]	@ (80013a4 <__NVIC_SetPriority+0x50>)
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	3b04      	subs	r3, #4
 800138c:	0112      	lsls	r2, r2, #4
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	440b      	add	r3, r1
 8001392:	761a      	strb	r2, [r3, #24]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	@ 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	bf28      	it	cs
 80013c6:	2304      	movcs	r3, #4
 80013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3304      	adds	r3, #4
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d902      	bls.n	80013d8 <NVIC_EncodePriority+0x30>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3b03      	subs	r3, #3
 80013d6:	e000      	b.n	80013da <NVIC_EncodePriority+0x32>
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	f04f 32ff 	mov.w	r2, #4294967295
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43d9      	mvns	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	4313      	orrs	r3, r2
         );
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	@ 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff ff4c 	bl	80012b4 <__NVIC_SetPriorityGrouping>
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
 8001430:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001432:	f7ff ff63 	bl	80012fc <__NVIC_GetPriorityGrouping>
 8001436:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	68b9      	ldr	r1, [r7, #8]
 800143c:	6978      	ldr	r0, [r7, #20]
 800143e:	f7ff ffb3 	bl	80013a8 <NVIC_EncodePriority>
 8001442:	4602      	mov	r2, r0
 8001444:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001448:	4611      	mov	r1, r2
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff ff82 	bl	8001354 <__NVIC_SetPriority>
}
 8001450:	bf00      	nop
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001462:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff56 	bl	8001318 <__NVIC_EnableIRQ>
}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001484:	d301      	bcc.n	800148a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001486:	2301      	movs	r3, #1
 8001488:	e00d      	b.n	80014a6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800148a:	4a0a      	ldr	r2, [pc, #40]	@ (80014b4 <HAL_SYSTICK_Config+0x40>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3b01      	subs	r3, #1
 8001490:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001492:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <HAL_SYSTICK_Config+0x40>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <HAL_SYSTICK_Config+0x40>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a05      	ldr	r2, [pc, #20]	@ (80014b4 <HAL_SYSTICK_Config+0x40>)
 800149e:	f043 0303 	orr.w	r3, r3, #3
 80014a2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	e000e010 	.word	0xe000e010

080014b8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	d844      	bhi.n	8001550 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80014c6:	a201      	add	r2, pc, #4	@ (adr r2, 80014cc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80014c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014cc:	080014ef 	.word	0x080014ef
 80014d0:	0800150d 	.word	0x0800150d
 80014d4:	0800152f 	.word	0x0800152f
 80014d8:	08001551 	.word	0x08001551
 80014dc:	080014e1 	.word	0x080014e1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014e6:	f043 0304 	orr.w	r3, r3, #4
 80014ea:	6013      	str	r3, [r2, #0]
      break;
 80014ec:	e031      	b.n	8001552 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80014ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80014f4:	f023 0304 	bic.w	r3, r3, #4
 80014f8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80014fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80014fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001500:	4a18      	ldr	r2, [pc, #96]	@ (8001564 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001502:	f023 030c 	bic.w	r3, r3, #12
 8001506:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800150a:	e022      	b.n	8001552 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a13      	ldr	r2, [pc, #76]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001512:	f023 0304 	bic.w	r3, r3, #4
 8001516:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800151a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800151e:	f023 030c 	bic.w	r3, r3, #12
 8001522:	4a10      	ldr	r2, [pc, #64]	@ (8001564 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001524:	f043 0304 	orr.w	r3, r3, #4
 8001528:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800152c:	e011      	b.n	8001552 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800152e:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a0b      	ldr	r2, [pc, #44]	@ (8001560 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001534:	f023 0304 	bic.w	r3, r3, #4
 8001538:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800153c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001540:	f023 030c 	bic.w	r3, r3, #12
 8001544:	4a07      	ldr	r2, [pc, #28]	@ (8001564 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001546:	f043 0308 	orr.w	r3, r3, #8
 800154a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800154e:	e000      	b.n	8001552 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001550:	bf00      	nop
  }
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	e000e010 	.word	0xe000e010
 8001564:	44020c00 	.word	0x44020c00

08001568 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800156e:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	2b00      	cmp	r3, #0
 8001578:	d002      	beq.n	8001580 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800157a:	2304      	movs	r3, #4
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	e01e      	b.n	80015be <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001580:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001582:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	2b08      	cmp	r3, #8
 8001590:	d00f      	beq.n	80015b2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	2b08      	cmp	r3, #8
 8001596:	d80f      	bhi.n	80015b8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d003      	beq.n	80015ac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80015a4:	e008      	b.n	80015b8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
        break;
 80015aa:	e008      	b.n	80015be <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80015ac:	2301      	movs	r3, #1
 80015ae:	607b      	str	r3, [r7, #4]
        break;
 80015b0:	e005      	b.n	80015be <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80015b2:	2302      	movs	r3, #2
 80015b4:	607b      	str	r3, [r7, #4]
        break;
 80015b6:	e002      	b.n	80015be <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]
        break;
 80015bc:	bf00      	nop
    }
  }
  return systick_source;
 80015be:	687b      	ldr	r3, [r7, #4]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000e010 	.word	0xe000e010
 80015d0:	44020c00 	.word	0x44020c00

080015d4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80015dc:	f7ff fe3a 	bl	8001254 <HAL_GetTick>
 80015e0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d101      	bne.n	80015ec <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e06b      	b.n	80016c4 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d008      	beq.n	800160a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2220      	movs	r2, #32
 80015fc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e05c      	b.n	80016c4 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	695a      	ldr	r2, [r3, #20]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f042 0204 	orr.w	r2, r2, #4
 8001618:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2205      	movs	r2, #5
 800161e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001622:	e020      	b.n	8001666 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001624:	f7ff fe16 	bl	8001254 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b05      	cmp	r3, #5
 8001630:	d919      	bls.n	8001666 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	f043 0210 	orr.w	r2, r3, #16
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2203      	movs	r2, #3
 8001642:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800164a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800164e:	2b00      	cmp	r3, #0
 8001650:	d003      	beq.n	800165a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001656:	2201      	movs	r2, #1
 8001658:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e02e      	b.n	80016c4 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0d7      	beq.n	8001624 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	695a      	ldr	r2, [r3, #20]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0202 	orr.w	r2, r2, #2
 8001682:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2204      	movs	r2, #4
 8001688:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001694:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2201      	movs	r2, #1
 800169a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d007      	beq.n	80016ba <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016ae:	2201      	movs	r2, #1
 80016b0:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2200      	movs	r2, #0
 80016b8:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e019      	b.n	8001712 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d004      	beq.n	80016f4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2220      	movs	r2, #32
 80016ee:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e00e      	b.n	8001712 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2204      	movs	r2, #4
 80016f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6812      	ldr	r2, [r2, #0]
 8001706:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e147      	b.n	80019c2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d106      	bne.n	800174c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fa14 	bl	8000b74 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	699a      	ldr	r2, [r3, #24]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0210 	bic.w	r2, r2, #16
 800175a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800175c:	f7ff fd7a 	bl	8001254 <HAL_GetTick>
 8001760:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001762:	e012      	b.n	800178a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001764:	f7ff fd76 	bl	8001254 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b0a      	cmp	r3, #10
 8001770:	d90b      	bls.n	800178a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001776:	f043 0201 	orr.w	r2, r3, #1
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2203      	movs	r2, #3
 8001782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e11b      	b.n	80019c2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0308 	and.w	r3, r3, #8
 8001794:	2b08      	cmp	r3, #8
 8001796:	d0e5      	beq.n	8001764 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	699a      	ldr	r2, [r3, #24]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f042 0201 	orr.w	r2, r2, #1
 80017a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017a8:	f7ff fd54 	bl	8001254 <HAL_GetTick>
 80017ac:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80017ae:	e012      	b.n	80017d6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80017b0:	f7ff fd50 	bl	8001254 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b0a      	cmp	r3, #10
 80017bc:	d90b      	bls.n	80017d6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c2:	f043 0201 	orr.w	r2, r3, #1
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2203      	movs	r2, #3
 80017ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e0f5      	b.n	80019c2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0e5      	beq.n	80017b0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	699a      	ldr	r2, [r3, #24]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 0202 	orr.w	r2, r2, #2
 80017f2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a74      	ldr	r2, [pc, #464]	@ (80019cc <HAL_FDCAN_Init+0x2ac>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d103      	bne.n	8001806 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80017fe:	4a74      	ldr	r2, [pc, #464]	@ (80019d0 <HAL_FDCAN_Init+0x2b0>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7c1b      	ldrb	r3, [r3, #16]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d108      	bne.n	8001820 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	699a      	ldr	r2, [r3, #24]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800181c:	619a      	str	r2, [r3, #24]
 800181e:	e007      	b.n	8001830 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	699a      	ldr	r2, [r3, #24]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800182e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	7c5b      	ldrb	r3, [r3, #17]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d108      	bne.n	800184a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	699a      	ldr	r2, [r3, #24]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001846:	619a      	str	r2, [r3, #24]
 8001848:	e007      	b.n	800185a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	699a      	ldr	r2, [r3, #24]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001858:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	7c9b      	ldrb	r3, [r3, #18]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d108      	bne.n	8001874 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	699a      	ldr	r2, [r3, #24]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001870:	619a      	str	r2, [r3, #24]
 8001872:	e007      	b.n	8001884 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	699a      	ldr	r2, [r3, #24]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001882:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	430a      	orrs	r2, r1
 8001898:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	699a      	ldr	r2, [r3, #24]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80018a8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	691a      	ldr	r2, [r3, #16]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f022 0210 	bic.w	r2, r2, #16
 80018b8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d108      	bne.n	80018d4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	699a      	ldr	r2, [r3, #24]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f042 0204 	orr.w	r2, r2, #4
 80018d0:	619a      	str	r2, [r3, #24]
 80018d2:	e02c      	b.n	800192e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d028      	beq.n	800192e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d01c      	beq.n	800191e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	699a      	ldr	r2, [r3, #24]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80018f2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	691a      	ldr	r2, [r3, #16]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f042 0210 	orr.w	r2, r2, #16
 8001902:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	2b03      	cmp	r3, #3
 800190a:	d110      	bne.n	800192e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	699a      	ldr	r2, [r3, #24]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f042 0220 	orr.w	r2, r2, #32
 800191a:	619a      	str	r2, [r3, #24]
 800191c:	e007      	b.n	800192e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	699a      	ldr	r2, [r3, #24]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f042 0220 	orr.w	r2, r2, #32
 800192c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	3b01      	subs	r3, #1
 8001934:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	3b01      	subs	r3, #1
 800193c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800193e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001946:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	3b01      	subs	r3, #1
 8001950:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001956:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001958:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001962:	d115      	bne.n	8001990 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001968:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800196e:	3b01      	subs	r3, #1
 8001970:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001972:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001978:	3b01      	subs	r3, #1
 800197a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800197c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001984:	3b01      	subs	r3, #1
 8001986:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800198c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800198e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f000 fbfc 	bl	80021a4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	4000a400 	.word	0x4000a400
 80019d0:	4000a500 	.word	0x4000a500

080019d4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d110      	bne.n	8001a0a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2202      	movs	r2, #2
 80019ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	699a      	ldr	r2, [r3, #24]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0201 	bic.w	r2, r2, #1
 80019fe:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001a06:	2300      	movs	r3, #0
 8001a08:	e006      	b.n	8001a18 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0e:	f043 0204 	orr.w	r2, r3, #4
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
  }
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d12c      	bne.n	8001a96 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d007      	beq.n	8001a5c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a50:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e023      	b.n	8001aa4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001a64:	0c1b      	lsrs	r3, r3, #16
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f000 fbec 	bl	8002250 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	fa01 f202 	lsl.w	r2, r1, r2
 8001a84:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	409a      	lsls	r2, r3
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e006      	b.n	8001aa4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9a:	f043 0208 	orr.w	r2, r3, #8
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
  }
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b08b      	sub	sp, #44	@ 0x2c
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
 8001ab8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001ac4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001ac6:	7efb      	ldrb	r3, [r7, #27]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	f040 80e8 	bne.w	8001c9e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	2b40      	cmp	r3, #64	@ 0x40
 8001ad2:	d137      	bne.n	8001b44 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001adc:	f003 030f 	and.w	r3, r3, #15
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d107      	bne.n	8001af4 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e0db      	b.n	8001cac <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001afc:	0e1b      	lsrs	r3, r3, #24
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d10a      	bne.n	8001b1c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b0e:	0a5b      	lsrs	r3, r3, #9
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d101      	bne.n	8001b1c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	f003 0303 	and.w	r3, r3, #3
 8001b2a:	69fa      	ldr	r2, [r7, #28]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001b34:	69fa      	ldr	r2, [r7, #28]
 8001b36:	4613      	mov	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	4413      	add	r3, r2
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	440b      	add	r3, r1
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b42:	e036      	b.n	8001bb2 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b4c:	f003 030f 	and.w	r3, r3, #15
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d107      	bne.n	8001b64 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e0a3      	b.n	8001cac <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b6c:	0e1b      	lsrs	r3, r3, #24
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d10a      	bne.n	8001b8c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b7e:	0a1b      	lsrs	r3, r3, #8
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b94:	0a1b      	lsrs	r3, r3, #8
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	69fa      	ldr	r2, [r7, #28]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001ba4:	69fa      	ldr	r2, [r7, #28]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	4413      	add	r3, r2
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	440b      	add	r3, r1
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d107      	bne.n	8001bd6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	0c9b      	lsrs	r3, r3, #18
 8001bcc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	e005      	b.n	8001be2 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	0c1b      	lsrs	r3, r3, #16
 8001c10:	f003 020f 	and.w	r2, r3, #15
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	0e1b      	lsrs	r3, r3, #24
 8001c36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	0fda      	lsrs	r2, r3, #31
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4a:	3304      	adds	r3, #4
 8001c4c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c50:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	623b      	str	r3, [r7, #32]
 8001c56:	e00a      	b.n	8001c6e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	441a      	add	r2, r3
 8001c5e:	6839      	ldr	r1, [r7, #0]
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	440b      	add	r3, r1
 8001c64:	7812      	ldrb	r2, [r2, #0]
 8001c66:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001c68:	6a3b      	ldr	r3, [r7, #32]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	623b      	str	r3, [r7, #32]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	4a11      	ldr	r2, [pc, #68]	@ (8001cb8 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001c74:	5cd3      	ldrb	r3, [r2, r3]
 8001c76:	461a      	mov	r2, r3
 8001c78:	6a3b      	ldr	r3, [r7, #32]
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d3ec      	bcc.n	8001c58 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b40      	cmp	r3, #64	@ 0x40
 8001c82:	d105      	bne.n	8001c90 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	69fa      	ldr	r2, [r7, #28]
 8001c8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8001c8e:	e004      	b.n	8001c9a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	69fa      	ldr	r2, [r7, #28]
 8001c96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	e006      	b.n	8001cac <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca2:	f043 0208 	orr.w	r2, r3, #8
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
  }
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	372c      	adds	r7, #44	@ 0x2c
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	08007a10 	.word	0x08007a10

08001cbc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b087      	sub	sp, #28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001cce:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d003      	beq.n	8001cde <HAL_FDCAN_ActivateNotification+0x22>
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	f040 80c8 	bne.w	8001e6e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d004      	beq.n	8001cfa <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d03b      	beq.n	8001d72 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d004      	beq.n	8001d0e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d031      	beq.n	8001d72 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d004      	beq.n	8001d22 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	f003 0304 	and.w	r3, r3, #4
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d027      	beq.n	8001d72 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d004      	beq.n	8001d36 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d01d      	beq.n	8001d72 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d004      	beq.n	8001d4a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	f003 0310 	and.w	r3, r3, #16
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d013      	beq.n	8001d72 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d004      	beq.n	8001d5e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	f003 0320 	and.w	r3, r3, #32
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d009      	beq.n	8001d72 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d00c      	beq.n	8001d82 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d107      	bne.n	8001d82 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f042 0201 	orr.w	r2, r2, #1
 8001d80:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d004      	beq.n	8001d96 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d13b      	bne.n	8001e0e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d004      	beq.n	8001daa <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d131      	bne.n	8001e0e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d004      	beq.n	8001dbe <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d127      	bne.n	8001e0e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d004      	beq.n	8001dd2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d11d      	bne.n	8001e0e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d004      	beq.n	8001de6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d113      	bne.n	8001e0e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d004      	beq.n	8001dfa <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	f003 0320 	and.w	r3, r3, #32
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d109      	bne.n	8001e0e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00c      	beq.n	8001e1e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d007      	beq.n	8001e1e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f042 0202 	orr.w	r2, r2, #2
 8001e1c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d009      	beq.n	8001e3c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d009      	beq.n	8001e5a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68ba      	ldr	r2, [r7, #8]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e006      	b.n	8001e7c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e72:	f043 0202 	orr.w	r2, r3, #2
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
  }
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	371c      	adds	r7, #28
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08c      	sub	sp, #48	@ 0x30
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e96:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ec6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ede:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001ee2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eea:	6a3a      	ldr	r2, [r7, #32]
 8001eec:	4013      	ands	r3, r2
 8001eee:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ef6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001efa:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f02:	69fa      	ldr	r2, [r7, #28]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f16:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00b      	beq.n	8001f3a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2240      	movs	r2, #64	@ 0x40
 8001f32:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 f916 	bl	8002166 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d019      	beq.n	8001f78 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d014      	beq.n	8001f78 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f56:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f6e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001f70:	6939      	ldr	r1, [r7, #16]
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f8d8 	bl	8002128 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d007      	beq.n	8001f8e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f84:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 f8a2 	bl	80020d2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f9a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7fe fcfa 	bl	8000998 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fb0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001fb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 f897 	bl	80020e8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d00c      	beq.n	8001fde <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fd6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f000 f890 	bl	80020fe <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d018      	beq.n	800201a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d013      	beq.n	800201a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ffa:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4013      	ands	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2280      	movs	r2, #128	@ 0x80
 8002010:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002012:	68f9      	ldr	r1, [r7, #12]
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f000 f87c 	bl	8002112 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d00c      	beq.n	800203e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d007      	beq.n	800203e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002036:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f880 	bl	800213e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00c      	beq.n	8002062 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d007      	beq.n	8002062 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800205a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f000 f878 	bl	8002152 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00f      	beq.n	800208c <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800207e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002084:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d007      	beq.n	80020a2 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	69fa      	ldr	r2, [r7, #28]
 8002098:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800209a:	69f9      	ldr	r1, [r7, #28]
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f876 	bl	800218e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80020a2:	6a3b      	ldr	r3, [r7, #32]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d009      	beq.n	80020bc <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6a3a      	ldr	r2, [r7, #32]
 80020ae:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80020b4:	6a3b      	ldr	r3, [r7, #32]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d002      	beq.n	80020ca <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f858 	bl	800217a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80020ca:	bf00      	nop
 80020cc:	3730      	adds	r7, #48	@ 0x30
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
 8002196:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80021ac:	4b27      	ldr	r3, [pc, #156]	@ (800224c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80021ae:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021be:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021c6:	041a      	lsls	r2, r3, #16
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021e4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ec:	061a      	lsls	r2, r3, #24
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	e005      	b.n	8002232 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	3304      	adds	r3, #4
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	429a      	cmp	r2, r3
 800223c:	d3f3      	bcc.n	8002226 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800223e:	bf00      	nop
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	4000ac00 	.word	0x4000ac00

08002250 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002250:	b480      	push	{r7}
 8002252:	b089      	sub	sp, #36	@ 0x24
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
 800225c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10a      	bne.n	800227c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800226e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002276:	4313      	orrs	r3, r2
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	e00a      	b.n	8002292 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002284:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800228a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800228c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002290:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800229c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80022a2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80022a8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	4613      	mov	r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	4413      	add	r3, r2
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	440b      	add	r3, r1
 80022c4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	69fa      	ldr	r2, [r7, #28]
 80022ca:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	3304      	adds	r3, #4
 80022d0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	3304      	adds	r3, #4
 80022dc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	e020      	b.n	8002326 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	3303      	adds	r3, #3
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	4413      	add	r3, r2
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	3302      	adds	r3, #2
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	440b      	add	r3, r1
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80022fc:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	3301      	adds	r3, #1
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	440b      	add	r3, r1
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800230a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	440a      	add	r2, r1
 8002312:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002314:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	3304      	adds	r3, #4
 800231e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	3304      	adds	r3, #4
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	4a06      	ldr	r2, [pc, #24]	@ (8002344 <FDCAN_CopyMessageToRAM+0xf4>)
 800232c:	5cd3      	ldrb	r3, [r2, r3]
 800232e:	461a      	mov	r2, r3
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	4293      	cmp	r3, r2
 8002334:	d3d6      	bcc.n	80022e4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8002336:	bf00      	nop
 8002338:	bf00      	nop
 800233a:	3724      	adds	r7, #36	@ 0x24
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	08007a10 	.word	0x08007a10

08002348 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002356:	e136      	b.n	80025c6 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	2101      	movs	r1, #1
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	fa01 f303 	lsl.w	r3, r1, r3
 8002364:	4013      	ands	r3, r2
 8002366:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 8128 	beq.w	80025c0 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b02      	cmp	r3, #2
 8002376:	d003      	beq.n	8002380 <HAL_GPIO_Init+0x38>
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b12      	cmp	r3, #18
 800237e:	d125      	bne.n	80023cc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	08da      	lsrs	r2, r3, #3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3208      	adds	r2, #8
 8002388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800238c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	220f      	movs	r2, #15
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	4013      	ands	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	f003 020f 	and.w	r2, r3, #15
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	08da      	lsrs	r2, r3, #3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3208      	adds	r2, #8
 80023c6:	6979      	ldr	r1, [r7, #20]
 80023c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	2203      	movs	r2, #3
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	697a      	ldr	r2, [r7, #20]
 80023e0:	4013      	ands	r3, r2
 80023e2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 0203 	and.w	r2, r3, #3
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d00b      	beq.n	8002420 <HAL_GPIO_Init+0xd8>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d007      	beq.n	8002420 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002414:	2b11      	cmp	r3, #17
 8002416:	d003      	beq.n	8002420 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b12      	cmp	r3, #18
 800241e:	d130      	bne.n	8002482 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	2203      	movs	r2, #3
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	4013      	ands	r3, r2
 8002436:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	4313      	orrs	r3, r2
 8002448:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002456:	2201      	movs	r2, #1
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43db      	mvns	r3, r3
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	4013      	ands	r3, r2
 8002464:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	091b      	lsrs	r3, r3, #4
 800246c:	f003 0201 	and.w	r2, r3, #1
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4313      	orrs	r3, r2
 800247a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b03      	cmp	r3, #3
 8002488:	d017      	beq.n	80024ba <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	2203      	movs	r2, #3
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	4013      	ands	r3, r2
 80024a0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d07c      	beq.n	80025c0 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80024c6:	4a47      	ldr	r2, [pc, #284]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	089b      	lsrs	r3, r3, #2
 80024cc:	3318      	adds	r3, #24
 80024ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d2:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	f003 0303 	and.w	r3, r3, #3
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	220f      	movs	r2, #15
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4013      	ands	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	0a9a      	lsrs	r2, r3, #10
 80024ee:	4b3e      	ldr	r3, [pc, #248]	@ (80025e8 <HAL_GPIO_Init+0x2a0>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	f002 0203 	and.w	r2, r2, #3
 80024f8:	00d2      	lsls	r2, r2, #3
 80024fa:	4093      	lsls	r3, r2
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	4313      	orrs	r3, r2
 8002500:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002502:	4938      	ldr	r1, [pc, #224]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	089b      	lsrs	r3, r3, #2
 8002508:	3318      	adds	r3, #24
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002510:	4b34      	ldr	r3, [pc, #208]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	43db      	mvns	r3, r3
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	4013      	ands	r3, r2
 800251e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d003      	beq.n	8002534 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4313      	orrs	r3, r2
 8002532:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002534:	4a2b      	ldr	r2, [pc, #172]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800253a:	4b2a      	ldr	r3, [pc, #168]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	43db      	mvns	r3, r3
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	4013      	ands	r3, r2
 8002548:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4313      	orrs	r3, r2
 800255c:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800255e:	4a21      	ldr	r2, [pc, #132]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002564:	4b1f      	ldr	r3, [pc, #124]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 8002566:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800256a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	43db      	mvns	r3, r3
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	4013      	ands	r3, r2
 8002574:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800258a:	4a16      	ldr	r2, [pc, #88]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002592:	4b14      	ldr	r3, [pc, #80]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 8002594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002598:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43db      	mvns	r3, r3
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	4013      	ands	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80025b8:	4a0a      	ldr	r2, [pc, #40]	@ (80025e4 <HAL_GPIO_Init+0x29c>)
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	3301      	adds	r3, #1
 80025c4:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	fa22 f303 	lsr.w	r3, r2, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f47f aec1 	bne.w	8002358 <HAL_GPIO_Init+0x10>
  }
}
 80025d6:	bf00      	nop
 80025d8:	bf00      	nop
 80025da:	371c      	adds	r7, #28
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	44022000 	.word	0x44022000
 80025e8:	002f7f7f 	.word	0x002f7f7f

080025ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
 80025f8:	4613      	mov	r3, r2
 80025fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025fc:	787b      	ldrb	r3, [r7, #1]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002602:	887a      	ldrh	r2, [r7, #2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002608:	e002      	b.n	8002610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800262e:	887a      	ldrh	r2, [r7, #2]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4013      	ands	r3, r2
 8002634:	041a      	lsls	r2, r3, #16
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	43d9      	mvns	r1, r3
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	400b      	ands	r3, r1
 800263e:	431a      	orrs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	619a      	str	r2, [r3, #24]
}
 8002644:	bf00      	nop
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800265a:	4b0f      	ldr	r3, [pc, #60]	@ (8002698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800265c:	68da      	ldr	r2, [r3, #12]
 800265e:	88fb      	ldrh	r3, [r7, #6]
 8002660:	4013      	ands	r3, r2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d006      	beq.n	8002674 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002666:	4a0c      	ldr	r2, [pc, #48]	@ (8002698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800266c:	88fb      	ldrh	r3, [r7, #6]
 800266e:	4618      	mov	r0, r3
 8002670:	f000 f814 	bl	800269c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	88fb      	ldrh	r3, [r7, #6]
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002680:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002686:	88fb      	ldrh	r3, [r7, #6]
 8002688:	4618      	mov	r0, r3
 800268a:	f7fe f971 	bl	8000970 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	44022000 	.word	0x44022000

0800269c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
	...

080026b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d102      	bne.n	80026c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	f000 bc28 	b.w	8002f18 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c8:	4b94      	ldr	r3, [pc, #592]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	f003 0318 	and.w	r3, r3, #24
 80026d0:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80026d2:	4b92      	ldr	r3, [pc, #584]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80026d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d6:	f003 0303 	and.w	r3, r3, #3
 80026da:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0310 	and.w	r3, r3, #16
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d05b      	beq.n	80027a0 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	2b08      	cmp	r3, #8
 80026ec:	d005      	beq.n	80026fa <HAL_RCC_OscConfig+0x46>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	2b18      	cmp	r3, #24
 80026f2:	d114      	bne.n	800271e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d111      	bne.n	800271e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d102      	bne.n	8002708 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	f000 bc08 	b.w	8002f18 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002708:	4b84      	ldr	r3, [pc, #528]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	041b      	lsls	r3, r3, #16
 8002716:	4981      	ldr	r1, [pc, #516]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002718:	4313      	orrs	r3, r2
 800271a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800271c:	e040      	b.n	80027a0 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d023      	beq.n	800276e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002726:	4b7d      	ldr	r3, [pc, #500]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a7c      	ldr	r2, [pc, #496]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800272c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002732:	f7fe fd8f 	bl	8001254 <HAL_GetTick>
 8002736:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800273a:	f7fe fd8b 	bl	8001254 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e3e5      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800274c:	4b73      	ldr	r3, [pc, #460]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002754:	2b00      	cmp	r3, #0
 8002756:	d0f0      	beq.n	800273a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002758:	4b70      	ldr	r3, [pc, #448]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	041b      	lsls	r3, r3, #16
 8002766:	496d      	ldr	r1, [pc, #436]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002768:	4313      	orrs	r3, r2
 800276a:	618b      	str	r3, [r1, #24]
 800276c:	e018      	b.n	80027a0 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800276e:	4b6b      	ldr	r3, [pc, #428]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a6a      	ldr	r2, [pc, #424]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002774:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277a:	f7fe fd6b 	bl	8001254 <HAL_GetTick>
 800277e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002782:	f7fe fd67 	bl	8001254 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e3c1      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002794:	4b61      	ldr	r3, [pc, #388]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1f0      	bne.n	8002782 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 80a0 	beq.w	80028ee <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	2b10      	cmp	r3, #16
 80027b2:	d005      	beq.n	80027c0 <HAL_RCC_OscConfig+0x10c>
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	2b18      	cmp	r3, #24
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	2b03      	cmp	r3, #3
 80027be:	d106      	bne.n	80027ce <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f040 8092 	bne.w	80028ee <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e3a4      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027d6:	d106      	bne.n	80027e6 <HAL_RCC_OscConfig+0x132>
 80027d8:	4b50      	ldr	r3, [pc, #320]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a4f      	ldr	r2, [pc, #316]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80027de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e2:	6013      	str	r3, [r2, #0]
 80027e4:	e058      	b.n	8002898 <HAL_RCC_OscConfig+0x1e4>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d112      	bne.n	8002814 <HAL_RCC_OscConfig+0x160>
 80027ee:	4b4b      	ldr	r3, [pc, #300]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a4a      	ldr	r2, [pc, #296]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80027f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	4b48      	ldr	r3, [pc, #288]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a47      	ldr	r2, [pc, #284]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002800:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	4b45      	ldr	r3, [pc, #276]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a44      	ldr	r2, [pc, #272]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800280c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	e041      	b.n	8002898 <HAL_RCC_OscConfig+0x1e4>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800281c:	d112      	bne.n	8002844 <HAL_RCC_OscConfig+0x190>
 800281e:	4b3f      	ldr	r3, [pc, #252]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a3e      	ldr	r2, [pc, #248]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	4b3c      	ldr	r3, [pc, #240]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a3b      	ldr	r2, [pc, #236]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002830:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	4b39      	ldr	r3, [pc, #228]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a38      	ldr	r2, [pc, #224]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800283c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	e029      	b.n	8002898 <HAL_RCC_OscConfig+0x1e4>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800284c:	d112      	bne.n	8002874 <HAL_RCC_OscConfig+0x1c0>
 800284e:	4b33      	ldr	r3, [pc, #204]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a32      	ldr	r2, [pc, #200]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002854:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	4b30      	ldr	r3, [pc, #192]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a2f      	ldr	r2, [pc, #188]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002860:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	4b2d      	ldr	r3, [pc, #180]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a2c      	ldr	r2, [pc, #176]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800286c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002870:	6013      	str	r3, [r2, #0]
 8002872:	e011      	b.n	8002898 <HAL_RCC_OscConfig+0x1e4>
 8002874:	4b29      	ldr	r3, [pc, #164]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a28      	ldr	r2, [pc, #160]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800287a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	4b26      	ldr	r3, [pc, #152]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a25      	ldr	r2, [pc, #148]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	4b23      	ldr	r3, [pc, #140]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a22      	ldr	r2, [pc, #136]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 8002892:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d013      	beq.n	80028c8 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a0:	f7fe fcd8 	bl	8001254 <HAL_GetTick>
 80028a4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80028a8:	f7fe fcd4 	bl	8001254 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	@ 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e32e      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ba:	4b18      	ldr	r3, [pc, #96]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0x1f4>
 80028c6:	e012      	b.n	80028ee <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c8:	f7fe fcc4 	bl	8001254 <HAL_GetTick>
 80028cc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80028d0:	f7fe fcc0 	bl	8001254 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	@ 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e31a      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e2:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <HAL_RCC_OscConfig+0x268>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f0      	bne.n	80028d0 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 809a 	beq.w	8002a30 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d005      	beq.n	800290e <HAL_RCC_OscConfig+0x25a>
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	2b18      	cmp	r3, #24
 8002906:	d149      	bne.n	800299c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d146      	bne.n	800299c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d104      	bne.n	8002920 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e2fe      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
 800291a:	bf00      	nop
 800291c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d11c      	bne.n	8002960 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002926:	4b9a      	ldr	r3, [pc, #616]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0218 	and.w	r2, r3, #24
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	429a      	cmp	r2, r3
 8002934:	d014      	beq.n	8002960 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002936:	4b96      	ldr	r3, [pc, #600]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 0218 	bic.w	r2, r3, #24
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	4993      	ldr	r1, [pc, #588]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002944:	4313      	orrs	r3, r2
 8002946:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002948:	f000 fdd0 	bl	80034ec <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800294c:	4b91      	ldr	r3, [pc, #580]	@ (8002b94 <HAL_RCC_OscConfig+0x4e0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f7fe fbf5 	bl	8001140 <HAL_InitTick>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e2db      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002960:	f7fe fc78 	bl	8001254 <HAL_GetTick>
 8002964:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002966:	e008      	b.n	800297a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002968:	f7fe fc74 	bl	8001254 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e2ce      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800297a:	4b85      	ldr	r3, [pc, #532]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0f0      	beq.n	8002968 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002986:	4b82      	ldr	r3, [pc, #520]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	041b      	lsls	r3, r3, #16
 8002994:	497e      	ldr	r1, [pc, #504]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002996:	4313      	orrs	r3, r2
 8002998:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800299a:	e049      	b.n	8002a30 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d02c      	beq.n	80029fe <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80029a4:	4b7a      	ldr	r3, [pc, #488]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f023 0218 	bic.w	r2, r3, #24
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	4977      	ldr	r1, [pc, #476]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80029b6:	4b76      	ldr	r3, [pc, #472]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a75      	ldr	r2, [pc, #468]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c2:	f7fe fc47 	bl	8001254 <HAL_GetTick>
 80029c6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80029ca:	f7fe fc43 	bl	8001254 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e29d      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0f0      	beq.n	80029ca <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80029e8:	4b69      	ldr	r3, [pc, #420]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	041b      	lsls	r3, r3, #16
 80029f6:	4966      	ldr	r1, [pc, #408]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	610b      	str	r3, [r1, #16]
 80029fc:	e018      	b.n	8002a30 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029fe:	4b64      	ldr	r3, [pc, #400]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a63      	ldr	r2, [pc, #396]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a04:	f023 0301 	bic.w	r3, r3, #1
 8002a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0a:	f7fe fc23 	bl	8001254 <HAL_GetTick>
 8002a0e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002a12:	f7fe fc1f 	bl	8001254 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e279      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a24:	4b5a      	ldr	r3, [pc, #360]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1f0      	bne.n	8002a12 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d03c      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01c      	beq.n	8002a7e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a44:	4b52      	ldr	r3, [pc, #328]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a4a:	4a51      	ldr	r2, [pc, #324]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a4c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7fe fbfe 	bl	8001254 <HAL_GetTick>
 8002a58:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002a5c:	f7fe fbfa 	bl	8001254 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e254      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002a6e:	4b48      	ldr	r3, [pc, #288]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0ef      	beq.n	8002a5c <HAL_RCC_OscConfig+0x3a8>
 8002a7c:	e01b      	b.n	8002ab6 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a7e:	4b44      	ldr	r3, [pc, #272]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a84:	4a42      	ldr	r2, [pc, #264]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002a86:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8e:	f7fe fbe1 	bl	8001254 <HAL_GetTick>
 8002a92:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002a94:	e008      	b.n	8002aa8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002a96:	f7fe fbdd 	bl	8001254 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e237      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002aa8:	4b39      	ldr	r3, [pc, #228]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002aae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1ef      	bne.n	8002a96 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f000 80d2 	beq.w	8002c68 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002ac4:	4b34      	ldr	r3, [pc, #208]	@ (8002b98 <HAL_RCC_OscConfig+0x4e4>)
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d118      	bne.n	8002b02 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002ad0:	4b31      	ldr	r3, [pc, #196]	@ (8002b98 <HAL_RCC_OscConfig+0x4e4>)
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad4:	4a30      	ldr	r2, [pc, #192]	@ (8002b98 <HAL_RCC_OscConfig+0x4e4>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002adc:	f7fe fbba 	bl	8001254 <HAL_GetTick>
 8002ae0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae4:	f7fe fbb6 	bl	8001254 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e210      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002af6:	4b28      	ldr	r3, [pc, #160]	@ (8002b98 <HAL_RCC_OscConfig+0x4e4>)
 8002af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d108      	bne.n	8002b1c <HAL_RCC_OscConfig+0x468>
 8002b0a:	4b21      	ldr	r3, [pc, #132]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b10:	4a1f      	ldr	r2, [pc, #124]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b1a:	e074      	b.n	8002c06 <HAL_RCC_OscConfig+0x552>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d118      	bne.n	8002b56 <HAL_RCC_OscConfig+0x4a2>
 8002b24:	4b1a      	ldr	r3, [pc, #104]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b2a:	4a19      	ldr	r2, [pc, #100]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b2c:	f023 0301 	bic.w	r3, r3, #1
 8002b30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b34:	4b16      	ldr	r3, [pc, #88]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b3a:	4a15      	ldr	r2, [pc, #84]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b40:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b44:	4b12      	ldr	r3, [pc, #72]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b4a:	4a11      	ldr	r2, [pc, #68]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b4c:	f023 0304 	bic.w	r3, r3, #4
 8002b50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b54:	e057      	b.n	8002c06 <HAL_RCC_OscConfig+0x552>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	2b05      	cmp	r3, #5
 8002b5c:	d11e      	bne.n	8002b9c <HAL_RCC_OscConfig+0x4e8>
 8002b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b64:	4a0a      	ldr	r2, [pc, #40]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b66:	f043 0304 	orr.w	r3, r3, #4
 8002b6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b6e:	4b08      	ldr	r3, [pc, #32]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b74:	4a06      	ldr	r2, [pc, #24]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b7e:	4b04      	ldr	r3, [pc, #16]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b84:	4a02      	ldr	r2, [pc, #8]	@ (8002b90 <HAL_RCC_OscConfig+0x4dc>)
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b8e:	e03a      	b.n	8002c06 <HAL_RCC_OscConfig+0x552>
 8002b90:	44020c00 	.word	0x44020c00
 8002b94:	20000004 	.word	0x20000004
 8002b98:	44020800 	.word	0x44020800
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b85      	cmp	r3, #133	@ 0x85
 8002ba2:	d118      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x522>
 8002ba4:	4ba2      	ldr	r3, [pc, #648]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002ba6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002baa:	4aa1      	ldr	r2, [pc, #644]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bac:	f043 0304 	orr.w	r3, r3, #4
 8002bb0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bb4:	4b9e      	ldr	r3, [pc, #632]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bba:	4a9d      	ldr	r2, [pc, #628]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bc0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bc4:	4b9a      	ldr	r3, [pc, #616]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bca:	4a99      	ldr	r2, [pc, #612]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bd4:	e017      	b.n	8002c06 <HAL_RCC_OscConfig+0x552>
 8002bd6:	4b96      	ldr	r3, [pc, #600]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bdc:	4a94      	ldr	r2, [pc, #592]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bde:	f023 0301 	bic.w	r3, r3, #1
 8002be2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002be6:	4b92      	ldr	r3, [pc, #584]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002be8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bec:	4a90      	ldr	r2, [pc, #576]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bee:	f023 0304 	bic.w	r3, r3, #4
 8002bf2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bf6:	4b8e      	ldr	r3, [pc, #568]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bfc:	4a8c      	ldr	r2, [pc, #560]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002bfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d016      	beq.n	8002c3c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0e:	f7fe fb21 	bl	8001254 <HAL_GetTick>
 8002c12:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c14:	e00a      	b.n	8002c2c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c16:	f7fe fb1d 	bl	8001254 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e175      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c2c:	4b80      	ldr	r3, [pc, #512]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002c2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0ed      	beq.n	8002c16 <HAL_RCC_OscConfig+0x562>
 8002c3a:	e015      	b.n	8002c68 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3c:	f7fe fb0a 	bl	8001254 <HAL_GetTick>
 8002c40:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c44:	f7fe fb06 	bl	8001254 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e15e      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c5a:	4b75      	ldr	r3, [pc, #468]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1ed      	bne.n	8002c44 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d036      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d019      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c7c:	4b6c      	ldr	r3, [pc, #432]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a6b      	ldr	r2, [pc, #428]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002c82:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c88:	f7fe fae4 	bl	8001254 <HAL_GetTick>
 8002c8c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002c90:	f7fe fae0 	bl	8001254 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e13a      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002ca2:	4b63      	ldr	r3, [pc, #396]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0x5dc>
 8002cae:	e018      	b.n	8002ce2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cb0:	4b5f      	ldr	r3, [pc, #380]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a5e      	ldr	r2, [pc, #376]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002cb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbc:	f7fe faca 	bl	8001254 <HAL_GetTick>
 8002cc0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002cc4:	f7fe fac6 	bl	8001254 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e120      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002cd6:	4b56      	ldr	r3, [pc, #344]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 8115 	beq.w	8002f16 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	2b18      	cmp	r3, #24
 8002cf0:	f000 80af 	beq.w	8002e52 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	f040 8086 	bne.w	8002e0a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a4b      	ldr	r2, [pc, #300]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0a:	f7fe faa3 	bl	8001254 <HAL_GetTick>
 8002d0e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002d12:	f7fe fa9f 	bl	8001254 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e0f9      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002d24:	4b42      	ldr	r3, [pc, #264]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f0      	bne.n	8002d12 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002d30:	4b3f      	ldr	r3, [pc, #252]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d34:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002d38:	f023 0303 	bic.w	r3, r3, #3
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d44:	0212      	lsls	r2, r2, #8
 8002d46:	430a      	orrs	r2, r1
 8002d48:	4939      	ldr	r1, [pc, #228]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	628b      	str	r3, [r1, #40]	@ 0x28
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d52:	3b01      	subs	r3, #1
 8002d54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	025b      	lsls	r3, r3, #9
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	041b      	lsls	r3, r3, #16
 8002d6c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002d70:	431a      	orrs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	3b01      	subs	r3, #1
 8002d78:	061b      	lsls	r3, r3, #24
 8002d7a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002d7e:	492c      	ldr	r1, [pc, #176]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002d84:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d88:	4a29      	ldr	r2, [pc, #164]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d8a:	f023 0310 	bic.w	r3, r3, #16
 8002d8e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d94:	4a26      	ldr	r2, [pc, #152]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002d9a:	4b25      	ldr	r3, [pc, #148]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9e:	4a24      	ldr	r2, [pc, #144]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002da0:	f043 0310 	orr.w	r3, r3, #16
 8002da4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002da6:	4b22      	ldr	r3, [pc, #136]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	f023 020c 	bic.w	r2, r3, #12
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	491f      	ldr	r1, [pc, #124]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002db8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbc:	f023 0220 	bic.w	r2, r3, #32
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dc4:	491a      	ldr	r1, [pc, #104]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002dca:	4b19      	ldr	r3, [pc, #100]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dce:	4a18      	ldr	r2, [pc, #96]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002dd6:	4b16      	ldr	r3, [pc, #88]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a15      	ldr	r2, [pc, #84]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002ddc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de2:	f7fe fa37 	bl	8001254 <HAL_GetTick>
 8002de6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002de8:	e008      	b.n	8002dfc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002dea:	f7fe fa33 	bl	8001254 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e08d      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCC_OscConfig+0x736>
 8002e08:	e085      	b.n	8002f16 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002e0a:	4b09      	ldr	r3, [pc, #36]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a08      	ldr	r2, [pc, #32]	@ (8002e30 <HAL_RCC_OscConfig+0x77c>)
 8002e10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e16:	f7fe fa1d 	bl	8001254 <HAL_GetTick>
 8002e1a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002e1c:	e00a      	b.n	8002e34 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe fa19 	bl	8001254 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d903      	bls.n	8002e34 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e073      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
 8002e30:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002e34:	4b3a      	ldr	r3, [pc, #232]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1ee      	bne.n	8002e1e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002e40:	4b37      	ldr	r3, [pc, #220]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	4a36      	ldr	r2, [pc, #216]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002e46:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002e4a:	f023 0303 	bic.w	r3, r3, #3
 8002e4e:	6293      	str	r3, [r2, #40]	@ 0x28
 8002e50:	e061      	b.n	8002f16 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002e52:	4b33      	ldr	r3, [pc, #204]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e56:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002e58:	4b31      	ldr	r3, [pc, #196]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d031      	beq.n	8002eca <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	f003 0203 	and.w	r2, r3, #3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d12a      	bne.n	8002eca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	0a1b      	lsrs	r3, r3, #8
 8002e78:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d122      	bne.n	8002eca <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d11a      	bne.n	8002eca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	0a5b      	lsrs	r3, r3, #9
 8002e98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d111      	bne.n	8002eca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	0c1b      	lsrs	r3, r3, #16
 8002eaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d108      	bne.n	8002eca <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	0e1b      	lsrs	r3, r3, #24
 8002ebc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d001      	beq.n	8002ece <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e024      	b.n	8002f18 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ece:	4b14      	ldr	r3, [pc, #80]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed2:	08db      	lsrs	r3, r3, #3
 8002ed4:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d01a      	beq.n	8002f16 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002ee6:	f023 0310 	bic.w	r3, r3, #16
 8002eea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7fe f9b2 	bl	8001254 <HAL_GetTick>
 8002ef0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002ef2:	bf00      	nop
 8002ef4:	f7fe f9ae 	bl	8001254 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d0f9      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f04:	4a06      	ldr	r2, [pc, #24]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002f0a:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0e:	4a04      	ldr	r2, [pc, #16]	@ (8002f20 <HAL_RCC_OscConfig+0x86c>)
 8002f10:	f043 0310 	orr.w	r3, r3, #16
 8002f14:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3720      	adds	r7, #32
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	44020c00 	.word	0x44020c00

08002f24 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e19e      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f38:	4b83      	ldr	r3, [pc, #524]	@ (8003148 <HAL_RCC_ClockConfig+0x224>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 030f 	and.w	r3, r3, #15
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d910      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f46:	4b80      	ldr	r3, [pc, #512]	@ (8003148 <HAL_RCC_ClockConfig+0x224>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 020f 	bic.w	r2, r3, #15
 8002f4e:	497e      	ldr	r1, [pc, #504]	@ (8003148 <HAL_RCC_ClockConfig+0x224>)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b7c      	ldr	r3, [pc, #496]	@ (8003148 <HAL_RCC_ClockConfig+0x224>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e186      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0310 	and.w	r3, r3, #16
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d012      	beq.n	8002f9a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	695a      	ldr	r2, [r3, #20]
 8002f78:	4b74      	ldr	r3, [pc, #464]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	0a1b      	lsrs	r3, r3, #8
 8002f7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d909      	bls.n	8002f9a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002f86:	4b71      	ldr	r3, [pc, #452]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	021b      	lsls	r3, r3, #8
 8002f94:	496d      	ldr	r1, [pc, #436]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d012      	beq.n	8002fcc <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691a      	ldr	r2, [r3, #16]
 8002faa:	4b68      	ldr	r3, [pc, #416]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	091b      	lsrs	r3, r3, #4
 8002fb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d909      	bls.n	8002fcc <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002fb8:	4b64      	ldr	r3, [pc, #400]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	011b      	lsls	r3, r3, #4
 8002fc6:	4961      	ldr	r1, [pc, #388]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d010      	beq.n	8002ffa <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	4b5b      	ldr	r3, [pc, #364]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d908      	bls.n	8002ffa <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002fe8:	4b58      	ldr	r3, [pc, #352]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	4955      	ldr	r1, [pc, #340]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d010      	beq.n	8003028 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	4b50      	ldr	r3, [pc, #320]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	429a      	cmp	r2, r3
 8003014:	d908      	bls.n	8003028 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003016:	4b4d      	ldr	r3, [pc, #308]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	f023 020f 	bic.w	r2, r3, #15
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	494a      	ldr	r1, [pc, #296]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003024:	4313      	orrs	r3, r2
 8003026:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 8093 	beq.w	800315c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b03      	cmp	r3, #3
 800303c:	d107      	bne.n	800304e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800303e:	4b43      	ldr	r3, [pc, #268]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d121      	bne.n	800308e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e113      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003056:	4b3d      	ldr	r3, [pc, #244]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d115      	bne.n	800308e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e107      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d107      	bne.n	800307e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800306e:	4b37      	ldr	r3, [pc, #220]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003076:	2b00      	cmp	r3, #0
 8003078:	d109      	bne.n	800308e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e0fb      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800307e:	4b33      	ldr	r3, [pc, #204]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e0f3      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800308e:	4b2f      	ldr	r3, [pc, #188]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	f023 0203 	bic.w	r2, r3, #3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	492c      	ldr	r1, [pc, #176]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 800309c:	4313      	orrs	r3, r2
 800309e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a0:	f7fe f8d8 	bl	8001254 <HAL_GetTick>
 80030a4:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d112      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030ae:	e00a      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80030b0:	f7fe f8d0 	bl	8001254 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030be:	4293      	cmp	r3, r2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e0d7      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030c6:	4b21      	ldr	r3, [pc, #132]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	f003 0318 	and.w	r3, r3, #24
 80030ce:	2b18      	cmp	r3, #24
 80030d0:	d1ee      	bne.n	80030b0 <HAL_RCC_ClockConfig+0x18c>
 80030d2:	e043      	b.n	800315c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d112      	bne.n	8003102 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030dc:	e00a      	b.n	80030f4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80030de:	f7fe f8b9 	bl	8001254 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e0c0      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030f4:	4b15      	ldr	r3, [pc, #84]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f003 0318 	and.w	r3, r3, #24
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d1ee      	bne.n	80030de <HAL_RCC_ClockConfig+0x1ba>
 8003100:	e02c      	b.n	800315c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d122      	bne.n	8003150 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800310a:	e00a      	b.n	8003122 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800310c:	f7fe f8a2 	bl	8001254 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800311a:	4293      	cmp	r3, r2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e0a9      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003122:	4b0a      	ldr	r3, [pc, #40]	@ (800314c <HAL_RCC_ClockConfig+0x228>)
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	f003 0318 	and.w	r3, r3, #24
 800312a:	2b08      	cmp	r3, #8
 800312c:	d1ee      	bne.n	800310c <HAL_RCC_ClockConfig+0x1e8>
 800312e:	e015      	b.n	800315c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003130:	f7fe f890 	bl	8001254 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800313e:	4293      	cmp	r3, r2
 8003140:	d906      	bls.n	8003150 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e097      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
 8003146:	bf00      	nop
 8003148:	40022000 	.word	0x40022000
 800314c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003150:	4b4b      	ldr	r3, [pc, #300]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	f003 0318 	and.w	r3, r3, #24
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1e9      	bne.n	8003130 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d010      	beq.n	800318a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	4b44      	ldr	r3, [pc, #272]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	f003 030f 	and.w	r3, r3, #15
 8003174:	429a      	cmp	r2, r3
 8003176:	d208      	bcs.n	800318a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003178:	4b41      	ldr	r3, [pc, #260]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f023 020f 	bic.w	r2, r3, #15
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	493e      	ldr	r1, [pc, #248]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 8003186:	4313      	orrs	r3, r2
 8003188:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800318a:	4b3e      	ldr	r3, [pc, #248]	@ (8003284 <HAL_RCC_ClockConfig+0x360>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d210      	bcs.n	80031ba <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003198:	4b3a      	ldr	r3, [pc, #232]	@ (8003284 <HAL_RCC_ClockConfig+0x360>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f023 020f 	bic.w	r2, r3, #15
 80031a0:	4938      	ldr	r1, [pc, #224]	@ (8003284 <HAL_RCC_ClockConfig+0x360>)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031a8:	4b36      	ldr	r3, [pc, #216]	@ (8003284 <HAL_RCC_ClockConfig+0x360>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 030f 	and.w	r3, r3, #15
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d001      	beq.n	80031ba <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e05d      	b.n	8003276 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0304 	and.w	r3, r3, #4
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d010      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d208      	bcs.n	80031e8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80031d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	4927      	ldr	r1, [pc, #156]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d012      	beq.n	800321a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691a      	ldr	r2, [r3, #16]
 80031f8:	4b21      	ldr	r3, [pc, #132]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003202:	429a      	cmp	r2, r3
 8003204:	d209      	bcs.n	800321a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003206:	4b1e      	ldr	r3, [pc, #120]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	491a      	ldr	r1, [pc, #104]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 8003216:	4313      	orrs	r3, r2
 8003218:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0310 	and.w	r3, r3, #16
 8003222:	2b00      	cmp	r3, #0
 8003224:	d012      	beq.n	800324c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	4b15      	ldr	r3, [pc, #84]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	0a1b      	lsrs	r3, r3, #8
 8003230:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003234:	429a      	cmp	r2, r3
 8003236:	d209      	bcs.n	800324c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003238:	4b11      	ldr	r3, [pc, #68]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	021b      	lsls	r3, r3, #8
 8003246:	490e      	ldr	r1, [pc, #56]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 8003248:	4313      	orrs	r3, r2
 800324a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800324c:	f000 f822 	bl	8003294 <HAL_RCC_GetSysClockFreq>
 8003250:	4602      	mov	r2, r0
 8003252:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <HAL_RCC_ClockConfig+0x35c>)
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	490b      	ldr	r1, [pc, #44]	@ (8003288 <HAL_RCC_ClockConfig+0x364>)
 800325c:	5ccb      	ldrb	r3, [r1, r3]
 800325e:	fa22 f303 	lsr.w	r3, r2, r3
 8003262:	4a0a      	ldr	r2, [pc, #40]	@ (800328c <HAL_RCC_ClockConfig+0x368>)
 8003264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003266:	4b0a      	ldr	r3, [pc, #40]	@ (8003290 <HAL_RCC_ClockConfig+0x36c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fd ff68 	bl	8001140 <HAL_InitTick>
 8003270:	4603      	mov	r3, r0
 8003272:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003274:	7afb      	ldrb	r3, [r7, #11]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	44020c00 	.word	0x44020c00
 8003284:	40022000 	.word	0x40022000
 8003288:	080079f8 	.word	0x080079f8
 800328c:	20000000 	.word	0x20000000
 8003290:	20000004 	.word	0x20000004

08003294 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003294:	b480      	push	{r7}
 8003296:	b089      	sub	sp, #36	@ 0x24
 8003298:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800329a:	4b8c      	ldr	r3, [pc, #560]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	f003 0318 	and.w	r3, r3, #24
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d102      	bne.n	80032ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80032a6:	4b8a      	ldr	r3, [pc, #552]	@ (80034d0 <HAL_RCC_GetSysClockFreq+0x23c>)
 80032a8:	61fb      	str	r3, [r7, #28]
 80032aa:	e107      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032ac:	4b87      	ldr	r3, [pc, #540]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 80032ae:	69db      	ldr	r3, [r3, #28]
 80032b0:	f003 0318 	and.w	r3, r3, #24
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d112      	bne.n	80032de <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80032b8:	4b84      	ldr	r3, [pc, #528]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0320 	and.w	r3, r3, #32
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d009      	beq.n	80032d8 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80032c4:	4b81      	ldr	r3, [pc, #516]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	08db      	lsrs	r3, r3, #3
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	4a81      	ldr	r2, [pc, #516]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x240>)
 80032d0:	fa22 f303 	lsr.w	r3, r2, r3
 80032d4:	61fb      	str	r3, [r7, #28]
 80032d6:	e0f1      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80032d8:	4b7e      	ldr	r3, [pc, #504]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x240>)
 80032da:	61fb      	str	r3, [r7, #28]
 80032dc:	e0ee      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032de:	4b7b      	ldr	r3, [pc, #492]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f003 0318 	and.w	r3, r3, #24
 80032e6:	2b10      	cmp	r3, #16
 80032e8:	d102      	bne.n	80032f0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032ea:	4b7b      	ldr	r3, [pc, #492]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x244>)
 80032ec:	61fb      	str	r3, [r7, #28]
 80032ee:	e0e5      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032f0:	4b76      	ldr	r3, [pc, #472]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	f003 0318 	and.w	r3, r3, #24
 80032f8:	2b18      	cmp	r3, #24
 80032fa:	f040 80dd 	bne.w	80034b8 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80032fe:	4b73      	ldr	r3, [pc, #460]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003308:	4b70      	ldr	r3, [pc, #448]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 800330a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330c:	0a1b      	lsrs	r3, r3, #8
 800330e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003312:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003314:	4b6d      	ldr	r3, [pc, #436]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003320:	4b6a      	ldr	r3, [pc, #424]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003324:	08db      	lsrs	r3, r3, #3
 8003326:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	fb02 f303 	mul.w	r3, r2, r3
 8003330:	ee07 3a90 	vmov	s15, r3
 8003334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003338:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 80b7 	beq.w	80034b2 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d003      	beq.n	8003352 <HAL_RCC_GetSysClockFreq+0xbe>
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2b03      	cmp	r3, #3
 800334e:	d056      	beq.n	80033fe <HAL_RCC_GetSysClockFreq+0x16a>
 8003350:	e077      	b.n	8003442 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003352:	4b5e      	ldr	r3, [pc, #376]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0320 	and.w	r3, r3, #32
 800335a:	2b00      	cmp	r3, #0
 800335c:	d02d      	beq.n	80033ba <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800335e:	4b5b      	ldr	r3, [pc, #364]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	08db      	lsrs	r3, r3, #3
 8003364:	f003 0303 	and.w	r3, r3, #3
 8003368:	4a5a      	ldr	r2, [pc, #360]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x240>)
 800336a:	fa22 f303 	lsr.w	r3, r2, r3
 800336e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	ee07 3a90 	vmov	s15, r3
 8003376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	ee07 3a90 	vmov	s15, r3
 8003380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003384:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003388:	4b50      	ldr	r3, [pc, #320]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 800338a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003390:	ee07 3a90 	vmov	s15, r3
 8003394:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003398:	ed97 6a02 	vldr	s12, [r7, #8]
 800339c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80034dc <HAL_RCC_GetSysClockFreq+0x248>
 80033a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80033a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033b4:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80033b8:	e065      	b.n	8003486 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80034e0 <HAL_RCC_GetSysClockFreq+0x24c>
 80033c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033cc:	4b3f      	ldr	r3, [pc, #252]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 80033ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033d4:	ee07 3a90 	vmov	s15, r3
 80033d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80033dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80033e0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80034dc <HAL_RCC_GetSysClockFreq+0x248>
 80033e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80033ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80033fc:	e043      	b.n	8003486 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003408:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80034e4 <HAL_RCC_GetSysClockFreq+0x250>
 800340c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003410:	4b2e      	ldr	r3, [pc, #184]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003414:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003418:	ee07 3a90 	vmov	s15, r3
 800341c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003420:	ed97 6a02 	vldr	s12, [r7, #8]
 8003424:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80034dc <HAL_RCC_GetSysClockFreq+0x248>
 8003428:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800342c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003430:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003434:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003438:	ee67 7a27 	vmul.f32	s15, s14, s15
 800343c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003440:	e021      	b.n	8003486 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	ee07 3a90 	vmov	s15, r3
 8003448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800344c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80034e8 <HAL_RCC_GetSysClockFreq+0x254>
 8003450:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003454:	4b1d      	ldr	r3, [pc, #116]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003458:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800345c:	ee07 3a90 	vmov	s15, r3
 8003460:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003464:	ed97 6a02 	vldr	s12, [r7, #8]
 8003468:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80034dc <HAL_RCC_GetSysClockFreq+0x248>
 800346c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003470:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003474:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003478:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800347c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003480:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003484:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003486:	4b11      	ldr	r3, [pc, #68]	@ (80034cc <HAL_RCC_GetSysClockFreq+0x238>)
 8003488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800348a:	0a5b      	lsrs	r3, r3, #9
 800348c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003490:	3301      	adds	r3, #1
 8003492:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	ee07 3a90 	vmov	s15, r3
 800349a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800349e:	edd7 6a06 	vldr	s13, [r7, #24]
 80034a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034aa:	ee17 3a90 	vmov	r3, s15
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	e004      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80034b2:	2300      	movs	r3, #0
 80034b4:	61fb      	str	r3, [r7, #28]
 80034b6:	e001      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80034b8:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <HAL_RCC_GetSysClockFreq+0x240>)
 80034ba:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80034bc:	69fb      	ldr	r3, [r7, #28]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3724      	adds	r7, #36	@ 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	44020c00 	.word	0x44020c00
 80034d0:	003d0900 	.word	0x003d0900
 80034d4:	03d09000 	.word	0x03d09000
 80034d8:	016e3600 	.word	0x016e3600
 80034dc:	46000000 	.word	0x46000000
 80034e0:	4c742400 	.word	0x4c742400
 80034e4:	4bb71b00 	.word	0x4bb71b00
 80034e8:	4a742400 	.word	0x4a742400

080034ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80034f0:	f7ff fed0 	bl	8003294 <HAL_RCC_GetSysClockFreq>
 80034f4:	4602      	mov	r2, r0
 80034f6:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <HAL_RCC_GetHCLKFreq+0x2c>)
 80034f8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80034fa:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80034fe:	4907      	ldr	r1, [pc, #28]	@ (800351c <HAL_RCC_GetHCLKFreq+0x30>)
 8003500:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003502:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003506:	fa22 f303 	lsr.w	r3, r2, r3
 800350a:	4a05      	ldr	r2, [pc, #20]	@ (8003520 <HAL_RCC_GetHCLKFreq+0x34>)
 800350c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800350e:	4b04      	ldr	r3, [pc, #16]	@ (8003520 <HAL_RCC_GetHCLKFreq+0x34>)
 8003510:	681b      	ldr	r3, [r3, #0]
}
 8003512:	4618      	mov	r0, r3
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	44020c00 	.word	0x44020c00
 800351c:	080079f8 	.word	0x080079f8
 8003520:	20000000 	.word	0x20000000

08003524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8003528:	f7ff ffe0 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 800352c:	4602      	mov	r2, r0
 800352e:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	091b      	lsrs	r3, r3, #4
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	4904      	ldr	r1, [pc, #16]	@ (800354c <HAL_RCC_GetPCLK1Freq+0x28>)
 800353a:	5ccb      	ldrb	r3, [r1, r3]
 800353c:	f003 031f 	and.w	r3, r3, #31
 8003540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003544:	4618      	mov	r0, r3
 8003546:	bd80      	pop	{r7, pc}
 8003548:	44020c00 	.word	0x44020c00
 800354c:	08007a08 	.word	0x08007a08

08003550 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003554:	f7ff ffca 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8003558:	4602      	mov	r2, r0
 800355a:	4b06      	ldr	r3, [pc, #24]	@ (8003574 <HAL_RCC_GetPCLK2Freq+0x24>)
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	4904      	ldr	r1, [pc, #16]	@ (8003578 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003566:	5ccb      	ldrb	r3, [r1, r3]
 8003568:	f003 031f 	and.w	r3, r3, #31
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	44020c00 	.word	0x44020c00
 8003578:	08007a08 	.word	0x08007a08

0800357c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8003580:	f7ff ffb4 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8003584:	4602      	mov	r2, r0
 8003586:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	0b1b      	lsrs	r3, r3, #12
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4904      	ldr	r1, [pc, #16]	@ (80035a4 <HAL_RCC_GetPCLK3Freq+0x28>)
 8003592:	5ccb      	ldrb	r3, [r1, r3]
 8003594:	f003 031f 	and.w	r3, r3, #31
 8003598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	44020c00 	.word	0x44020c00
 80035a4:	08007a08 	.word	0x08007a08

080035a8 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80035a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035ac:	b0aa      	sub	sp, #168	@ 0xa8
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035b4:	2300      	movs	r3, #0
 80035b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035ba:	2300      	movs	r3, #0
 80035bc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80035c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c8:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80035cc:	2500      	movs	r5, #0
 80035ce:	ea54 0305 	orrs.w	r3, r4, r5
 80035d2:	d00b      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80035d4:	4bb8      	ldr	r3, [pc, #736]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80035d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035da:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80035de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e4:	4ab4      	ldr	r2, [pc, #720]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80035e6:	430b      	orrs	r3, r1
 80035e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f4:	f002 0801 	and.w	r8, r2, #1
 80035f8:	f04f 0900 	mov.w	r9, #0
 80035fc:	ea58 0309 	orrs.w	r3, r8, r9
 8003600:	d038      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003602:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003608:	2b05      	cmp	r3, #5
 800360a:	d819      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800360c:	a201      	add	r2, pc, #4	@ (adr r2, 8003614 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003612:	bf00      	nop
 8003614:	08003649 	.word	0x08003649
 8003618:	0800362d 	.word	0x0800362d
 800361c:	08003641 	.word	0x08003641
 8003620:	08003649 	.word	0x08003649
 8003624:	08003649 	.word	0x08003649
 8003628:	08003649 	.word	0x08003649
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800362c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003630:	3308      	adds	r3, #8
 8003632:	4618      	mov	r0, r3
 8003634:	f001 fff2 	bl	800561c <RCCEx_PLL2_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 800363e:	e004      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003646:	e000      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003648:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10c      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003652:	4b99      	ldr	r3, [pc, #612]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003654:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003658:	f023 0107 	bic.w	r1, r3, #7
 800365c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003662:	4a95      	ldr	r2, [pc, #596]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003664:	430b      	orrs	r3, r1
 8003666:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800366a:	e003      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003670:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003674:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367c:	f002 0a02 	and.w	sl, r2, #2
 8003680:	f04f 0b00 	mov.w	fp, #0
 8003684:	ea5a 030b 	orrs.w	r3, sl, fp
 8003688:	d03c      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800368a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800368e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003690:	2b28      	cmp	r3, #40	@ 0x28
 8003692:	d01b      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003694:	2b28      	cmp	r3, #40	@ 0x28
 8003696:	d815      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003698:	2b20      	cmp	r3, #32
 800369a:	d019      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800369c:	2b20      	cmp	r3, #32
 800369e:	d811      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80036a0:	2b18      	cmp	r3, #24
 80036a2:	d017      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80036a4:	2b18      	cmp	r3, #24
 80036a6:	d80d      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d015      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d109      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036b4:	3308      	adds	r3, #8
 80036b6:	4618      	mov	r0, r3
 80036b8:	f001 ffb0 	bl	800561c <RCCEx_PLL2_Config>
 80036bc:	4603      	mov	r3, r0
 80036be:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 80036c2:	e00a      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80036ca:	e006      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036cc:	bf00      	nop
 80036ce:	e004      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036d0:	bf00      	nop
 80036d2:	e002      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036d4:	bf00      	nop
 80036d6:	e000      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 80036d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036da:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10c      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80036e2:	4b75      	ldr	r3, [pc, #468]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80036e8:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80036ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f2:	4a71      	ldr	r2, [pc, #452]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80036f4:	430b      	orrs	r3, r1
 80036f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80036fa:	e003      	b.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003700:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003704:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370c:	f002 0304 	and.w	r3, r2, #4
 8003710:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003714:	2300      	movs	r3, #0
 8003716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800371a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800371e:	460b      	mov	r3, r1
 8003720:	4313      	orrs	r3, r2
 8003722:	d040      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003724:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800372e:	d01e      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003730:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003734:	d817      	bhi.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373a:	d01a      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 800373c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003740:	d811      	bhi.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003742:	2bc0      	cmp	r3, #192	@ 0xc0
 8003744:	d017      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003746:	2bc0      	cmp	r3, #192	@ 0xc0
 8003748:	d80d      	bhi.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800374a:	2b00      	cmp	r3, #0
 800374c:	d015      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800374e:	2b40      	cmp	r3, #64	@ 0x40
 8003750:	d109      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003752:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003756:	3308      	adds	r3, #8
 8003758:	4618      	mov	r0, r3
 800375a:	f001 ff5f 	bl	800561c <RCCEx_PLL2_Config>
 800375e:	4603      	mov	r3, r0
 8003760:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003764:	e00a      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800376c:	e006      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800376e:	bf00      	nop
 8003770:	e004      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003772:	bf00      	nop
 8003774:	e002      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003776:	bf00      	nop
 8003778:	e000      	b.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800377a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800377c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10c      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003784:	4b4c      	ldr	r3, [pc, #304]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003786:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800378a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800378e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003794:	4a48      	ldr	r2, [pc, #288]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003796:	430b      	orrs	r3, r1
 8003798:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800379c:	e003      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800379e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037a2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80037b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037b6:	2300      	movs	r3, #0
 80037b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80037bc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80037c0:	460b      	mov	r3, r1
 80037c2:	4313      	orrs	r3, r2
 80037c4:	d043      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80037c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037cc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80037d0:	d021      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80037d2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80037d6:	d81a      	bhi.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x266>
 80037d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037dc:	d01d      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x272>
 80037de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037e2:	d814      	bhi.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x266>
 80037e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037e8:	d019      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80037ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037ee:	d80e      	bhi.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x266>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d016      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80037f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037f8:	d109      	bne.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037fe:	3308      	adds	r3, #8
 8003800:	4618      	mov	r0, r3
 8003802:	f001 ff0b 	bl	800561c <RCCEx_PLL2_Config>
 8003806:	4603      	mov	r3, r0
 8003808:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800380c:	e00a      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003814:	e006      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003816:	bf00      	nop
 8003818:	e004      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800381a:	bf00      	nop
 800381c:	e002      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003824:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10c      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800382c:	4b22      	ldr	r3, [pc, #136]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800382e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003832:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003836:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	4a1e      	ldr	r2, [pc, #120]	@ (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800383e:	430b      	orrs	r3, r1
 8003840:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003844:	e003      	b.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003846:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800384a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800384e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003856:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800385a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800385c:	2300      	movs	r3, #0
 800385e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003860:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003864:	460b      	mov	r3, r1
 8003866:	4313      	orrs	r3, r2
 8003868:	d03e      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800386a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800386e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003870:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003874:	d01b      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003876:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800387a:	d814      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800387c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003880:	d017      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003882:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003886:	d80e      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003888:	2b00      	cmp	r3, #0
 800388a:	d017      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x314>
 800388c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003890:	d109      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003892:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003896:	3308      	adds	r3, #8
 8003898:	4618      	mov	r0, r3
 800389a:	f001 febf 	bl	800561c <RCCEx_PLL2_Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80038a4:	e00b      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80038ac:	e007      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80038ae:	bf00      	nop
 80038b0:	e005      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 80038b2:	bf00      	nop
 80038b4:	e003      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x316>
 80038b6:	bf00      	nop
 80038b8:	44020c00 	.word	0x44020c00
        break;
 80038bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038be:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10c      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80038c6:	4ba5      	ldr	r3, [pc, #660]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80038c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038cc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80038d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d6:	4aa1      	ldr	r2, [pc, #644]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80038d8:	430b      	orrs	r3, r1
 80038da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80038de:	e003      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038e4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80038f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80038f6:	2300      	movs	r3, #0
 80038f8:	677b      	str	r3, [r7, #116]	@ 0x74
 80038fa:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80038fe:	460b      	mov	r3, r1
 8003900:	4313      	orrs	r3, r2
 8003902:	d03b      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003904:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800390a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800390e:	d01b      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003910:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003914:	d814      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003916:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800391a:	d017      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800391c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003920:	d80e      	bhi.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003922:	2b00      	cmp	r3, #0
 8003924:	d014      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003926:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800392a:	d109      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800392c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003930:	3308      	adds	r3, #8
 8003932:	4618      	mov	r0, r3
 8003934:	f001 fe72 	bl	800561c <RCCEx_PLL2_Config>
 8003938:	4603      	mov	r3, r0
 800393a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800393e:	e008      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003946:	e004      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003948:	bf00      	nop
 800394a:	e002      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 800394c:	bf00      	nop
 800394e:	e000      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003952:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10c      	bne.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800395a:	4b80      	ldr	r3, [pc, #512]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800395c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003960:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003964:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800396a:	4a7c      	ldr	r2, [pc, #496]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800396c:	430b      	orrs	r3, r1
 800396e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003972:	e003      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003974:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003978:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800397c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003984:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003988:	66bb      	str	r3, [r7, #104]	@ 0x68
 800398a:	2300      	movs	r3, #0
 800398c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800398e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003992:	460b      	mov	r3, r1
 8003994:	4313      	orrs	r3, r2
 8003996:	d033      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003998:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800399c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800399e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039a2:	d015      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80039a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039a8:	d80e      	bhi.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d012      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80039ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039b2:	d109      	bne.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80039b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039b8:	3308      	adds	r3, #8
 80039ba:	4618      	mov	r0, r3
 80039bc:	f001 fe2e 	bl	800561c <RCCEx_PLL2_Config>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80039c6:	e006      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80039ce:	e002      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80039d0:	bf00      	nop
 80039d2:	e000      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 80039d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039d6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80039de:	4b5f      	ldr	r3, [pc, #380]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039e4:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80039e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ee:	4a5b      	ldr	r2, [pc, #364]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80039f0:	430b      	orrs	r3, r1
 80039f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80039f6:	e003      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039fc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003a00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a08:	2100      	movs	r1, #0
 8003a0a:	6639      	str	r1, [r7, #96]	@ 0x60
 8003a0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a10:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a12:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003a16:	460b      	mov	r3, r1
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	d033      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003a1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a26:	d015      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003a28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a2c:	d80e      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d012      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003a32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a36:	d109      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a3c:	3308      	adds	r3, #8
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f001 fdec 	bl	800561c <RCCEx_PLL2_Config>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003a4a:	e006      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a52:	e002      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003a54:	bf00      	nop
 8003a56:	e000      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003a58:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003a5a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10c      	bne.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003a62:	4b3e      	ldr	r3, [pc, #248]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003a68:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003a6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a72:	4a3a      	ldr	r2, [pc, #232]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003a74:	430b      	orrs	r3, r1
 8003a76:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003a7a:	e003      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a7c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a80:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003a84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a96:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	d00e      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	4a2d      	ldr	r2, [pc, #180]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003aa6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003aaa:	61d3      	str	r3, [r2, #28]
 8003aac:	4b2b      	ldr	r3, [pc, #172]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003aae:	69d9      	ldr	r1, [r3, #28]
 8003ab0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ab8:	4a28      	ldr	r2, [pc, #160]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003aba:	430b      	orrs	r3, r1
 8003abc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003abe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003aca:	653b      	str	r3, [r7, #80]	@ 0x50
 8003acc:	2300      	movs	r3, #0
 8003ace:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ad0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	d046      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003ada:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ae0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003ae4:	d021      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003ae6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003aea:	d81a      	bhi.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af0:	d01d      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af6:	d814      	bhi.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003af8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003afc:	d019      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b02:	d80e      	bhi.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d016      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003b08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b0c:	d109      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b12:	3308      	adds	r3, #8
 8003b14:	4618      	mov	r0, r3
 8003b16:	f001 fd81 	bl	800561c <RCCEx_PLL2_Config>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003b20:	e00a      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b28:	e006      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b2a:	bf00      	nop
 8003b2c:	e004      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b2e:	bf00      	nop
 8003b30:	e002      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003b36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10f      	bne.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003b40:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b46:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003b4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b50:	4a02      	ldr	r2, [pc, #8]	@ (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b52:	430b      	orrs	r3, r1
 8003b54:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003b58:	e006      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003b5a:	bf00      	nop
 8003b5c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b60:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b64:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003b68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b70:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003b74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b76:	2300      	movs	r3, #0
 8003b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b7a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4313      	orrs	r3, r2
 8003b82:	d043      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003b84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b8e:	d021      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003b90:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b94:	d81a      	bhi.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003b96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b9a:	d01d      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ba0:	d814      	bhi.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003ba2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ba6:	d019      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003ba8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bac:	d80e      	bhi.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d016      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bb6:	d109      	bne.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bbc:	3308      	adds	r3, #8
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f001 fd2c 	bl	800561c <RCCEx_PLL2_Config>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003bca:	e00a      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003bd2:	e006      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bd4:	bf00      	nop
 8003bd6:	e004      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bd8:	bf00      	nop
 8003bda:	e002      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003bdc:	bf00      	nop
 8003bde:	e000      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003be2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003bea:	4bb6      	ldr	r3, [pc, #728]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003bec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bf0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003bf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfa:	4ab2      	ldr	r2, [pc, #712]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003c02:	e003      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c04:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c08:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003c0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c14:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c18:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c1e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003c22:	460b      	mov	r3, r1
 8003c24:	4313      	orrs	r3, r2
 8003c26:	d030      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003c28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c2e:	2b05      	cmp	r3, #5
 8003c30:	d80f      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	d211      	bcs.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d911      	bls.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d109      	bne.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c42:	3308      	adds	r3, #8
 8003c44:	4618      	mov	r0, r3
 8003c46:	f001 fce9 	bl	800561c <RCCEx_PLL2_Config>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c50:	e006      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c58:	e002      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003c5a:	bf00      	nop
 8003c5c:	e000      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003c5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c60:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10c      	bne.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003c68:	4b96      	ldr	r3, [pc, #600]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003c6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c6e:	f023 0107 	bic.w	r1, r3, #7
 8003c72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c78:	4a92      	ldr	r2, [pc, #584]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c80:	e003      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c82:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c86:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003c8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c92:	2100      	movs	r1, #0
 8003c94:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c9c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	d022      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003ca6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003caa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d005      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003cba:	e002      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003cbc:	bf00      	nop
 8003cbe:	e000      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10c      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003cca:	4b7e      	ldr	r3, [pc, #504]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cd0:	f023 0108 	bic.w	r1, r3, #8
 8003cd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cda:	4a7a      	ldr	r2, [pc, #488]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003ce2:	e003      	b.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ce8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003cf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cfe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003d02:	460b      	mov	r3, r1
 8003d04:	4313      	orrs	r3, r2
 8003d06:	f000 80b0 	beq.w	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003d0a:	4b6f      	ldr	r3, [pc, #444]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003d10:	f043 0301 	orr.w	r3, r3, #1
 8003d14:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d16:	f7fd fa9d 	bl	8001254 <HAL_GetTick>
 8003d1a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d1e:	e00b      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d20:	f7fd fa98 	bl	8001254 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d903      	bls.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d36:	e005      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d38:	4b63      	ldr	r3, [pc, #396]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0ed      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003d44:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f040 808a 	bne.w	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d4e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003d5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d022      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003d64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d6a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d01b      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d72:	4b54      	ldr	r3, [pc, #336]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d80:	4b50      	ldr	r3, [pc, #320]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d86:	4a4f      	ldr	r2, [pc, #316]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d90:	4b4c      	ldr	r3, [pc, #304]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d96:	4a4b      	ldr	r2, [pc, #300]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003d98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003da0:	4a48      	ldr	r2, [pc, #288]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003da2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003da6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003daa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d019      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db6:	f7fd fa4d 	bl	8001254 <HAL_GetTick>
 8003dba:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dbe:	e00d      	b.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc0:	f7fd fa48 	bl	8001254 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d903      	bls.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8003dda:	e006      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ddc:	4b39      	ldr	r3, [pc, #228]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003dde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0ea      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8003dea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d132      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003df2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003df6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003df8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e00:	d10f      	bne.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003e02:	4b30      	ldr	r3, [pc, #192]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003e16:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	61d3      	str	r3, [r2, #28]
 8003e20:	e005      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003e22:	4b28      	ldr	r3, [pc, #160]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	4a27      	ldr	r2, [pc, #156]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e2c:	61d3      	str	r3, [r2, #28]
 8003e2e:	4b25      	ldr	r3, [pc, #148]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e34:	4a23      	ldr	r2, [pc, #140]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e3e:	4b21      	ldr	r3, [pc, #132]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e40:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003e44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003e50:	430b      	orrs	r3, r1
 8003e52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e56:	e008      	b.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e58:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e5c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003e60:	e003      	b.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e62:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e66:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e72:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003e76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e78:	2300      	movs	r3, #0
 8003e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e7c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003e80:	460b      	mov	r3, r1
 8003e82:	4313      	orrs	r3, r2
 8003e84:	d038      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003e86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e8c:	2b30      	cmp	r3, #48	@ 0x30
 8003e8e:	d014      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003e90:	2b30      	cmp	r3, #48	@ 0x30
 8003e92:	d80e      	bhi.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003e94:	2b20      	cmp	r3, #32
 8003e96:	d012      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	d80a      	bhi.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d015      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003ea0:	2b10      	cmp	r3, #16
 8003ea2:	d106      	bne.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ea4:	4b07      	ldr	r3, [pc, #28]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea8:	4a06      	ldr	r2, [pc, #24]	@ (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eae:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003eb0:	e00d      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003eb8:	e009      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003eba:	bf00      	nop
 8003ebc:	e007      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003ebe:	bf00      	nop
 8003ec0:	e005      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003ec2:	bf00      	nop
 8003ec4:	44020c00 	.word	0x44020c00
 8003ec8:	44020800 	.word	0x44020800
        break;
 8003ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ece:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003ed6:	4bb5      	ldr	r3, [pc, #724]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ed8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003edc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee6:	49b1      	ldr	r1, [pc, #708]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003eee:	e003      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ef4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003ef8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f00:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003f04:	623b      	str	r3, [r7, #32]
 8003f06:	2300      	movs	r3, #0
 8003f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f0a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	4313      	orrs	r3, r2
 8003f12:	d03c      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003f14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d81d      	bhi.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f24 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003f39 	.word	0x08003f39
 8003f28:	08003f47 	.word	0x08003f47
 8003f2c:	08003f5b 	.word	0x08003f5b
 8003f30:	08003f63 	.word	0x08003f63
 8003f34:	08003f63 	.word	0x08003f63
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f38:	4b9c      	ldr	r3, [pc, #624]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3c:	4a9b      	ldr	r2, [pc, #620]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f42:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f44:	e00e      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f4a:	3308      	adds	r3, #8
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f001 fb65 	bl	800561c <RCCEx_PLL2_Config>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f58:	e004      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f60:	e000      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f64:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10c      	bne.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003f6c:	4b8f      	ldr	r3, [pc, #572]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f72:	f023 0207 	bic.w	r2, r3, #7
 8003f76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f7c:	498b      	ldr	r1, [pc, #556]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003f84:	e003      	b.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f86:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f8a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003f8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f96:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003f9a:	61bb      	str	r3, [r7, #24]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61fb      	str	r3, [r7, #28]
 8003fa0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	d03c      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003faa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	d01f      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003fb4:	2b20      	cmp	r3, #32
 8003fb6:	d819      	bhi.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003fb8:	2b18      	cmp	r3, #24
 8003fba:	d01d      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003fbc:	2b18      	cmp	r3, #24
 8003fbe:	d815      	bhi.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d002      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d007      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003fc8:	e010      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fca:	4b78      	ldr	r3, [pc, #480]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fce:	4a77      	ldr	r2, [pc, #476]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fd4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003fd6:	e010      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fdc:	3308      	adds	r3, #8
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f001 fb1c 	bl	800561c <RCCEx_PLL2_Config>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003fea:	e006      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ff2:	e002      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003ff4:	bf00      	nop
 8003ff6:	e000      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ffa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10c      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004002:	4b6a      	ldr	r3, [pc, #424]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004008:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800400c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004012:	4966      	ldr	r1, [pc, #408]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800401a:	e003      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004020:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004024:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	2300      	movs	r3, #0
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800403a:	460b      	mov	r3, r1
 800403c:	4313      	orrs	r3, r2
 800403e:	d03e      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004040:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004046:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800404a:	d020      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 800404c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004050:	d819      	bhi.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004052:	2bc0      	cmp	r3, #192	@ 0xc0
 8004054:	d01d      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8004056:	2bc0      	cmp	r3, #192	@ 0xc0
 8004058:	d815      	bhi.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800405e:	2b40      	cmp	r3, #64	@ 0x40
 8004060:	d007      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8004062:	e010      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004064:	4b51      	ldr	r3, [pc, #324]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004068:	4a50      	ldr	r2, [pc, #320]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800406a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800406e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004070:	e010      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004072:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004076:	3308      	adds	r3, #8
 8004078:	4618      	mov	r0, r3
 800407a:	f001 facf 	bl	800561c <RCCEx_PLL2_Config>
 800407e:	4603      	mov	r3, r0
 8004080:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004084:	e006      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800408c:	e002      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800408e:	bf00      	nop
 8004090:	e000      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8004092:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004094:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10c      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800409c:	4b43      	ldr	r3, [pc, #268]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800409e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a2:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80040a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ac:	493f      	ldr	r1, [pc, #252]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80040b4:	e003      	b.n	80040be <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80040ba:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c6:	2100      	movs	r1, #0
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	60fb      	str	r3, [r7, #12]
 80040d0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80040d4:	460b      	mov	r3, r1
 80040d6:	4313      	orrs	r3, r2
 80040d8:	d038      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80040da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040e4:	d00e      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80040e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040ea:	d815      	bhi.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d017      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80040f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f4:	d110      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040f6:	4b2d      	ldr	r3, [pc, #180]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fa:	4a2c      	ldr	r2, [pc, #176]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80040fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004100:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004102:	e00e      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004104:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004108:	3308      	adds	r3, #8
 800410a:	4618      	mov	r0, r3
 800410c:	f001 fa86 	bl	800561c <RCCEx_PLL2_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004116:	e004      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800411e:	e000      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8004120:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004122:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10c      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800412a:	4b20      	ldr	r3, [pc, #128]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800412c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004130:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004134:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413a:	491c      	ldr	r1, [pc, #112]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800413c:	4313      	orrs	r3, r2
 800413e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004142:	e003      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004144:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004148:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800414c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004154:	2100      	movs	r1, #0
 8004156:	6039      	str	r1, [r7, #0]
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	607b      	str	r3, [r7, #4]
 800415e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004162:	460b      	mov	r3, r1
 8004164:	4313      	orrs	r3, r2
 8004166:	d039      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004168:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800416c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800416e:	2b30      	cmp	r3, #48	@ 0x30
 8004170:	d01e      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004172:	2b30      	cmp	r3, #48	@ 0x30
 8004174:	d815      	bhi.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8004176:	2b10      	cmp	r3, #16
 8004178:	d002      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 800417a:	2b20      	cmp	r3, #32
 800417c:	d007      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800417e:	e010      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004180:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004184:	4a09      	ldr	r2, [pc, #36]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800418a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800418c:	e011      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800418e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004192:	3308      	adds	r3, #8
 8004194:	4618      	mov	r0, r3
 8004196:	f001 fa41 	bl	800561c <RCCEx_PLL2_Config>
 800419a:	4603      	mov	r3, r0
 800419c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80041a0:	e007      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80041a8:	e003      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80041aa:	bf00      	nop
 80041ac:	44020c00 	.word	0x44020c00
        break;
 80041b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10c      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80041ba:	4b0c      	ldr	r3, [pc, #48]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80041bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041ca:	4908      	ldr	r1, [pc, #32]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80041d2:	e003      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041d8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80041dc:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	37a8      	adds	r7, #168	@ 0xa8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041ea:	bf00      	nop
 80041ec:	44020c00 	.word	0x44020c00

080041f0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b08b      	sub	sp, #44	@ 0x2c
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80041f8:	4bae      	ldr	r3, [pc, #696]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80041fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004200:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004202:	4bac      	ldr	r3, [pc, #688]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800420c:	4ba9      	ldr	r3, [pc, #676]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800420e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004216:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004218:	4ba6      	ldr	r3, [pc, #664]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800421a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421c:	091b      	lsrs	r3, r3, #4
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004224:	4ba3      	ldr	r3, [pc, #652]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004228:	08db      	lsrs	r3, r3, #3
 800422a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	fb02 f303 	mul.w	r3, r2, r3
 8004234:	ee07 3a90 	vmov	s15, r3
 8004238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800423c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	2b00      	cmp	r3, #0
 8004244:	f000 8126 	beq.w	8004494 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	2b03      	cmp	r3, #3
 800424c:	d053      	beq.n	80042f6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	2b03      	cmp	r3, #3
 8004252:	d86f      	bhi.n	8004334 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d003      	beq.n	8004262 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	2b02      	cmp	r3, #2
 800425e:	d02b      	beq.n	80042b8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004260:	e068      	b.n	8004334 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004262:	4b94      	ldr	r3, [pc, #592]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	08db      	lsrs	r3, r3, #3
 8004268:	f003 0303 	and.w	r3, r3, #3
 800426c:	4a92      	ldr	r2, [pc, #584]	@ (80044b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800426e:	fa22 f303 	lsr.w	r3, r2, r3
 8004272:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	ee07 3a90 	vmov	s15, r3
 800427a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	ee07 3a90 	vmov	s15, r3
 8004284:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004288:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800428c:	6a3b      	ldr	r3, [r7, #32]
 800428e:	ee07 3a90 	vmov	s15, r3
 8004292:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004296:	ed97 6a04 	vldr	s12, [r7, #16]
 800429a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80044bc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800429e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80042b6:	e068      	b.n	800438a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80044c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80042c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	ee07 3a90 	vmov	s15, r3
 80042d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042d4:	ed97 6a04 	vldr	s12, [r7, #16]
 80042d8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80044bc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80042dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80042f4:	e049      	b.n	800438a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	ee07 3a90 	vmov	s15, r3
 80042fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004300:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80044c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8004304:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	ee07 3a90 	vmov	s15, r3
 800430e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004312:	ed97 6a04 	vldr	s12, [r7, #16]
 8004316:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80044bc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800431a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800431e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004322:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800432a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800432e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004332:	e02a      	b.n	800438a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004334:	4b5f      	ldr	r3, [pc, #380]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	08db      	lsrs	r3, r3, #3
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	4a5e      	ldr	r2, [pc, #376]	@ (80044b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004340:	fa22 f303 	lsr.w	r3, r2, r3
 8004344:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	ee07 3a90 	vmov	s15, r3
 800434c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	ee07 3a90 	vmov	s15, r3
 8004356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800435a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800435e:	6a3b      	ldr	r3, [r7, #32]
 8004360:	ee07 3a90 	vmov	s15, r3
 8004364:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004368:	ed97 6a04 	vldr	s12, [r7, #16]
 800436c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80044bc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004370:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004374:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004378:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800437c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004384:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004388:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800438a:	4b4a      	ldr	r3, [pc, #296]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004392:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004396:	d121      	bne.n	80043dc <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004398:	4b46      	ldr	r3, [pc, #280]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800439a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d017      	beq.n	80043d4 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80043a4:	4b43      	ldr	r3, [pc, #268]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a8:	0a5b      	lsrs	r3, r3, #9
 80043aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043ae:	ee07 3a90 	vmov	s15, r3
 80043b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80043b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043ba:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80043be:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80043c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ca:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	601a      	str	r2, [r3, #0]
 80043d2:	e006      	b.n	80043e2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]
 80043da:	e002      	b.n	80043e2 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80043e2:	4b34      	ldr	r3, [pc, #208]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043ee:	d121      	bne.n	8004434 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80043f0:	4b30      	ldr	r3, [pc, #192]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d017      	beq.n	800442c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80043fc:	4b2d      	ldr	r3, [pc, #180]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80043fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004400:	0c1b      	lsrs	r3, r3, #16
 8004402:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004406:	ee07 3a90 	vmov	s15, r3
 800440a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800440e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004412:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004416:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800441a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800441e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004422:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	e006      	b.n	800443a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	605a      	str	r2, [r3, #4]
 8004432:	e002      	b.n	800443a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800443a:	4b1e      	ldr	r3, [pc, #120]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004446:	d121      	bne.n	800448c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004448:	4b1a      	ldr	r3, [pc, #104]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d017      	beq.n	8004484 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004454:	4b17      	ldr	r3, [pc, #92]	@ (80044b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004458:	0e1b      	lsrs	r3, r3, #24
 800445a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800445e:	ee07 3a90 	vmov	s15, r3
 8004462:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004466:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800446a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800446e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004472:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004476:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800447a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004482:	e010      	b.n	80044a6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	609a      	str	r2, [r3, #8]
}
 800448a:	e00c      	b.n	80044a6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	609a      	str	r2, [r3, #8]
}
 8004492:	e008      	b.n	80044a6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
}
 80044a6:	bf00      	nop
 80044a8:	372c      	adds	r7, #44	@ 0x2c
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	44020c00 	.word	0x44020c00
 80044b8:	03d09000 	.word	0x03d09000
 80044bc:	46000000 	.word	0x46000000
 80044c0:	4a742400 	.word	0x4a742400
 80044c4:	4bb71b00 	.word	0x4bb71b00

080044c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b08b      	sub	sp, #44	@ 0x2c
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80044d0:	4bae      	ldr	r3, [pc, #696]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044d8:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80044da:	4bac      	ldr	r3, [pc, #688]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80044e4:	4ba9      	ldr	r3, [pc, #676]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e8:	0a1b      	lsrs	r3, r3, #8
 80044ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044ee:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80044f0:	4ba6      	ldr	r3, [pc, #664]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f4:	091b      	lsrs	r3, r3, #4
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80044fc:	4ba3      	ldr	r3, [pc, #652]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	08db      	lsrs	r3, r3, #3
 8004502:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	fb02 f303 	mul.w	r3, r2, r3
 800450c:	ee07 3a90 	vmov	s15, r3
 8004510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004514:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	2b00      	cmp	r3, #0
 800451c:	f000 8126 	beq.w	800476c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b03      	cmp	r3, #3
 8004524:	d053      	beq.n	80045ce <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	2b03      	cmp	r3, #3
 800452a:	d86f      	bhi.n	800460c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d003      	beq.n	800453a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	2b02      	cmp	r3, #2
 8004536:	d02b      	beq.n	8004590 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004538:	e068      	b.n	800460c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800453a:	4b94      	ldr	r3, [pc, #592]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	08db      	lsrs	r3, r3, #3
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	4a92      	ldr	r2, [pc, #584]	@ (8004790 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004546:	fa22 f303 	lsr.w	r3, r2, r3
 800454a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	ee07 3a90 	vmov	s15, r3
 8004552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	ee07 3a90 	vmov	s15, r3
 800455c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004560:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004564:	6a3b      	ldr	r3, [r7, #32]
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800456e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004572:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004794 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800457a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800457e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800458a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800458e:	e068      	b.n	8004662 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	ee07 3a90 	vmov	s15, r3
 8004596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800459a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004798 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800459e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045a2:	6a3b      	ldr	r3, [r7, #32]
 80045a4:	ee07 3a90 	vmov	s15, r3
 80045a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ac:	ed97 6a04 	vldr	s12, [r7, #16]
 80045b0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004794 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80045b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80045cc:	e049      	b.n	8004662 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	ee07 3a90 	vmov	s15, r3
 80045d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045d8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800479c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80045dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045e0:	6a3b      	ldr	r3, [r7, #32]
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ea:	ed97 6a04 	vldr	s12, [r7, #16]
 80045ee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004794 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80045f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004606:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800460a:	e02a      	b.n	8004662 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800460c:	4b5f      	ldr	r3, [pc, #380]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	08db      	lsrs	r3, r3, #3
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	4a5e      	ldr	r2, [pc, #376]	@ (8004790 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004618:	fa22 f303 	lsr.w	r3, r2, r3
 800461c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	ee07 3a90 	vmov	s15, r3
 8004624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	ee07 3a90 	vmov	s15, r3
 800462e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	ee07 3a90 	vmov	s15, r3
 800463c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004640:	ed97 6a04 	vldr	s12, [r7, #16]
 8004644:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004794 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004648:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800464c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004650:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004654:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004660:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004662:	4b4a      	ldr	r3, [pc, #296]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800466a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800466e:	d121      	bne.n	80046b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004670:	4b46      	ldr	r3, [pc, #280]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d017      	beq.n	80046ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800467c:	4b43      	ldr	r3, [pc, #268]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800467e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004680:	0a5b      	lsrs	r3, r3, #9
 8004682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004686:	ee07 3a90 	vmov	s15, r3
 800468a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800468e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004692:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004696:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800469a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800469e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046a2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	601a      	str	r2, [r3, #0]
 80046aa:	e006      	b.n	80046ba <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	e002      	b.n	80046ba <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80046ba:	4b34      	ldr	r3, [pc, #208]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c6:	d121      	bne.n	800470c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80046c8:	4b30      	ldr	r3, [pc, #192]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d017      	beq.n	8004704 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80046d4:	4b2d      	ldr	r3, [pc, #180]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80046d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d8:	0c1b      	lsrs	r3, r3, #16
 80046da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046de:	ee07 3a90 	vmov	s15, r3
 80046e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80046e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80046ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80046f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046fa:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	e006      	b.n	8004712 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	605a      	str	r2, [r3, #4]
 800470a:	e002      	b.n	8004712 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004712:	4b1e      	ldr	r3, [pc, #120]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800471a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800471e:	d121      	bne.n	8004764 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004720:	4b1a      	ldr	r3, [pc, #104]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004724:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d017      	beq.n	800475c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800472c:	4b17      	ldr	r3, [pc, #92]	@ (800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800472e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004730:	0e1b      	lsrs	r3, r3, #24
 8004732:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004736:	ee07 3a90 	vmov	s15, r3
 800473a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800473e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004742:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004746:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800474a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800474e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004752:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800475a:	e010      	b.n	800477e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	609a      	str	r2, [r3, #8]
}
 8004762:	e00c      	b.n	800477e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	609a      	str	r2, [r3, #8]
}
 800476a:	e008      	b.n	800477e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	609a      	str	r2, [r3, #8]
}
 800477e:	bf00      	nop
 8004780:	372c      	adds	r7, #44	@ 0x2c
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	44020c00 	.word	0x44020c00
 8004790:	03d09000 	.word	0x03d09000
 8004794:	46000000 	.word	0x46000000
 8004798:	4a742400 	.word	0x4a742400
 800479c:	4bb71b00 	.word	0x4bb71b00

080047a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08c      	sub	sp, #48	@ 0x30
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80047aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047ae:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80047b2:	430b      	orrs	r3, r1
 80047b4:	d14b      	bne.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80047b6:	4bc4      	ldr	r3, [pc, #784]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047c0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80047c2:	4bc1      	ldr	r3, [pc, #772]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d108      	bne.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80047d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047d6:	d104      	bne.n	80047e2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80047d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047de:	f000 bf14 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80047e2:	4bb9      	ldr	r3, [pc, #740]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80047e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047f0:	d108      	bne.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80047f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047f8:	d104      	bne.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80047fa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80047fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004800:	f000 bf03 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004804:	4bb0      	ldr	r3, [pc, #704]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004810:	d119      	bne.n	8004846 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004814:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004818:	d115      	bne.n	8004846 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800481a:	4bab      	ldr	r3, [pc, #684]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004826:	d30a      	bcc.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004828:	4ba7      	ldr	r3, [pc, #668]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	0a1b      	lsrs	r3, r3, #8
 800482e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004832:	4aa6      	ldr	r2, [pc, #664]	@ (8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800483a:	f000 bee6 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004842:	f000 bee2 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800484a:	f000 bede 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800484e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004852:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004856:	ea52 0301 	orrs.w	r3, r2, r1
 800485a:	f000 838e 	beq.w	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 800485e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004862:	2a01      	cmp	r2, #1
 8004864:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004868:	f080 86cc 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800486c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004870:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004874:	ea52 0301 	orrs.w	r3, r2, r1
 8004878:	f000 82aa 	beq.w	8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800487c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004880:	2a01      	cmp	r2, #1
 8004882:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004886:	f080 86bd 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800488a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800488e:	f1a3 0110 	sub.w	r1, r3, #16
 8004892:	ea52 0301 	orrs.w	r3, r2, r1
 8004896:	f000 8681 	beq.w	800559c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800489a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800489e:	2a01      	cmp	r2, #1
 80048a0:	f173 0310 	sbcs.w	r3, r3, #16
 80048a4:	f080 86ae 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80048a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048ac:	1f19      	subs	r1, r3, #4
 80048ae:	ea52 0301 	orrs.w	r3, r2, r1
 80048b2:	f000 84b1 	beq.w	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 80048b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048ba:	2a01      	cmp	r2, #1
 80048bc:	f173 0304 	sbcs.w	r3, r3, #4
 80048c0:	f080 86a0 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80048c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048c8:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 80048cc:	430b      	orrs	r3, r1
 80048ce:	f000 85aa 	beq.w	8005426 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 80048d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048d6:	497e      	ldr	r1, [pc, #504]	@ (8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80048d8:	428a      	cmp	r2, r1
 80048da:	f173 0300 	sbcs.w	r3, r3, #0
 80048de:	f080 8691 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80048e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048e6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80048ea:	430b      	orrs	r3, r1
 80048ec:	f000 8532 	beq.w	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 80048f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048f4:	4977      	ldr	r1, [pc, #476]	@ (8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 80048f6:	428a      	cmp	r2, r1
 80048f8:	f173 0300 	sbcs.w	r3, r3, #0
 80048fc:	f080 8682 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004900:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004904:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004908:	430b      	orrs	r3, r1
 800490a:	f000 84bc 	beq.w	8005286 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 800490e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004912:	4971      	ldr	r1, [pc, #452]	@ (8004ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8004914:	428a      	cmp	r2, r1
 8004916:	f173 0300 	sbcs.w	r3, r3, #0
 800491a:	f080 8673 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800491e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004922:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8004926:	430b      	orrs	r3, r1
 8004928:	f000 85f2 	beq.w	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 800492c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004930:	496a      	ldr	r1, [pc, #424]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004932:	428a      	cmp	r2, r1
 8004934:	f173 0300 	sbcs.w	r3, r3, #0
 8004938:	f080 8664 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800493c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004940:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004944:	430b      	orrs	r3, r1
 8004946:	f000 81e5 	beq.w	8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 800494a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800494e:	4964      	ldr	r1, [pc, #400]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004950:	428a      	cmp	r2, r1
 8004952:	f173 0300 	sbcs.w	r3, r3, #0
 8004956:	f080 8655 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800495a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800495e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004962:	430b      	orrs	r3, r1
 8004964:	f000 83cc 	beq.w	8005100 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004968:	e9d7 2300 	ldrd	r2, r3, [r7]
 800496c:	495d      	ldr	r1, [pc, #372]	@ (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 800496e:	428a      	cmp	r2, r1
 8004970:	f173 0300 	sbcs.w	r3, r3, #0
 8004974:	f080 8646 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004978:	e9d7 2300 	ldrd	r2, r3, [r7]
 800497c:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004980:	430b      	orrs	r3, r1
 8004982:	f000 8331 	beq.w	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004986:	e9d7 2300 	ldrd	r2, r3, [r7]
 800498a:	4957      	ldr	r1, [pc, #348]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 800498c:	428a      	cmp	r2, r1
 800498e:	f173 0300 	sbcs.w	r3, r3, #0
 8004992:	f080 8637 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004996:	e9d7 2300 	ldrd	r2, r3, [r7]
 800499a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800499e:	430b      	orrs	r3, r1
 80049a0:	f000 82bb 	beq.w	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 80049a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049a8:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80049ac:	f173 0300 	sbcs.w	r3, r3, #0
 80049b0:	f080 8628 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049b8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80049bc:	430b      	orrs	r3, r1
 80049be:	f000 826d 	beq.w	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 80049c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049c6:	f244 0101 	movw	r1, #16385	@ 0x4001
 80049ca:	428a      	cmp	r2, r1
 80049cc:	f173 0300 	sbcs.w	r3, r3, #0
 80049d0:	f080 8618 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049d8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80049dc:	430b      	orrs	r3, r1
 80049de:	f000 821e 	beq.w	8004e1e <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 80049e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049e6:	f242 0101 	movw	r1, #8193	@ 0x2001
 80049ea:	428a      	cmp	r2, r1
 80049ec:	f173 0300 	sbcs.w	r3, r3, #0
 80049f0:	f080 8608 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80049f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049f8:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80049fc:	430b      	orrs	r3, r1
 80049fe:	f000 8137 	beq.w	8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004a02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a06:	f241 0101 	movw	r1, #4097	@ 0x1001
 8004a0a:	428a      	cmp	r2, r1
 8004a0c:	f173 0300 	sbcs.w	r3, r3, #0
 8004a10:	f080 85f8 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a18:	1f11      	subs	r1, r2, #4
 8004a1a:	430b      	orrs	r3, r1
 8004a1c:	f000 80d2 	beq.w	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a24:	2a05      	cmp	r2, #5
 8004a26:	f173 0300 	sbcs.w	r3, r3, #0
 8004a2a:	f080 85eb 	bcs.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a32:	1e51      	subs	r1, r2, #1
 8004a34:	430b      	orrs	r3, r1
 8004a36:	d006      	beq.n	8004a46 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a3c:	1e91      	subs	r1, r2, #2
 8004a3e:	430b      	orrs	r3, r1
 8004a40:	d06c      	beq.n	8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004a42:	f000 bddf 	b.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a46:	4b20      	ldr	r3, [pc, #128]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d104      	bne.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004a58:	f7fe fd7a 	bl	8003550 <HAL_RCC_GetPCLK2Freq>
 8004a5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004a5e:	f000 bdd4 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004a62:	4b19      	ldr	r3, [pc, #100]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a6e:	d10a      	bne.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d107      	bne.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a76:	f107 030c 	add.w	r3, r7, #12
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff fd24 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a84:	e048      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004a86:	4b10      	ldr	r3, [pc, #64]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d10c      	bne.n	8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a94:	2b03      	cmp	r3, #3
 8004a96:	d109      	bne.n	8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a98:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	08db      	lsrs	r3, r3, #3
 8004a9e:	f003 0303 	and.w	r3, r3, #3
 8004aa2:	4a12      	ldr	r2, [pc, #72]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aaa:	e035      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004aac:	4b06      	ldr	r3, [pc, #24]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab8:	d11c      	bne.n	8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	d119      	bne.n	8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ac4:	e028      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004ac6:	bf00      	nop
 8004ac8:	44020c00 	.word	0x44020c00
 8004acc:	016e3600 	.word	0x016e3600
 8004ad0:	20000001 	.word	0x20000001
 8004ad4:	10000001 	.word	0x10000001
 8004ad8:	08000001 	.word	0x08000001
 8004adc:	04000001 	.word	0x04000001
 8004ae0:	00200001 	.word	0x00200001
 8004ae4:	00040001 	.word	0x00040001
 8004ae8:	00020001 	.word	0x00020001
 8004aec:	03d09000 	.word	0x03d09000
 8004af0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004af4:	4b9f      	ldr	r3, [pc, #636]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d106      	bne.n	8004b10 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	2b05      	cmp	r3, #5
 8004b06:	d103      	bne.n	8004b10 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8004b08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b0e:	e003      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b14:	f000 bd79 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004b18:	f000 bd77 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004b1c:	4b95      	ldr	r3, [pc, #596]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b26:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d104      	bne.n	8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b2e:	f7fe fcf9 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8004b32:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b34:	f000 bd69 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004b38:	4b8e      	ldr	r3, [pc, #568]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b44:	d10a      	bne.n	8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d107      	bne.n	8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b4c:	f107 030c 	add.w	r3, r7, #12
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7ff fcb9 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b5a:	e031      	b.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004b5c:	4b85      	ldr	r3, [pc, #532]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d10c      	bne.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6a:	2b18      	cmp	r3, #24
 8004b6c:	d109      	bne.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b6e:	4b81      	ldr	r3, [pc, #516]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	08db      	lsrs	r3, r3, #3
 8004b74:	f003 0303 	and.w	r3, r3, #3
 8004b78:	4a7f      	ldr	r2, [pc, #508]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b80:	e01e      	b.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004b82:	4b7c      	ldr	r3, [pc, #496]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b8e:	d105      	bne.n	8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	d102      	bne.n	8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004b96:	4b79      	ldr	r3, [pc, #484]	@ (8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b9a:	e011      	b.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004b9c:	4b75      	ldr	r3, [pc, #468]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004b9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d106      	bne.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bac:	2b28      	cmp	r3, #40	@ 0x28
 8004bae:	d103      	bne.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004bb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bb6:	e003      	b.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bbc:	f000 bd25 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004bc0:	f000 bd23 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004bc4:	4b6b      	ldr	r3, [pc, #428]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004bc6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bca:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004bce:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d104      	bne.n	8004be0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bd6:	f7fe fca5 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8004bda:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004bdc:	f000 bd15 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004be0:	4b64      	ldr	r3, [pc, #400]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004be8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bec:	d10a      	bne.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf0:	2b40      	cmp	r3, #64	@ 0x40
 8004bf2:	d107      	bne.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004bf4:	f107 030c 	add.w	r3, r7, #12
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7ff fc65 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c02:	e033      	b.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004c04:	4b5b      	ldr	r3, [pc, #364]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d10c      	bne.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c12:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c14:	d109      	bne.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c16:	4b57      	ldr	r3, [pc, #348]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	08db      	lsrs	r3, r3, #3
 8004c1c:	f003 0303 	and.w	r3, r3, #3
 8004c20:	4a55      	ldr	r2, [pc, #340]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004c22:	fa22 f303 	lsr.w	r3, r2, r3
 8004c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c28:	e020      	b.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004c2a:	4b52      	ldr	r3, [pc, #328]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c36:	d106      	bne.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c3e:	d102      	bne.n	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004c40:	4b4e      	ldr	r3, [pc, #312]	@ (8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c44:	e012      	b.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004c46:	4b4b      	ldr	r3, [pc, #300]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d107      	bne.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c56:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004c5a:	d103      	bne.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004c5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c62:	e003      	b.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c68:	f000 bccf 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004c6c:	f000 bccd 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004c70:	4b40      	ldr	r3, [pc, #256]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c76:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004c7a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d104      	bne.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004c82:	f7fe fc7b 	bl	800357c <HAL_RCC_GetPCLK3Freq>
 8004c86:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004c88:	f000 bcbf 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c92:	d108      	bne.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c94:	f107 030c 	add.w	r3, r7, #12
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff fc15 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ca2:	f000 bcb2 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004ca6:	4b33      	ldr	r3, [pc, #204]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d10d      	bne.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cb8:	d109      	bne.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004cba:	4b2e      	ldr	r3, [pc, #184]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	08db      	lsrs	r3, r3, #3
 8004cc0:	f003 0303 	and.w	r3, r3, #3
 8004cc4:	4a2c      	ldr	r2, [pc, #176]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ccc:	e020      	b.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004cce:	4b29      	ldr	r3, [pc, #164]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cda:	d106      	bne.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8004cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ce2:	d102      	bne.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8004ce4:	4b25      	ldr	r3, [pc, #148]	@ (8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ce8:	e012      	b.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004cea:	4b22      	ldr	r3, [pc, #136]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004cec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d107      	bne.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004cfe:	d103      	bne.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8004d00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d06:	e003      	b.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d0c:	f000 bc7d 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004d10:	f000 bc7b 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004d14:	4b17      	ldr	r3, [pc, #92]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d104      	bne.n	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8004d26:	f7fe fbe1 	bl	80034ec <HAL_RCC_GetHCLKFreq>
 8004d2a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004d2c:	f000 bc6d 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d104      	bne.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d36:	f7fe faad 	bl	8003294 <HAL_RCC_GetSysClockFreq>
 8004d3a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004d3c:	f000 bc65 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d108      	bne.n	8004d58 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d46:	f107 030c 	add.w	r3, r7, #12
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7ff fbbc 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d54:	f000 bc59 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004d58:	4b06      	ldr	r3, [pc, #24]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d64:	d10e      	bne.n	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d68:	2b03      	cmp	r3, #3
 8004d6a:	d10b      	bne.n	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004d6c:	4b04      	ldr	r3, [pc, #16]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8004d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d70:	e02c      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8004d72:	bf00      	nop
 8004d74:	44020c00 	.word	0x44020c00
 8004d78:	03d09000 	.word	0x03d09000
 8004d7c:	003d0900 	.word	0x003d0900
 8004d80:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004d84:	4b95      	ldr	r3, [pc, #596]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d10c      	bne.n	8004daa <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	d109      	bne.n	8004daa <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d96:	4b91      	ldr	r3, [pc, #580]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	08db      	lsrs	r3, r3, #3
 8004d9c:	f003 0303 	and.w	r3, r3, #3
 8004da0:	4a8f      	ldr	r2, [pc, #572]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004da2:	fa22 f303 	lsr.w	r3, r2, r3
 8004da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004da8:	e010      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004daa:	4b8c      	ldr	r3, [pc, #560]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004db2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004db6:	d105      	bne.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dba:	2b05      	cmp	r3, #5
 8004dbc:	d102      	bne.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004dbe:	4b89      	ldr	r3, [pc, #548]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dc2:	e003      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004dc8:	f000 bc1f 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004dcc:	f000 bc1d 	b.w	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004dd0:	4b82      	ldr	r3, [pc, #520]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004dd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dd6:	f003 0308 	and.w	r3, r3, #8
 8004dda:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8004ddc:	4b7f      	ldr	r3, [pc, #508]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004dde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d106      	bne.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d103      	bne.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8004df0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004df6:	e011      	b.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8004df8:	4b78      	ldr	r3, [pc, #480]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004dfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dfe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e06:	d106      	bne.n	8004e16 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8004e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d103      	bne.n	8004e16 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8004e0e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e14:	e002      	b.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004e1a:	e3f6      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e1c:	e3f5      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004e1e:	4b6f      	ldr	r3, [pc, #444]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e28:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d103      	bne.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e30:	f7fe fb78 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8004e34:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004e36:	e3e8      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3e:	d107      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e40:	f107 030c 	add.w	r3, r7, #12
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff fb3f 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e4e:	e3dc      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004e50:	4b62      	ldr	r3, [pc, #392]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d10d      	bne.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e62:	d109      	bne.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e64:	4b5d      	ldr	r3, [pc, #372]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	08db      	lsrs	r3, r3, #3
 8004e6a:	f003 0303 	and.w	r3, r3, #3
 8004e6e:	4a5c      	ldr	r2, [pc, #368]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004e70:	fa22 f303 	lsr.w	r3, r2, r3
 8004e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e76:	e010      	b.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004e78:	4b58      	ldr	r3, [pc, #352]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e84:	d106      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e8c:	d102      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004e8e:	4b55      	ldr	r3, [pc, #340]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e92:	e002      	b.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e98:	e3b7      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e9a:	e3b6      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004e9c:	4b4f      	ldr	r3, [pc, #316]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004e9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ea2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004ea6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d103      	bne.n	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004eae:	f7fe fb39 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8004eb2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004eb4:	e3a9      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ebc:	d107      	bne.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ebe:	f107 030c 	add.w	r3, r7, #12
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7ff fb00 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ecc:	e39d      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004ece:	4b43      	ldr	r3, [pc, #268]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d10d      	bne.n	8004ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004edc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ee0:	d109      	bne.n	8004ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ee2:	4b3e      	ldr	r3, [pc, #248]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	08db      	lsrs	r3, r3, #3
 8004ee8:	f003 0303 	and.w	r3, r3, #3
 8004eec:	4a3c      	ldr	r2, [pc, #240]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004eee:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ef4:	e010      	b.n	8004f18 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8004ef6:	4b39      	ldr	r3, [pc, #228]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004efe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f02:	d106      	bne.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8004f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f06:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f0a:	d102      	bne.n	8004f12 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8004f0c:	4b35      	ldr	r3, [pc, #212]	@ (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f10:	e002      	b.n	8004f18 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f16:	e378      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f18:	e377      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004f1a:	4b30      	ldr	r3, [pc, #192]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f20:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004f24:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8004f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d103      	bne.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f2c:	f7fe fafa 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8004f30:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f32:	e36a      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f3c:	f107 030c 	add.w	r3, r7, #12
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7ff fac1 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f4a:	e35e      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004f4c:	4b23      	ldr	r3, [pc, #140]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d10d      	bne.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f5e:	d109      	bne.n	8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f60:	4b1e      	ldr	r3, [pc, #120]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	08db      	lsrs	r3, r3, #3
 8004f66:	f003 0303 	and.w	r3, r3, #3
 8004f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f72:	e34a      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f78:	e347      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004f7a:	4b18      	ldr	r3, [pc, #96]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004f7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f80:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004f84:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8004f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d103      	bne.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004f8c:	f7fe faf6 	bl	800357c <HAL_RCC_GetPCLK3Freq>
 8004f90:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f92:	e33a      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f9a:	d107      	bne.n	8004fac <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f9c:	f107 030c 	add.w	r3, r7, #12
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f7ff fa91 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004faa:	e32e      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004fac:	4b0b      	ldr	r3, [pc, #44]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d10d      	bne.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fbe:	d109      	bne.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004fc0:	4b06      	ldr	r3, [pc, #24]	@ (8004fdc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	08db      	lsrs	r3, r3, #3
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	4a05      	ldr	r2, [pc, #20]	@ (8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fd2:	e31a      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fd8:	e317      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004fda:	bf00      	nop
 8004fdc:	44020c00 	.word	0x44020c00
 8004fe0:	03d09000 	.word	0x03d09000
 8004fe4:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004fe8:	4b9b      	ldr	r3, [pc, #620]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004fea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004fee:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004ffa:	d044      	beq.n	8005086 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffe:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005002:	d879      	bhi.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800500a:	d02d      	beq.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005012:	d871      	bhi.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005016:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800501a:	d017      	beq.n	800504c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800501c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005022:	d869      	bhi.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005026:	2b00      	cmp	r3, #0
 8005028:	d004      	beq.n	8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800502a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005030:	d004      	beq.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8005032:	e061      	b.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8005034:	f7fe faa2 	bl	800357c <HAL_RCC_GetPCLK3Freq>
 8005038:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800503a:	e060      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800503c:	f107 030c 	add.w	r3, r7, #12
 8005040:	4618      	mov	r0, r3
 8005042:	f7ff fa41 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800504a:	e058      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800504c:	4b82      	ldr	r3, [pc, #520]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800504e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b02      	cmp	r3, #2
 8005058:	d103      	bne.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 800505a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800505e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005060:	e04d      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005062:	2300      	movs	r3, #0
 8005064:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005066:	e04a      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005068:	4b7b      	ldr	r3, [pc, #492]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800506a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800506e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005072:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005076:	d103      	bne.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005078:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800507e:	e03e      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005080:	2300      	movs	r3, #0
 8005082:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005084:	e03b      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005086:	4b74      	ldr	r3, [pc, #464]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005088:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800508c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005090:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005092:	4b71      	ldr	r3, [pc, #452]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	2b02      	cmp	r3, #2
 800509c:	d10c      	bne.n	80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d109      	bne.n	80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80050a4:	4b6c      	ldr	r3, [pc, #432]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	08db      	lsrs	r3, r3, #3
 80050aa:	f003 0303 	and.w	r3, r3, #3
 80050ae:	4a6b      	ldr	r2, [pc, #428]	@ (800525c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80050b0:	fa22 f303 	lsr.w	r3, r2, r3
 80050b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050b6:	e01e      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80050b8:	4b67      	ldr	r3, [pc, #412]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050c4:	d106      	bne.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050cc:	d102      	bne.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80050ce:	4b64      	ldr	r3, [pc, #400]	@ (8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80050d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050d2:	e010      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80050d4:	4b60      	ldr	r3, [pc, #384]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050e0:	d106      	bne.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80050e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050e8:	d102      	bne.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80050ea:	4b5e      	ldr	r3, [pc, #376]	@ (8005264 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80050ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050ee:	e002      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80050f4:	e003      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80050f6:	e002      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80050f8:	2300      	movs	r3, #0
 80050fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050fc:	bf00      	nop
          }
        }
        break;
 80050fe:	e284      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005100:	4b55      	ldr	r3, [pc, #340]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005102:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005106:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800510a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800510c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005112:	d044      	beq.n	800519e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800511a:	d879      	bhi.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800511c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005122:	d02d      	beq.n	8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8005124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005126:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800512a:	d871      	bhi.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005132:	d017      	beq.n	8005164 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8005134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005136:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800513a:	d869      	bhi.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800513c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513e:	2b00      	cmp	r3, #0
 8005140:	d004      	beq.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8005142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005148:	d004      	beq.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800514a:	e061      	b.n	8005210 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800514c:	f7fe f9ea 	bl	8003524 <HAL_RCC_GetPCLK1Freq>
 8005150:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005152:	e060      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005154:	f107 030c 	add.w	r3, r7, #12
 8005158:	4618      	mov	r0, r3
 800515a:	f7ff f9b5 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005162:	e058      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005164:	4b3c      	ldr	r3, [pc, #240]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005166:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b02      	cmp	r3, #2
 8005170:	d103      	bne.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8005172:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005176:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005178:	e04d      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800517a:	2300      	movs	r3, #0
 800517c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800517e:	e04a      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005180:	4b35      	ldr	r3, [pc, #212]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005182:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005186:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800518a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800518e:	d103      	bne.n	8005198 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8005190:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005194:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005196:	e03e      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005198:	2300      	movs	r3, #0
 800519a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800519c:	e03b      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800519e:	4b2e      	ldr	r3, [pc, #184]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051a4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80051aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d10c      	bne.n	80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d109      	bne.n	80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051bc:	4b26      	ldr	r3, [pc, #152]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	08db      	lsrs	r3, r3, #3
 80051c2:	f003 0303 	and.w	r3, r3, #3
 80051c6:	4a25      	ldr	r2, [pc, #148]	@ (800525c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80051c8:	fa22 f303 	lsr.w	r3, r2, r3
 80051cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ce:	e01e      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80051d0:	4b21      	ldr	r3, [pc, #132]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051dc:	d106      	bne.n	80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e4:	d102      	bne.n	80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80051e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80051e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051ea:	e010      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80051ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051f8:	d106      	bne.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005200:	d102      	bne.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005202:	4b18      	ldr	r3, [pc, #96]	@ (8005264 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005204:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005206:	e002      	b.n	800520e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005208:	2300      	movs	r3, #0
 800520a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800520c:	e003      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800520e:	e002      	b.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005214:	bf00      	nop
          }
        }
        break;
 8005216:	e1f8      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005218:	4b0f      	ldr	r3, [pc, #60]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800521a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800521e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005222:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8005224:	4b0c      	ldr	r3, [pc, #48]	@ (8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800522c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005230:	d105      	bne.n	800523e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8005232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005234:	2b00      	cmp	r3, #0
 8005236:	d102      	bne.n	800523e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8005238:	4b0a      	ldr	r3, [pc, #40]	@ (8005264 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 800523a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800523c:	e1e5      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800523e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005240:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005244:	d110      	bne.n	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005246:	f107 0318 	add.w	r3, r7, #24
 800524a:	4618      	mov	r0, r3
 800524c:	f7fe ffd0 	bl	80041f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005254:	e1d9      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005256:	bf00      	nop
 8005258:	44020c00 	.word	0x44020c00
 800525c:	03d09000 	.word	0x03d09000
 8005260:	003d0900 	.word	0x003d0900
 8005264:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800526e:	d107      	bne.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005270:	f107 030c 	add.w	r3, r7, #12
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff f927 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800527e:	e1c4      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005280:	2300      	movs	r3, #0
 8005282:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005284:	e1c1      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005286:	4b9d      	ldr	r3, [pc, #628]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005288:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	2b04      	cmp	r3, #4
 8005296:	d859      	bhi.n	800534c <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8005298:	a201      	add	r2, pc, #4	@ (adr r2, 80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800529a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800529e:	bf00      	nop
 80052a0:	080052b5 	.word	0x080052b5
 80052a4:	080052c5 	.word	0x080052c5
 80052a8:	0800534d 	.word	0x0800534d
 80052ac:	080052d5 	.word	0x080052d5
 80052b0:	080052db 	.word	0x080052db
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80052b4:	f107 0318 	add.w	r3, r7, #24
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7fe ff99 	bl	80041f0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052c2:	e046      	b.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052c4:	f107 030c 	add.w	r3, r7, #12
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7ff f8fd 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052d2:	e03e      	b.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80052d4:	4b8a      	ldr	r3, [pc, #552]	@ (8005500 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80052d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80052d8:	e03b      	b.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80052da:	4b88      	ldr	r3, [pc, #544]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80052e4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80052e6:	4b85      	ldr	r3, [pc, #532]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d10c      	bne.n	800530c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d109      	bne.n	800530c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052f8:	4b80      	ldr	r3, [pc, #512]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	08db      	lsrs	r3, r3, #3
 80052fe:	f003 0303 	and.w	r3, r3, #3
 8005302:	4a80      	ldr	r2, [pc, #512]	@ (8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005304:	fa22 f303 	lsr.w	r3, r2, r3
 8005308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800530a:	e01e      	b.n	800534a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800530c:	4b7b      	ldr	r3, [pc, #492]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005318:	d106      	bne.n	8005328 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 800531a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005320:	d102      	bne.n	8005328 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005322:	4b79      	ldr	r3, [pc, #484]	@ (8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005326:	e010      	b.n	800534a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005328:	4b74      	ldr	r3, [pc, #464]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005330:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005334:	d106      	bne.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800533c:	d102      	bne.n	8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800533e:	4b73      	ldr	r3, [pc, #460]	@ (800550c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005340:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005342:	e002      	b.n	800534a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005344:	2300      	movs	r3, #0
 8005346:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005348:	e003      	b.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 800534a:	e002      	b.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 800534c:	2300      	movs	r3, #0
 800534e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005350:	bf00      	nop
          }
        }
        break;
 8005352:	e15a      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005354:	4b69      	ldr	r3, [pc, #420]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800535a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800535e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005362:	2b20      	cmp	r3, #32
 8005364:	d022      	beq.n	80053ac <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005368:	2b20      	cmp	r3, #32
 800536a:	d858      	bhi.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 800536c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536e:	2b18      	cmp	r3, #24
 8005370:	d019      	beq.n	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8005372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005374:	2b18      	cmp	r3, #24
 8005376:	d852      	bhi.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800537e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005380:	2b08      	cmp	r3, #8
 8005382:	d008      	beq.n	8005396 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005384:	e04b      	b.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005386:	f107 0318 	add.w	r3, r7, #24
 800538a:	4618      	mov	r0, r3
 800538c:	f7fe ff30 	bl	80041f0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005394:	e046      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005396:	f107 030c 	add.w	r3, r7, #12
 800539a:	4618      	mov	r0, r3
 800539c:	f7ff f894 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053a4:	e03e      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80053a6:	4b56      	ldr	r3, [pc, #344]	@ (8005500 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80053a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053aa:	e03b      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80053ac:	4b53      	ldr	r3, [pc, #332]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80053b6:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80053b8:	4b50      	ldr	r3, [pc, #320]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d10c      	bne.n	80053de <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80053c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d109      	bne.n	80053de <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80053ca:	4b4c      	ldr	r3, [pc, #304]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	08db      	lsrs	r3, r3, #3
 80053d0:	f003 0303 	and.w	r3, r3, #3
 80053d4:	4a4b      	ldr	r2, [pc, #300]	@ (8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80053d6:	fa22 f303 	lsr.w	r3, r2, r3
 80053da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053dc:	e01e      	b.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80053de:	4b47      	ldr	r3, [pc, #284]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053ea:	d106      	bne.n	80053fa <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80053ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053f2:	d102      	bne.n	80053fa <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80053f4:	4b44      	ldr	r3, [pc, #272]	@ (8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80053f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053f8:	e010      	b.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80053fa:	4b40      	ldr	r3, [pc, #256]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005402:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005406:	d106      	bne.n	8005416 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8005408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800540e:	d102      	bne.n	8005416 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005410:	4b3e      	ldr	r3, [pc, #248]	@ (800550c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005412:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005414:	e002      	b.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005416:	2300      	movs	r3, #0
 8005418:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800541a:	e003      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800541c:	e002      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 800541e:	2300      	movs	r3, #0
 8005420:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005422:	bf00      	nop
          }
        }
        break;
 8005424:	e0f1      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005426:	4b35      	ldr	r3, [pc, #212]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800542c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005430:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005434:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005438:	d023      	beq.n	8005482 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 800543a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005440:	d858      	bhi.n	80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005444:	2bc0      	cmp	r3, #192	@ 0xc0
 8005446:	d019      	beq.n	800547c <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800544a:	2bc0      	cmp	r3, #192	@ 0xc0
 800544c:	d852      	bhi.n	80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800544e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8005454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005456:	2b40      	cmp	r3, #64	@ 0x40
 8005458:	d008      	beq.n	800546c <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 800545a:	e04b      	b.n	80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800545c:	f107 0318 	add.w	r3, r7, #24
 8005460:	4618      	mov	r0, r3
 8005462:	f7fe fec5 	bl	80041f0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800546a:	e046      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800546c:	f107 030c 	add.w	r3, r7, #12
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff f829 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800547a:	e03e      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800547c:	4b20      	ldr	r3, [pc, #128]	@ (8005500 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005480:	e03b      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005482:	4b1e      	ldr	r3, [pc, #120]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005484:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005488:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800548c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800548e:	4b1b      	ldr	r3, [pc, #108]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b02      	cmp	r3, #2
 8005498:	d10c      	bne.n	80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	2b00      	cmp	r3, #0
 800549e:	d109      	bne.n	80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80054a0:	4b16      	ldr	r3, [pc, #88]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	08db      	lsrs	r3, r3, #3
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	4a16      	ldr	r2, [pc, #88]	@ (8005504 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80054ac:	fa22 f303 	lsr.w	r3, r2, r3
 80054b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054b2:	e01e      	b.n	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80054b4:	4b11      	ldr	r3, [pc, #68]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c0:	d106      	bne.n	80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054c8:	d102      	bne.n	80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80054ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80054cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054ce:	e010      	b.n	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80054d0:	4b0a      	ldr	r3, [pc, #40]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054dc:	d106      	bne.n	80054ec <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054e4:	d102      	bne.n	80054ec <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80054e6:	4b09      	ldr	r3, [pc, #36]	@ (800550c <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80054e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054ea:	e002      	b.n	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80054ec:	2300      	movs	r3, #0
 80054ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80054f0:	e003      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80054f2:	e002      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 80054f4:	2300      	movs	r3, #0
 80054f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054f8:	bf00      	nop
          }
        }
        break;
 80054fa:	e086      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80054fc:	44020c00 	.word	0x44020c00
 8005500:	00bb8000 	.word	0x00bb8000
 8005504:	03d09000 	.word	0x03d09000
 8005508:	003d0900 	.word	0x003d0900
 800550c:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005510:	4b40      	ldr	r3, [pc, #256]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005512:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005516:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800551a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800551c:	4b3d      	ldr	r3, [pc, #244]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005524:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005528:	d105      	bne.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 800552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552c:	2b00      	cmp	r3, #0
 800552e:	d102      	bne.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8005530:	4b39      	ldr	r3, [pc, #228]	@ (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005534:	e031      	b.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005536:	4b37      	ldr	r3, [pc, #220]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800553e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005542:	d10a      	bne.n	800555a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005546:	2b10      	cmp	r3, #16
 8005548:	d107      	bne.n	800555a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800554a:	f107 0318 	add.w	r3, r7, #24
 800554e:	4618      	mov	r0, r3
 8005550:	f7fe fe4e 	bl	80041f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005558:	e01f      	b.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800555a:	4b2e      	ldr	r3, [pc, #184]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800555c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b02      	cmp	r3, #2
 8005566:	d106      	bne.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800556a:	2b20      	cmp	r3, #32
 800556c:	d103      	bne.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 800556e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005572:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005574:	e011      	b.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005576:	4b27      	ldr	r3, [pc, #156]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800557c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005580:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005584:	d106      	bne.n	8005594 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005588:	2b30      	cmp	r3, #48	@ 0x30
 800558a:	d103      	bne.n	8005594 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 800558c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005592:	e002      	b.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005594:	2300      	movs	r3, #0
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005598:	e037      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800559a:	e036      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800559c:	4b1d      	ldr	r3, [pc, #116]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800559e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80055a6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80055a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d107      	bne.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80055ae:	f107 0318 	add.w	r3, r7, #24
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7fe fe1c 	bl	80041f0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 80055bc:	e025      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 80055be:	4b15      	ldr	r3, [pc, #84]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055ca:	d10a      	bne.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 80055cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ce:	2b20      	cmp	r3, #32
 80055d0:	d107      	bne.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055d2:	f107 030c 	add.w	r3, r7, #12
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7fe ff76 	bl	80044c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055e0:	e00f      	b.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80055e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055ee:	d105      	bne.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 80055f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f2:	2b30      	cmp	r3, #48	@ 0x30
 80055f4:	d102      	bne.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 80055f6:	4b08      	ldr	r3, [pc, #32]	@ (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80055f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055fa:	e002      	b.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8005600:	e003      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005602:	e002      	b.n	800560a <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005608:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800560a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800560c:	4618      	mov	r0, r3
 800560e:	3730      	adds	r7, #48	@ 0x30
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	44020c00 	.word	0x44020c00
 8005618:	02dc6c00 	.word	0x02dc6c00

0800561c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005624:	4b48      	ldr	r3, [pc, #288]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a47      	ldr	r2, [pc, #284]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 800562a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800562e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005630:	f7fb fe10 	bl	8001254 <HAL_GetTick>
 8005634:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005636:	e008      	b.n	800564a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005638:	f7fb fe0c 	bl	8001254 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	2b02      	cmp	r3, #2
 8005644:	d901      	bls.n	800564a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e07a      	b.n	8005740 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800564a:	4b3f      	ldr	r3, [pc, #252]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1f0      	bne.n	8005638 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005656:	4b3c      	ldr	r3, [pc, #240]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800565e:	f023 0303 	bic.w	r3, r3, #3
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6811      	ldr	r1, [r2, #0]
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	6852      	ldr	r2, [r2, #4]
 800566a:	0212      	lsls	r2, r2, #8
 800566c:	430a      	orrs	r2, r1
 800566e:	4936      	ldr	r1, [pc, #216]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005670:	4313      	orrs	r3, r2
 8005672:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	3b01      	subs	r3, #1
 800567a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	3b01      	subs	r3, #1
 8005684:	025b      	lsls	r3, r3, #9
 8005686:	b29b      	uxth	r3, r3
 8005688:	431a      	orrs	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	3b01      	subs	r3, #1
 8005690:	041b      	lsls	r3, r3, #16
 8005692:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	3b01      	subs	r3, #1
 800569e:	061b      	lsls	r3, r3, #24
 80056a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80056a4:	4928      	ldr	r1, [pc, #160]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80056aa:	4b27      	ldr	r3, [pc, #156]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ae:	f023 020c 	bic.w	r2, r3, #12
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	4924      	ldr	r1, [pc, #144]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056b8:	4313      	orrs	r3, r2
 80056ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80056bc:	4b22      	ldr	r3, [pc, #136]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c0:	f023 0220 	bic.w	r2, r3, #32
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	69db      	ldr	r3, [r3, #28]
 80056c8:	491f      	ldr	r1, [pc, #124]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80056ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d6:	491c      	ldr	r1, [pc, #112]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80056dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e0:	4a19      	ldr	r2, [pc, #100]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056e2:	f023 0310 	bic.w	r3, r3, #16
 80056e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80056e8:	4b17      	ldr	r3, [pc, #92]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056f0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6a12      	ldr	r2, [r2, #32]
 80056f8:	00d2      	lsls	r2, r2, #3
 80056fa:	4913      	ldr	r1, [pc, #76]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005700:	4b11      	ldr	r3, [pc, #68]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005704:	4a10      	ldr	r2, [pc, #64]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005706:	f043 0310 	orr.w	r3, r3, #16
 800570a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800570c:	4b0e      	ldr	r3, [pc, #56]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0d      	ldr	r2, [pc, #52]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005712:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005716:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005718:	f7fb fd9c 	bl	8001254 <HAL_GetTick>
 800571c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800571e:	e008      	b.n	8005732 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005720:	f7fb fd98 	bl	8001254 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d901      	bls.n	8005732 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e006      	b.n	8005740 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005732:	4b05      	ldr	r3, [pc, #20]	@ (8005748 <RCCEx_PLL2_Config+0x12c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d0f0      	beq.n	8005720 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800573e:	2300      	movs	r3, #0

}
 8005740:	4618      	mov	r0, r3
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	44020c00 	.word	0x44020c00

0800574c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d101      	bne.n	800575e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e042      	b.n	80057e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005764:	2b00      	cmp	r3, #0
 8005766:	d106      	bne.n	8005776 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f7fb fa6f 	bl	8000c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2224      	movs	r2, #36	@ 0x24
 800577a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0201 	bic.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005792:	2b00      	cmp	r3, #0
 8005794:	d002      	beq.n	800579c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fd52 	bl	8006240 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 fbd1 	bl	8005f44 <UART_SetConfig>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e01b      	b.n	80057e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0201 	orr.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 fdd1 	bl	8006384 <UART_CheckIdleState>
 80057e2:	4603      	mov	r3, r0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b08a      	sub	sp, #40	@ 0x28
 80057f0:	af02      	add	r7, sp, #8
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	4613      	mov	r3, r2
 80057fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005802:	2b20      	cmp	r3, #32
 8005804:	f040 808b 	bne.w	800591e <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d002      	beq.n	8005814 <HAL_UART_Transmit+0x28>
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d101      	bne.n	8005818 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e083      	b.n	8005920 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005822:	2b80      	cmp	r3, #128	@ 0x80
 8005824:	d107      	bne.n	8005836 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	689a      	ldr	r2, [r3, #8]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005834:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2221      	movs	r2, #33	@ 0x21
 8005842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005846:	f7fb fd05 	bl	8001254 <HAL_GetTick>
 800584a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	88fa      	ldrh	r2, [r7, #6]
 8005850:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	88fa      	ldrh	r2, [r7, #6]
 8005858:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005864:	d108      	bne.n	8005878 <HAL_UART_Transmit+0x8c>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d104      	bne.n	8005878 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800586e:	2300      	movs	r3, #0
 8005870:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	e003      	b.n	8005880 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800587c:	2300      	movs	r3, #0
 800587e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005880:	e030      	b.n	80058e4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	2200      	movs	r2, #0
 800588a:	2180      	movs	r1, #128	@ 0x80
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 fe23 	bl	80064d8 <UART_WaitOnFlagUntilTimeout>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d005      	beq.n	80058a4 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e03d      	b.n	8005920 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10b      	bne.n	80058c2 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	881b      	ldrh	r3, [r3, #0]
 80058ae:	461a      	mov	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	3302      	adds	r3, #2
 80058be:	61bb      	str	r3, [r7, #24]
 80058c0:	e007      	b.n	80058d2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	781a      	ldrb	r2, [r3, #0]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	3301      	adds	r3, #1
 80058d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80058d8:	b29b      	uxth	r3, r3
 80058da:	3b01      	subs	r3, #1
 80058dc:	b29a      	uxth	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1c8      	bne.n	8005882 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	2200      	movs	r2, #0
 80058f8:	2140      	movs	r1, #64	@ 0x40
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f000 fdec 	bl	80064d8 <UART_WaitOnFlagUntilTimeout>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d005      	beq.n	8005912 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2220      	movs	r2, #32
 800590a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e006      	b.n	8005920 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2220      	movs	r2, #32
 8005916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800591a:	2300      	movs	r3, #0
 800591c:	e000      	b.n	8005920 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800591e:	2302      	movs	r3, #2
  }
}
 8005920:	4618      	mov	r0, r3
 8005922:	3720      	adds	r7, #32
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b0ae      	sub	sp, #184	@ 0xb8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800594e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005952:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005956:	4013      	ands	r3, r2
 8005958:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800595c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005960:	2b00      	cmp	r3, #0
 8005962:	d11b      	bne.n	800599c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005964:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005968:	f003 0320 	and.w	r3, r3, #32
 800596c:	2b00      	cmp	r3, #0
 800596e:	d015      	beq.n	800599c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005970:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005974:	f003 0320 	and.w	r3, r3, #32
 8005978:	2b00      	cmp	r3, #0
 800597a:	d105      	bne.n	8005988 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800597c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d009      	beq.n	800599c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 82ac 	beq.w	8005eea <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	4798      	blx	r3
      }
      return;
 800599a:	e2a6      	b.n	8005eea <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800599c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80fd 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80059a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80059aa:	4b7a      	ldr	r3, [pc, #488]	@ (8005b94 <HAL_UART_IRQHandler+0x26c>)
 80059ac:	4013      	ands	r3, r2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80059b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80059b6:	4b78      	ldr	r3, [pc, #480]	@ (8005b98 <HAL_UART_IRQHandler+0x270>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 80f0 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80059c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d011      	beq.n	80059f0 <HAL_UART_IRQHandler+0xc8>
 80059cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80059d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00b      	beq.n	80059f0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2201      	movs	r2, #1
 80059de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059e6:	f043 0201 	orr.w	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d011      	beq.n	8005a20 <HAL_UART_IRQHandler+0xf8>
 80059fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00b      	beq.n	8005a20 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a16:	f043 0204 	orr.w	r2, r3, #4
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a24:	f003 0304 	and.w	r3, r3, #4
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d011      	beq.n	8005a50 <HAL_UART_IRQHandler+0x128>
 8005a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00b      	beq.n	8005a50 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2204      	movs	r2, #4
 8005a3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a46:	f043 0202 	orr.w	r2, r3, #2
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d017      	beq.n	8005a8c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a60:	f003 0320 	and.w	r3, r3, #32
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d105      	bne.n	8005a74 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005a68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005a6c:	4b49      	ldr	r3, [pc, #292]	@ (8005b94 <HAL_UART_IRQHandler+0x26c>)
 8005a6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00b      	beq.n	8005a8c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2208      	movs	r2, #8
 8005a7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a82:	f043 0208 	orr.w	r2, r3, #8
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d012      	beq.n	8005abe <HAL_UART_IRQHandler+0x196>
 8005a98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00c      	beq.n	8005abe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ab4:	f043 0220 	orr.w	r2, r3, #32
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 8212 	beq.w	8005eee <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005aca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ace:	f003 0320 	and.w	r3, r3, #32
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d013      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005ad6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d105      	bne.n	8005aee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005ae2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d007      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b12:	2b40      	cmp	r3, #64	@ 0x40
 8005b14:	d005      	beq.n	8005b22 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b1a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d02e      	beq.n	8005b80 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fd45 	bl	80065b2 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b32:	2b40      	cmp	r3, #64	@ 0x40
 8005b34:	d120      	bne.n	8005b78 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d017      	beq.n	8005b70 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b46:	4a15      	ldr	r2, [pc, #84]	@ (8005b9c <HAL_UART_IRQHandler+0x274>)
 8005b48:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fb fdbb 	bl	80016cc <HAL_DMA_Abort_IT>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d019      	beq.n	8005b90 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b6e:	e00f      	b.n	8005b90 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f9d1 	bl	8005f18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b76:	e00b      	b.n	8005b90 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 f9cd 	bl	8005f18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b7e:	e007      	b.n	8005b90 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f9c9 	bl	8005f18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005b8e:	e1ae      	b.n	8005eee <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b90:	bf00      	nop
    return;
 8005b92:	e1ac      	b.n	8005eee <HAL_UART_IRQHandler+0x5c6>
 8005b94:	10000001 	.word	0x10000001
 8005b98:	04000120 	.word	0x04000120
 8005b9c:	0800667f 	.word	0x0800667f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	f040 8142 	bne.w	8005e2e <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005baa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 813b 	beq.w	8005e2e <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005bb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8134 	beq.w	8005e2e <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2210      	movs	r2, #16
 8005bcc:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd8:	2b40      	cmp	r3, #64	@ 0x40
 8005bda:	f040 80aa 	bne.w	8005d32 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005be8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8005bec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f000 8084 	beq.w	8005cfe <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005bfc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d27c      	bcs.n	8005cfe <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005c0a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c16:	2b81      	cmp	r3, #129	@ 0x81
 8005c18:	d060      	beq.n	8005cdc <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	461a      	mov	r2, r3
 8005c38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c40:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c44:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c48:	e841 2300 	strex	r3, r2, [r1]
 8005c4c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1e2      	bne.n	8005c1a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3308      	adds	r3, #8
 8005c5a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c5e:	e853 3f00 	ldrex	r3, [r3]
 8005c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c66:	f023 0301 	bic.w	r3, r3, #1
 8005c6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	3308      	adds	r3, #8
 8005c74:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005c78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c80:	e841 2300 	strex	r3, r2, [r1]
 8005c84:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1e3      	bne.n	8005c54 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2220      	movs	r2, #32
 8005c90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca2:	e853 3f00 	ldrex	r3, [r3]
 8005ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ca8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005caa:	f023 0310 	bic.w	r3, r3, #16
 8005cae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005cbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cbe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005cc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e4      	bne.n	8005c9a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fb fc7c 	bl	80015d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f918 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005cfc:	e0f9      	b.n	8005ef2 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d04:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	f040 80f2 	bne.w	8005ef2 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d16:	2b81      	cmp	r3, #129	@ 0x81
 8005d18:	f040 80eb 	bne.w	8005ef2 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d28:	4619      	mov	r1, r3
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f8fe 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
      return;
 8005d30:	e0df      	b.n	8005ef2 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f000 80d1 	beq.w	8005ef6 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8005d54:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 80cc 	beq.w	8005ef6 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d66:	e853 3f00 	ldrex	r3, [r3]
 8005d6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d88:	e841 2300 	strex	r3, r2, [r1]
 8005d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1e4      	bne.n	8005d5e <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3308      	adds	r3, #8
 8005d9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9e:	e853 3f00 	ldrex	r3, [r3]
 8005da2:	623b      	str	r3, [r7, #32]
   return(result);
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005daa:	f023 0301 	bic.w	r3, r3, #1
 8005dae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	3308      	adds	r3, #8
 8005db8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005dbc:	633a      	str	r2, [r7, #48]	@ 0x30
 8005dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dc4:	e841 2300 	strex	r3, r2, [r1]
 8005dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1e1      	bne.n	8005d94 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	e853 3f00 	ldrex	r3, [r3]
 8005df0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f023 0310 	bic.w	r3, r3, #16
 8005df8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	461a      	mov	r2, r3
 8005e02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005e06:	61fb      	str	r3, [r7, #28]
 8005e08:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0a:	69b9      	ldr	r1, [r7, #24]
 8005e0c:	69fa      	ldr	r2, [r7, #28]
 8005e0e:	e841 2300 	strex	r3, r2, [r1]
 8005e12:	617b      	str	r3, [r7, #20]
   return(result);
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1e4      	bne.n	8005de4 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2202      	movs	r2, #2
 8005e1e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e20:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005e24:	4619      	mov	r1, r3
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f880 	bl	8005f2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e2c:	e063      	b.n	8005ef6 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005e2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00e      	beq.n	8005e58 <HAL_UART_IRQHandler+0x530>
 8005e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d008      	beq.n	8005e58 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005e4e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fc51 	bl	80066f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e56:	e051      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005e58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d014      	beq.n	8005e8e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005e64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d105      	bne.n	8005e7c <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005e70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d008      	beq.n	8005e8e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d03a      	beq.n	8005efa <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	4798      	blx	r3
    }
    return;
 8005e8c:	e035      	b.n	8005efa <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d009      	beq.n	8005eae <HAL_UART_IRQHandler+0x586>
 8005e9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d003      	beq.n	8005eae <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 fbfb 	bl	80066a2 <UART_EndTransmit_IT>
    return;
 8005eac:	e026      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005eae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005eb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d009      	beq.n	8005ece <HAL_UART_IRQHandler+0x5a6>
 8005eba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ebe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d003      	beq.n	8005ece <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 fc2a 	bl	8006720 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ecc:	e016      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005ece:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ed2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d010      	beq.n	8005efc <HAL_UART_IRQHandler+0x5d4>
 8005eda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	da0c      	bge.n	8005efc <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fc12 	bl	800670c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ee8:	e008      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
      return;
 8005eea:	bf00      	nop
 8005eec:	e006      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
    return;
 8005eee:	bf00      	nop
 8005ef0:	e004      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
      return;
 8005ef2:	bf00      	nop
 8005ef4:	e002      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
      return;
 8005ef6:	bf00      	nop
 8005ef8:	e000      	b.n	8005efc <HAL_UART_IRQHandler+0x5d4>
    return;
 8005efa:	bf00      	nop
  }
}
 8005efc:	37b8      	adds	r7, #184	@ 0xb8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop

08005f04 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	460b      	mov	r3, r1
 8005f36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f48:	b094      	sub	sp, #80	@ 0x50
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	431a      	orrs	r2, r3
 8005f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	498a      	ldr	r1, [pc, #552]	@ (800619c <UART_SetConfig+0x258>)
 8005f74:	4019      	ands	r1, r3
 8005f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8c:	68d9      	ldr	r1, [r3, #12]
 8005f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	ea40 0301 	orr.w	r3, r0, r1
 8005f96:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	4b7f      	ldr	r3, [pc, #508]	@ (80061a0 <UART_SetConfig+0x25c>)
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d004      	beq.n	8005fb2 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005faa:	6a1a      	ldr	r2, [r3, #32]
 8005fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8005fbc:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fc6:	430b      	orrs	r3, r1
 8005fc8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	f023 000f 	bic.w	r0, r3, #15
 8005fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	ea40 0301 	orr.w	r3, r0, r1
 8005fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	4b6f      	ldr	r3, [pc, #444]	@ (80061a4 <UART_SetConfig+0x260>)
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d102      	bne.n	8005ff2 <UART_SetConfig+0xae>
 8005fec:	2301      	movs	r3, #1
 8005fee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ff0:	e01a      	b.n	8006028 <UART_SetConfig+0xe4>
 8005ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	4b6c      	ldr	r3, [pc, #432]	@ (80061a8 <UART_SetConfig+0x264>)
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d102      	bne.n	8006002 <UART_SetConfig+0xbe>
 8005ffc:	2302      	movs	r3, #2
 8005ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006000:	e012      	b.n	8006028 <UART_SetConfig+0xe4>
 8006002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	4b69      	ldr	r3, [pc, #420]	@ (80061ac <UART_SetConfig+0x268>)
 8006008:	429a      	cmp	r2, r3
 800600a:	d102      	bne.n	8006012 <UART_SetConfig+0xce>
 800600c:	2304      	movs	r3, #4
 800600e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006010:	e00a      	b.n	8006028 <UART_SetConfig+0xe4>
 8006012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	4b62      	ldr	r3, [pc, #392]	@ (80061a0 <UART_SetConfig+0x25c>)
 8006018:	429a      	cmp	r2, r3
 800601a:	d103      	bne.n	8006024 <UART_SetConfig+0xe0>
 800601c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006020:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006022:	e001      	b.n	8006028 <UART_SetConfig+0xe4>
 8006024:	2300      	movs	r3, #0
 8006026:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	4b5c      	ldr	r3, [pc, #368]	@ (80061a0 <UART_SetConfig+0x25c>)
 800602e:	429a      	cmp	r2, r3
 8006030:	d171      	bne.n	8006116 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006034:	2200      	movs	r2, #0
 8006036:	623b      	str	r3, [r7, #32]
 8006038:	627a      	str	r2, [r7, #36]	@ 0x24
 800603a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800603e:	f7fe fbaf 	bl	80047a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006042:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 80e2 	beq.w	8006210 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800604c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800604e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006050:	4a57      	ldr	r2, [pc, #348]	@ (80061b0 <UART_SetConfig+0x26c>)
 8006052:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006056:	461a      	mov	r2, r3
 8006058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800605a:	fbb3 f3f2 	udiv	r3, r3, r2
 800605e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	4613      	mov	r3, r2
 8006066:	005b      	lsls	r3, r3, #1
 8006068:	4413      	add	r3, r2
 800606a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800606c:	429a      	cmp	r2, r3
 800606e:	d305      	bcc.n	800607c <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006078:	429a      	cmp	r2, r3
 800607a:	d903      	bls.n	8006084 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006082:	e0c5      	b.n	8006210 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006084:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006086:	2200      	movs	r2, #0
 8006088:	61bb      	str	r3, [r7, #24]
 800608a:	61fa      	str	r2, [r7, #28]
 800608c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006090:	4a47      	ldr	r2, [pc, #284]	@ (80061b0 <UART_SetConfig+0x26c>)
 8006092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006096:	b29b      	uxth	r3, r3
 8006098:	2200      	movs	r2, #0
 800609a:	613b      	str	r3, [r7, #16]
 800609c:	617a      	str	r2, [r7, #20]
 800609e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80060a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80060a6:	f7fa f8f7 	bl	8000298 <__aeabi_uldivmod>
 80060aa:	4602      	mov	r2, r0
 80060ac:	460b      	mov	r3, r1
 80060ae:	4610      	mov	r0, r2
 80060b0:	4619      	mov	r1, r3
 80060b2:	f04f 0200 	mov.w	r2, #0
 80060b6:	f04f 0300 	mov.w	r3, #0
 80060ba:	020b      	lsls	r3, r1, #8
 80060bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80060c0:	0202      	lsls	r2, r0, #8
 80060c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060c4:	6849      	ldr	r1, [r1, #4]
 80060c6:	0849      	lsrs	r1, r1, #1
 80060c8:	2000      	movs	r0, #0
 80060ca:	460c      	mov	r4, r1
 80060cc:	4605      	mov	r5, r0
 80060ce:	eb12 0804 	adds.w	r8, r2, r4
 80060d2:	eb43 0905 	adc.w	r9, r3, r5
 80060d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	60bb      	str	r3, [r7, #8]
 80060de:	60fa      	str	r2, [r7, #12]
 80060e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060e4:	4640      	mov	r0, r8
 80060e6:	4649      	mov	r1, r9
 80060e8:	f7fa f8d6 	bl	8000298 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4613      	mov	r3, r2
 80060f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060fa:	d308      	bcc.n	800610e <UART_SetConfig+0x1ca>
 80060fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006102:	d204      	bcs.n	800610e <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8006104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800610a:	60da      	str	r2, [r3, #12]
 800610c:	e080      	b.n	8006210 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006114:	e07c      	b.n	8006210 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006118:	69db      	ldr	r3, [r3, #28]
 800611a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800611e:	d149      	bne.n	80061b4 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006120:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006122:	2200      	movs	r2, #0
 8006124:	603b      	str	r3, [r7, #0]
 8006126:	607a      	str	r2, [r7, #4]
 8006128:	e9d7 0100 	ldrd	r0, r1, [r7]
 800612c:	f7fe fb38 	bl	80047a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006130:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006134:	2b00      	cmp	r3, #0
 8006136:	d06b      	beq.n	8006210 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800613a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613c:	4a1c      	ldr	r2, [pc, #112]	@ (80061b0 <UART_SetConfig+0x26c>)
 800613e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006142:	461a      	mov	r2, r3
 8006144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006146:	fbb3 f3f2 	udiv	r3, r3, r2
 800614a:	005a      	lsls	r2, r3, #1
 800614c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	085b      	lsrs	r3, r3, #1
 8006152:	441a      	add	r2, r3
 8006154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	fbb2 f3f3 	udiv	r3, r2, r3
 800615c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800615e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006160:	2b0f      	cmp	r3, #15
 8006162:	d916      	bls.n	8006192 <UART_SetConfig+0x24e>
 8006164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800616a:	d212      	bcs.n	8006192 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800616c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800616e:	b29b      	uxth	r3, r3
 8006170:	f023 030f 	bic.w	r3, r3, #15
 8006174:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006178:	085b      	lsrs	r3, r3, #1
 800617a:	b29b      	uxth	r3, r3
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	b29a      	uxth	r2, r3
 8006182:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006184:	4313      	orrs	r3, r2
 8006186:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800618e:	60da      	str	r2, [r3, #12]
 8006190:	e03e      	b.n	8006210 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006198:	e03a      	b.n	8006210 <UART_SetConfig+0x2cc>
 800619a:	bf00      	nop
 800619c:	cfff69f3 	.word	0xcfff69f3
 80061a0:	44002400 	.word	0x44002400
 80061a4:	40013800 	.word	0x40013800
 80061a8:	40004400 	.word	0x40004400
 80061ac:	40004800 	.word	0x40004800
 80061b0:	08007a20 	.word	0x08007a20
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80061b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061b6:	2200      	movs	r2, #0
 80061b8:	469a      	mov	sl, r3
 80061ba:	4693      	mov	fp, r2
 80061bc:	4650      	mov	r0, sl
 80061be:	4659      	mov	r1, fp
 80061c0:	f7fe faee 	bl	80047a0 <HAL_RCCEx_GetPeriphCLKFreq>
 80061c4:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80061c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d021      	beq.n	8006210 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80061cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d0:	4a1a      	ldr	r2, [pc, #104]	@ (800623c <UART_SetConfig+0x2f8>)
 80061d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061d6:	461a      	mov	r2, r3
 80061d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061da:	fbb3 f2f2 	udiv	r2, r3, r2
 80061de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	085b      	lsrs	r3, r3, #1
 80061e4:	441a      	add	r2, r3
 80061e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061f2:	2b0f      	cmp	r3, #15
 80061f4:	d909      	bls.n	800620a <UART_SetConfig+0x2c6>
 80061f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061fc:	d205      	bcs.n	800620a <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006200:	b29a      	uxth	r2, r3
 8006202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60da      	str	r2, [r3, #12]
 8006208:	e002      	b.n	8006210 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006212:	2201      	movs	r2, #1
 8006214:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800621a:	2201      	movs	r2, #1
 800621c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006222:	2200      	movs	r2, #0
 8006224:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006228:	2200      	movs	r2, #0
 800622a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800622c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006230:	4618      	mov	r0, r3
 8006232:	3750      	adds	r7, #80	@ 0x50
 8006234:	46bd      	mov	sp, r7
 8006236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800623a:	bf00      	nop
 800623c:	08007a20 	.word	0x08007a20

08006240 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	f003 0308 	and.w	r3, r3, #8
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00a      	beq.n	800626a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	430a      	orrs	r2, r1
 8006268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626e:	f003 0301 	and.w	r3, r3, #1
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00a      	beq.n	800628c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	430a      	orrs	r2, r1
 800628a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00a      	beq.n	80062ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b2:	f003 0304 	and.w	r3, r3, #4
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00a      	beq.n	80062d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d4:	f003 0310 	and.w	r3, r3, #16
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00a      	beq.n	80062f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f6:	f003 0320 	and.w	r3, r3, #32
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00a      	beq.n	8006314 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	430a      	orrs	r2, r1
 8006312:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800631c:	2b00      	cmp	r3, #0
 800631e:	d01a      	beq.n	8006356 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800633e:	d10a      	bne.n	8006356 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	430a      	orrs	r2, r1
 8006354:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00a      	beq.n	8006378 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	430a      	orrs	r2, r1
 8006376:	605a      	str	r2, [r3, #4]
  }
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b098      	sub	sp, #96	@ 0x60
 8006388:	af02      	add	r7, sp, #8
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006394:	f7fa ff5e 	bl	8001254 <HAL_GetTick>
 8006398:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0308 	and.w	r3, r3, #8
 80063a4:	2b08      	cmp	r3, #8
 80063a6:	d12f      	bne.n	8006408 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063b0:	2200      	movs	r2, #0
 80063b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f88e 	bl	80064d8 <UART_WaitOnFlagUntilTimeout>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d022      	beq.n	8006408 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ca:	e853 3f00 	ldrex	r3, [r3]
 80063ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80063e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063e8:	e841 2300 	strex	r3, r2, [r1]
 80063ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1e6      	bne.n	80063c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e063      	b.n	80064d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0304 	and.w	r3, r3, #4
 8006412:	2b04      	cmp	r3, #4
 8006414:	d149      	bne.n	80064aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006416:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800641e:	2200      	movs	r2, #0
 8006420:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 f857 	bl	80064d8 <UART_WaitOnFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d03c      	beq.n	80064aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	e853 3f00 	ldrex	r3, [r3]
 800643c:	623b      	str	r3, [r7, #32]
   return(result);
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	461a      	mov	r2, r3
 800644c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800644e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006450:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006456:	e841 2300 	strex	r3, r2, [r1]
 800645a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1e6      	bne.n	8006430 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	3308      	adds	r3, #8
 8006468:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	60fb      	str	r3, [r7, #12]
   return(result);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f023 0301 	bic.w	r3, r3, #1
 8006478:	64bb      	str	r3, [r7, #72]	@ 0x48
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3308      	adds	r3, #8
 8006480:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006482:	61fa      	str	r2, [r7, #28]
 8006484:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	69b9      	ldr	r1, [r7, #24]
 8006488:	69fa      	ldr	r2, [r7, #28]
 800648a:	e841 2300 	strex	r3, r2, [r1]
 800648e:	617b      	str	r3, [r7, #20]
   return(result);
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1e5      	bne.n	8006462 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2220      	movs	r2, #32
 800649a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e012      	b.n	80064d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2220      	movs	r2, #32
 80064ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2220      	movs	r2, #32
 80064b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3758      	adds	r7, #88	@ 0x58
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	603b      	str	r3, [r7, #0]
 80064e4:	4613      	mov	r3, r2
 80064e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064e8:	e04f      	b.n	800658a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f0:	d04b      	beq.n	800658a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064f2:	f7fa feaf 	bl	8001254 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d302      	bcc.n	8006508 <UART_WaitOnFlagUntilTimeout+0x30>
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d101      	bne.n	800650c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006508:	2303      	movs	r3, #3
 800650a:	e04e      	b.n	80065aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	d037      	beq.n	800658a <UART_WaitOnFlagUntilTimeout+0xb2>
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b80      	cmp	r3, #128	@ 0x80
 800651e:	d034      	beq.n	800658a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2b40      	cmp	r3, #64	@ 0x40
 8006524:	d031      	beq.n	800658a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	f003 0308 	and.w	r3, r3, #8
 8006530:	2b08      	cmp	r3, #8
 8006532:	d110      	bne.n	8006556 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2208      	movs	r2, #8
 800653a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 f838 	bl	80065b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2208      	movs	r2, #8
 8006546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e029      	b.n	80065aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	69db      	ldr	r3, [r3, #28]
 800655c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006560:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006564:	d111      	bne.n	800658a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800656e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f000 f81e 	bl	80065b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2220      	movs	r2, #32
 800657a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e00f      	b.n	80065aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4013      	ands	r3, r2
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	429a      	cmp	r2, r3
 8006598:	bf0c      	ite	eq
 800659a:	2301      	moveq	r3, #1
 800659c:	2300      	movne	r3, #0
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	461a      	mov	r2, r3
 80065a2:	79fb      	ldrb	r3, [r7, #7]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d0a0      	beq.n	80064ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065b2:	b480      	push	{r7}
 80065b4:	b095      	sub	sp, #84	@ 0x54
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065c2:	e853 3f00 	ldrex	r3, [r3]
 80065c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	461a      	mov	r2, r3
 80065d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80065da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065e0:	e841 2300 	strex	r3, r2, [r1]
 80065e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1e6      	bne.n	80065ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	3308      	adds	r3, #8
 80065f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	e853 3f00 	ldrex	r3, [r3]
 80065fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006602:	f023 0301 	bic.w	r3, r3, #1
 8006606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3308      	adds	r3, #8
 800660e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006610:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006612:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006618:	e841 2300 	strex	r3, r2, [r1]
 800661c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e3      	bne.n	80065ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006628:	2b01      	cmp	r3, #1
 800662a:	d118      	bne.n	800665e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	60bb      	str	r3, [r7, #8]
   return(result);
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f023 0310 	bic.w	r3, r3, #16
 8006640:	647b      	str	r3, [r7, #68]	@ 0x44
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	461a      	mov	r2, r3
 8006648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800664a:	61bb      	str	r3, [r7, #24]
 800664c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664e:	6979      	ldr	r1, [r7, #20]
 8006650:	69ba      	ldr	r2, [r7, #24]
 8006652:	e841 2300 	strex	r3, r2, [r1]
 8006656:	613b      	str	r3, [r7, #16]
   return(result);
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1e6      	bne.n	800662c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006672:	bf00      	nop
 8006674:	3754      	adds	r7, #84	@ 0x54
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b084      	sub	sp, #16
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800668a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f7ff fc3f 	bl	8005f18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800669a:	bf00      	nop
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066a2:	b580      	push	{r7, lr}
 80066a4:	b088      	sub	sp, #32
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	e853 3f00 	ldrex	r3, [r3]
 80066b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066be:	61fb      	str	r3, [r7, #28]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	461a      	mov	r2, r3
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	61bb      	str	r3, [r7, #24]
 80066ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066cc:	6979      	ldr	r1, [r7, #20]
 80066ce:	69ba      	ldr	r2, [r7, #24]
 80066d0:	e841 2300 	strex	r3, r2, [r1]
 80066d4:	613b      	str	r3, [r7, #16]
   return(result);
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1e6      	bne.n	80066aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2220      	movs	r2, #32
 80066e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7ff fc0a 	bl	8005f04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066f0:	bf00      	nop
 80066f2:	3720      	adds	r7, #32
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006742:	2b01      	cmp	r3, #1
 8006744:	d101      	bne.n	800674a <HAL_UARTEx_DisableFifoMode+0x16>
 8006746:	2302      	movs	r3, #2
 8006748:	e027      	b.n	800679a <HAL_UARTEx_DisableFifoMode+0x66>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2224      	movs	r2, #36	@ 0x24
 8006756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0201 	bic.w	r2, r2, #1
 8006770:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006778:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2220      	movs	r2, #32
 800678c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3714      	adds	r7, #20
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr

080067a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b084      	sub	sp, #16
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
 80067ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80067ba:	2302      	movs	r3, #2
 80067bc:	e02d      	b.n	800681a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2224      	movs	r2, #36	@ 0x24
 80067ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0201 	bic.w	r2, r2, #1
 80067e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 f850 	bl	80068a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2220      	movs	r2, #32
 800680c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b084      	sub	sp, #16
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
 800682a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006832:	2b01      	cmp	r3, #1
 8006834:	d101      	bne.n	800683a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006836:	2302      	movs	r3, #2
 8006838:	e02d      	b.n	8006896 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2224      	movs	r2, #36	@ 0x24
 8006846:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 0201 	bic.w	r2, r2, #1
 8006860:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	683a      	ldr	r2, [r7, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f812 	bl	80068a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2220      	movs	r2, #32
 8006888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
	...

080068a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d108      	bne.n	80068c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80068c0:	e031      	b.n	8006926 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80068c2:	2308      	movs	r3, #8
 80068c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80068c6:	2308      	movs	r3, #8
 80068c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	0e5b      	lsrs	r3, r3, #25
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	f003 0307 	and.w	r3, r3, #7
 80068d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	0f5b      	lsrs	r3, r3, #29
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	f003 0307 	and.w	r3, r3, #7
 80068e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068ea:	7bbb      	ldrb	r3, [r7, #14]
 80068ec:	7b3a      	ldrb	r2, [r7, #12]
 80068ee:	4911      	ldr	r1, [pc, #68]	@ (8006934 <UARTEx_SetNbDataToProcess+0x94>)
 80068f0:	5c8a      	ldrb	r2, [r1, r2]
 80068f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068f6:	7b3a      	ldrb	r2, [r7, #12]
 80068f8:	490f      	ldr	r1, [pc, #60]	@ (8006938 <UARTEx_SetNbDataToProcess+0x98>)
 80068fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006900:	b29a      	uxth	r2, r3
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006908:	7bfb      	ldrb	r3, [r7, #15]
 800690a:	7b7a      	ldrb	r2, [r7, #13]
 800690c:	4909      	ldr	r1, [pc, #36]	@ (8006934 <UARTEx_SetNbDataToProcess+0x94>)
 800690e:	5c8a      	ldrb	r2, [r1, r2]
 8006910:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006914:	7b7a      	ldrb	r2, [r7, #13]
 8006916:	4908      	ldr	r1, [pc, #32]	@ (8006938 <UARTEx_SetNbDataToProcess+0x98>)
 8006918:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800691a:	fb93 f3f2 	sdiv	r3, r3, r2
 800691e:	b29a      	uxth	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006926:	bf00      	nop
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	08007a38 	.word	0x08007a38
 8006938:	08007a40 	.word	0x08007a40

0800693c <std>:
 800693c:	2300      	movs	r3, #0
 800693e:	b510      	push	{r4, lr}
 8006940:	4604      	mov	r4, r0
 8006942:	6083      	str	r3, [r0, #8]
 8006944:	8181      	strh	r1, [r0, #12]
 8006946:	4619      	mov	r1, r3
 8006948:	6643      	str	r3, [r0, #100]	@ 0x64
 800694a:	81c2      	strh	r2, [r0, #14]
 800694c:	2208      	movs	r2, #8
 800694e:	6183      	str	r3, [r0, #24]
 8006950:	e9c0 3300 	strd	r3, r3, [r0]
 8006954:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006958:	305c      	adds	r0, #92	@ 0x5c
 800695a:	f000 f9f9 	bl	8006d50 <memset>
 800695e:	4b0d      	ldr	r3, [pc, #52]	@ (8006994 <std+0x58>)
 8006960:	6224      	str	r4, [r4, #32]
 8006962:	6263      	str	r3, [r4, #36]	@ 0x24
 8006964:	4b0c      	ldr	r3, [pc, #48]	@ (8006998 <std+0x5c>)
 8006966:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006968:	4b0c      	ldr	r3, [pc, #48]	@ (800699c <std+0x60>)
 800696a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800696c:	4b0c      	ldr	r3, [pc, #48]	@ (80069a0 <std+0x64>)
 800696e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006970:	4b0c      	ldr	r3, [pc, #48]	@ (80069a4 <std+0x68>)
 8006972:	429c      	cmp	r4, r3
 8006974:	d006      	beq.n	8006984 <std+0x48>
 8006976:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800697a:	4294      	cmp	r4, r2
 800697c:	d002      	beq.n	8006984 <std+0x48>
 800697e:	33d0      	adds	r3, #208	@ 0xd0
 8006980:	429c      	cmp	r4, r3
 8006982:	d105      	bne.n	8006990 <std+0x54>
 8006984:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800698c:	f000 ba58 	b.w	8006e40 <__retarget_lock_init_recursive>
 8006990:	bd10      	pop	{r4, pc}
 8006992:	bf00      	nop
 8006994:	08006ba1 	.word	0x08006ba1
 8006998:	08006bc3 	.word	0x08006bc3
 800699c:	08006bfb 	.word	0x08006bfb
 80069a0:	08006c1f 	.word	0x08006c1f
 80069a4:	200001e8 	.word	0x200001e8

080069a8 <stdio_exit_handler>:
 80069a8:	4a02      	ldr	r2, [pc, #8]	@ (80069b4 <stdio_exit_handler+0xc>)
 80069aa:	4903      	ldr	r1, [pc, #12]	@ (80069b8 <stdio_exit_handler+0x10>)
 80069ac:	4803      	ldr	r0, [pc, #12]	@ (80069bc <stdio_exit_handler+0x14>)
 80069ae:	f000 b869 	b.w	8006a84 <_fwalk_sglue>
 80069b2:	bf00      	nop
 80069b4:	2000000c 	.word	0x2000000c
 80069b8:	080076e9 	.word	0x080076e9
 80069bc:	2000001c 	.word	0x2000001c

080069c0 <cleanup_stdio>:
 80069c0:	6841      	ldr	r1, [r0, #4]
 80069c2:	4b0c      	ldr	r3, [pc, #48]	@ (80069f4 <cleanup_stdio+0x34>)
 80069c4:	4299      	cmp	r1, r3
 80069c6:	b510      	push	{r4, lr}
 80069c8:	4604      	mov	r4, r0
 80069ca:	d001      	beq.n	80069d0 <cleanup_stdio+0x10>
 80069cc:	f000 fe8c 	bl	80076e8 <_fflush_r>
 80069d0:	68a1      	ldr	r1, [r4, #8]
 80069d2:	4b09      	ldr	r3, [pc, #36]	@ (80069f8 <cleanup_stdio+0x38>)
 80069d4:	4299      	cmp	r1, r3
 80069d6:	d002      	beq.n	80069de <cleanup_stdio+0x1e>
 80069d8:	4620      	mov	r0, r4
 80069da:	f000 fe85 	bl	80076e8 <_fflush_r>
 80069de:	68e1      	ldr	r1, [r4, #12]
 80069e0:	4b06      	ldr	r3, [pc, #24]	@ (80069fc <cleanup_stdio+0x3c>)
 80069e2:	4299      	cmp	r1, r3
 80069e4:	d004      	beq.n	80069f0 <cleanup_stdio+0x30>
 80069e6:	4620      	mov	r0, r4
 80069e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ec:	f000 be7c 	b.w	80076e8 <_fflush_r>
 80069f0:	bd10      	pop	{r4, pc}
 80069f2:	bf00      	nop
 80069f4:	200001e8 	.word	0x200001e8
 80069f8:	20000250 	.word	0x20000250
 80069fc:	200002b8 	.word	0x200002b8

08006a00 <global_stdio_init.part.0>:
 8006a00:	b510      	push	{r4, lr}
 8006a02:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <global_stdio_init.part.0+0x30>)
 8006a04:	2104      	movs	r1, #4
 8006a06:	4c0b      	ldr	r4, [pc, #44]	@ (8006a34 <global_stdio_init.part.0+0x34>)
 8006a08:	4a0b      	ldr	r2, [pc, #44]	@ (8006a38 <global_stdio_init.part.0+0x38>)
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	601a      	str	r2, [r3, #0]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f7ff ff94 	bl	800693c <std>
 8006a14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a18:	2201      	movs	r2, #1
 8006a1a:	2109      	movs	r1, #9
 8006a1c:	f7ff ff8e 	bl	800693c <std>
 8006a20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a24:	2202      	movs	r2, #2
 8006a26:	2112      	movs	r1, #18
 8006a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a2c:	f7ff bf86 	b.w	800693c <std>
 8006a30:	20000320 	.word	0x20000320
 8006a34:	200001e8 	.word	0x200001e8
 8006a38:	080069a9 	.word	0x080069a9

08006a3c <__sfp_lock_acquire>:
 8006a3c:	4801      	ldr	r0, [pc, #4]	@ (8006a44 <__sfp_lock_acquire+0x8>)
 8006a3e:	f000 ba00 	b.w	8006e42 <__retarget_lock_acquire_recursive>
 8006a42:	bf00      	nop
 8006a44:	20000329 	.word	0x20000329

08006a48 <__sfp_lock_release>:
 8006a48:	4801      	ldr	r0, [pc, #4]	@ (8006a50 <__sfp_lock_release+0x8>)
 8006a4a:	f000 b9fb 	b.w	8006e44 <__retarget_lock_release_recursive>
 8006a4e:	bf00      	nop
 8006a50:	20000329 	.word	0x20000329

08006a54 <__sinit>:
 8006a54:	b510      	push	{r4, lr}
 8006a56:	4604      	mov	r4, r0
 8006a58:	f7ff fff0 	bl	8006a3c <__sfp_lock_acquire>
 8006a5c:	6a23      	ldr	r3, [r4, #32]
 8006a5e:	b11b      	cbz	r3, 8006a68 <__sinit+0x14>
 8006a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a64:	f7ff bff0 	b.w	8006a48 <__sfp_lock_release>
 8006a68:	4b04      	ldr	r3, [pc, #16]	@ (8006a7c <__sinit+0x28>)
 8006a6a:	6223      	str	r3, [r4, #32]
 8006a6c:	4b04      	ldr	r3, [pc, #16]	@ (8006a80 <__sinit+0x2c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1f5      	bne.n	8006a60 <__sinit+0xc>
 8006a74:	f7ff ffc4 	bl	8006a00 <global_stdio_init.part.0>
 8006a78:	e7f2      	b.n	8006a60 <__sinit+0xc>
 8006a7a:	bf00      	nop
 8006a7c:	080069c1 	.word	0x080069c1
 8006a80:	20000320 	.word	0x20000320

08006a84 <_fwalk_sglue>:
 8006a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a88:	4607      	mov	r7, r0
 8006a8a:	4688      	mov	r8, r1
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	2600      	movs	r6, #0
 8006a90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a94:	f1b9 0901 	subs.w	r9, r9, #1
 8006a98:	d505      	bpl.n	8006aa6 <_fwalk_sglue+0x22>
 8006a9a:	6824      	ldr	r4, [r4, #0]
 8006a9c:	2c00      	cmp	r4, #0
 8006a9e:	d1f7      	bne.n	8006a90 <_fwalk_sglue+0xc>
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa6:	89ab      	ldrh	r3, [r5, #12]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d907      	bls.n	8006abc <_fwalk_sglue+0x38>
 8006aac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	d003      	beq.n	8006abc <_fwalk_sglue+0x38>
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	47c0      	blx	r8
 8006aba:	4306      	orrs	r6, r0
 8006abc:	3568      	adds	r5, #104	@ 0x68
 8006abe:	e7e9      	b.n	8006a94 <_fwalk_sglue+0x10>

08006ac0 <iprintf>:
 8006ac0:	b40f      	push	{r0, r1, r2, r3}
 8006ac2:	b507      	push	{r0, r1, r2, lr}
 8006ac4:	4906      	ldr	r1, [pc, #24]	@ (8006ae0 <iprintf+0x20>)
 8006ac6:	ab04      	add	r3, sp, #16
 8006ac8:	6808      	ldr	r0, [r1, #0]
 8006aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ace:	6881      	ldr	r1, [r0, #8]
 8006ad0:	9301      	str	r3, [sp, #4]
 8006ad2:	f000 fadb 	bl	800708c <_vfiprintf_r>
 8006ad6:	b003      	add	sp, #12
 8006ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006adc:	b004      	add	sp, #16
 8006ade:	4770      	bx	lr
 8006ae0:	20000018 	.word	0x20000018

08006ae4 <_puts_r>:
 8006ae4:	6a03      	ldr	r3, [r0, #32]
 8006ae6:	b570      	push	{r4, r5, r6, lr}
 8006ae8:	4605      	mov	r5, r0
 8006aea:	460e      	mov	r6, r1
 8006aec:	6884      	ldr	r4, [r0, #8]
 8006aee:	b90b      	cbnz	r3, 8006af4 <_puts_r+0x10>
 8006af0:	f7ff ffb0 	bl	8006a54 <__sinit>
 8006af4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006af6:	07db      	lsls	r3, r3, #31
 8006af8:	d405      	bmi.n	8006b06 <_puts_r+0x22>
 8006afa:	89a3      	ldrh	r3, [r4, #12]
 8006afc:	0598      	lsls	r0, r3, #22
 8006afe:	d402      	bmi.n	8006b06 <_puts_r+0x22>
 8006b00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b02:	f000 f99e 	bl	8006e42 <__retarget_lock_acquire_recursive>
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	0719      	lsls	r1, r3, #28
 8006b0a:	d502      	bpl.n	8006b12 <_puts_r+0x2e>
 8006b0c:	6923      	ldr	r3, [r4, #16]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d135      	bne.n	8006b7e <_puts_r+0x9a>
 8006b12:	4621      	mov	r1, r4
 8006b14:	4628      	mov	r0, r5
 8006b16:	f000 f8c5 	bl	8006ca4 <__swsetup_r>
 8006b1a:	b380      	cbz	r0, 8006b7e <_puts_r+0x9a>
 8006b1c:	f04f 35ff 	mov.w	r5, #4294967295
 8006b20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b22:	07da      	lsls	r2, r3, #31
 8006b24:	d405      	bmi.n	8006b32 <_puts_r+0x4e>
 8006b26:	89a3      	ldrh	r3, [r4, #12]
 8006b28:	059b      	lsls	r3, r3, #22
 8006b2a:	d402      	bmi.n	8006b32 <_puts_r+0x4e>
 8006b2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b2e:	f000 f989 	bl	8006e44 <__retarget_lock_release_recursive>
 8006b32:	4628      	mov	r0, r5
 8006b34:	bd70      	pop	{r4, r5, r6, pc}
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	da04      	bge.n	8006b44 <_puts_r+0x60>
 8006b3a:	69a2      	ldr	r2, [r4, #24]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	dc17      	bgt.n	8006b70 <_puts_r+0x8c>
 8006b40:	290a      	cmp	r1, #10
 8006b42:	d015      	beq.n	8006b70 <_puts_r+0x8c>
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	1c5a      	adds	r2, r3, #1
 8006b48:	6022      	str	r2, [r4, #0]
 8006b4a:	7019      	strb	r1, [r3, #0]
 8006b4c:	68a3      	ldr	r3, [r4, #8]
 8006b4e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b52:	3b01      	subs	r3, #1
 8006b54:	60a3      	str	r3, [r4, #8]
 8006b56:	2900      	cmp	r1, #0
 8006b58:	d1ed      	bne.n	8006b36 <_puts_r+0x52>
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	da11      	bge.n	8006b82 <_puts_r+0x9e>
 8006b5e:	4622      	mov	r2, r4
 8006b60:	210a      	movs	r1, #10
 8006b62:	4628      	mov	r0, r5
 8006b64:	f000 f85f 	bl	8006c26 <__swbuf_r>
 8006b68:	3001      	adds	r0, #1
 8006b6a:	d0d7      	beq.n	8006b1c <_puts_r+0x38>
 8006b6c:	250a      	movs	r5, #10
 8006b6e:	e7d7      	b.n	8006b20 <_puts_r+0x3c>
 8006b70:	4622      	mov	r2, r4
 8006b72:	4628      	mov	r0, r5
 8006b74:	f000 f857 	bl	8006c26 <__swbuf_r>
 8006b78:	3001      	adds	r0, #1
 8006b7a:	d1e7      	bne.n	8006b4c <_puts_r+0x68>
 8006b7c:	e7ce      	b.n	8006b1c <_puts_r+0x38>
 8006b7e:	3e01      	subs	r6, #1
 8006b80:	e7e4      	b.n	8006b4c <_puts_r+0x68>
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	6022      	str	r2, [r4, #0]
 8006b88:	220a      	movs	r2, #10
 8006b8a:	701a      	strb	r2, [r3, #0]
 8006b8c:	e7ee      	b.n	8006b6c <_puts_r+0x88>
	...

08006b90 <puts>:
 8006b90:	4b02      	ldr	r3, [pc, #8]	@ (8006b9c <puts+0xc>)
 8006b92:	4601      	mov	r1, r0
 8006b94:	6818      	ldr	r0, [r3, #0]
 8006b96:	f7ff bfa5 	b.w	8006ae4 <_puts_r>
 8006b9a:	bf00      	nop
 8006b9c:	20000018 	.word	0x20000018

08006ba0 <__sread>:
 8006ba0:	b510      	push	{r4, lr}
 8006ba2:	460c      	mov	r4, r1
 8006ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba8:	f000 f8fc 	bl	8006da4 <_read_r>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	bfab      	itete	ge
 8006bb0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006bb2:	89a3      	ldrhlt	r3, [r4, #12]
 8006bb4:	181b      	addge	r3, r3, r0
 8006bb6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006bba:	bfac      	ite	ge
 8006bbc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006bbe:	81a3      	strhlt	r3, [r4, #12]
 8006bc0:	bd10      	pop	{r4, pc}

08006bc2 <__swrite>:
 8006bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bc6:	461f      	mov	r7, r3
 8006bc8:	898b      	ldrh	r3, [r1, #12]
 8006bca:	4605      	mov	r5, r0
 8006bcc:	460c      	mov	r4, r1
 8006bce:	05db      	lsls	r3, r3, #23
 8006bd0:	4616      	mov	r6, r2
 8006bd2:	d505      	bpl.n	8006be0 <__swrite+0x1e>
 8006bd4:	2302      	movs	r3, #2
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bdc:	f000 f8d0 	bl	8006d80 <_lseek_r>
 8006be0:	89a3      	ldrh	r3, [r4, #12]
 8006be2:	4632      	mov	r2, r6
 8006be4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006be8:	4628      	mov	r0, r5
 8006bea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bee:	81a3      	strh	r3, [r4, #12]
 8006bf0:	463b      	mov	r3, r7
 8006bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf6:	f000 b8e7 	b.w	8006dc8 <_write_r>

08006bfa <__sseek>:
 8006bfa:	b510      	push	{r4, lr}
 8006bfc:	460c      	mov	r4, r1
 8006bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c02:	f000 f8bd 	bl	8006d80 <_lseek_r>
 8006c06:	1c43      	adds	r3, r0, #1
 8006c08:	89a3      	ldrh	r3, [r4, #12]
 8006c0a:	bf15      	itete	ne
 8006c0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c16:	81a3      	strheq	r3, [r4, #12]
 8006c18:	bf18      	it	ne
 8006c1a:	81a3      	strhne	r3, [r4, #12]
 8006c1c:	bd10      	pop	{r4, pc}

08006c1e <__sclose>:
 8006c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c22:	f000 b89d 	b.w	8006d60 <_close_r>

08006c26 <__swbuf_r>:
 8006c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c28:	460e      	mov	r6, r1
 8006c2a:	4614      	mov	r4, r2
 8006c2c:	4605      	mov	r5, r0
 8006c2e:	b118      	cbz	r0, 8006c38 <__swbuf_r+0x12>
 8006c30:	6a03      	ldr	r3, [r0, #32]
 8006c32:	b90b      	cbnz	r3, 8006c38 <__swbuf_r+0x12>
 8006c34:	f7ff ff0e 	bl	8006a54 <__sinit>
 8006c38:	69a3      	ldr	r3, [r4, #24]
 8006c3a:	60a3      	str	r3, [r4, #8]
 8006c3c:	89a3      	ldrh	r3, [r4, #12]
 8006c3e:	071a      	lsls	r2, r3, #28
 8006c40:	d501      	bpl.n	8006c46 <__swbuf_r+0x20>
 8006c42:	6923      	ldr	r3, [r4, #16]
 8006c44:	b943      	cbnz	r3, 8006c58 <__swbuf_r+0x32>
 8006c46:	4621      	mov	r1, r4
 8006c48:	4628      	mov	r0, r5
 8006c4a:	f000 f82b 	bl	8006ca4 <__swsetup_r>
 8006c4e:	b118      	cbz	r0, 8006c58 <__swbuf_r+0x32>
 8006c50:	f04f 37ff 	mov.w	r7, #4294967295
 8006c54:	4638      	mov	r0, r7
 8006c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	b2f6      	uxtb	r6, r6
 8006c5c:	6922      	ldr	r2, [r4, #16]
 8006c5e:	4637      	mov	r7, r6
 8006c60:	1a98      	subs	r0, r3, r2
 8006c62:	6963      	ldr	r3, [r4, #20]
 8006c64:	4283      	cmp	r3, r0
 8006c66:	dc05      	bgt.n	8006c74 <__swbuf_r+0x4e>
 8006c68:	4621      	mov	r1, r4
 8006c6a:	4628      	mov	r0, r5
 8006c6c:	f000 fd3c 	bl	80076e8 <_fflush_r>
 8006c70:	2800      	cmp	r0, #0
 8006c72:	d1ed      	bne.n	8006c50 <__swbuf_r+0x2a>
 8006c74:	68a3      	ldr	r3, [r4, #8]
 8006c76:	3b01      	subs	r3, #1
 8006c78:	60a3      	str	r3, [r4, #8]
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	6022      	str	r2, [r4, #0]
 8006c80:	701e      	strb	r6, [r3, #0]
 8006c82:	1c43      	adds	r3, r0, #1
 8006c84:	6962      	ldr	r2, [r4, #20]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d004      	beq.n	8006c94 <__swbuf_r+0x6e>
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	07db      	lsls	r3, r3, #31
 8006c8e:	d5e1      	bpl.n	8006c54 <__swbuf_r+0x2e>
 8006c90:	2e0a      	cmp	r6, #10
 8006c92:	d1df      	bne.n	8006c54 <__swbuf_r+0x2e>
 8006c94:	4621      	mov	r1, r4
 8006c96:	4628      	mov	r0, r5
 8006c98:	f000 fd26 	bl	80076e8 <_fflush_r>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d0d9      	beq.n	8006c54 <__swbuf_r+0x2e>
 8006ca0:	e7d6      	b.n	8006c50 <__swbuf_r+0x2a>
	...

08006ca4 <__swsetup_r>:
 8006ca4:	b538      	push	{r3, r4, r5, lr}
 8006ca6:	4b29      	ldr	r3, [pc, #164]	@ (8006d4c <__swsetup_r+0xa8>)
 8006ca8:	4605      	mov	r5, r0
 8006caa:	460c      	mov	r4, r1
 8006cac:	6818      	ldr	r0, [r3, #0]
 8006cae:	b118      	cbz	r0, 8006cb8 <__swsetup_r+0x14>
 8006cb0:	6a03      	ldr	r3, [r0, #32]
 8006cb2:	b90b      	cbnz	r3, 8006cb8 <__swsetup_r+0x14>
 8006cb4:	f7ff fece 	bl	8006a54 <__sinit>
 8006cb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cbc:	0719      	lsls	r1, r3, #28
 8006cbe:	d422      	bmi.n	8006d06 <__swsetup_r+0x62>
 8006cc0:	06da      	lsls	r2, r3, #27
 8006cc2:	d407      	bmi.n	8006cd4 <__swsetup_r+0x30>
 8006cc4:	2209      	movs	r2, #9
 8006cc6:	602a      	str	r2, [r5, #0]
 8006cc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd0:	81a3      	strh	r3, [r4, #12]
 8006cd2:	e033      	b.n	8006d3c <__swsetup_r+0x98>
 8006cd4:	0758      	lsls	r0, r3, #29
 8006cd6:	d512      	bpl.n	8006cfe <__swsetup_r+0x5a>
 8006cd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cda:	b141      	cbz	r1, 8006cee <__swsetup_r+0x4a>
 8006cdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	d002      	beq.n	8006cea <__swsetup_r+0x46>
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f000 f8af 	bl	8006e48 <_free_r>
 8006cea:	2300      	movs	r3, #0
 8006cec:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cee:	89a3      	ldrh	r3, [r4, #12]
 8006cf0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006cf4:	81a3      	strh	r3, [r4, #12]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	6063      	str	r3, [r4, #4]
 8006cfa:	6923      	ldr	r3, [r4, #16]
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	89a3      	ldrh	r3, [r4, #12]
 8006d00:	f043 0308 	orr.w	r3, r3, #8
 8006d04:	81a3      	strh	r3, [r4, #12]
 8006d06:	6923      	ldr	r3, [r4, #16]
 8006d08:	b94b      	cbnz	r3, 8006d1e <__swsetup_r+0x7a>
 8006d0a:	89a3      	ldrh	r3, [r4, #12]
 8006d0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d14:	d003      	beq.n	8006d1e <__swsetup_r+0x7a>
 8006d16:	4621      	mov	r1, r4
 8006d18:	4628      	mov	r0, r5
 8006d1a:	f000 fd32 	bl	8007782 <__smakebuf_r>
 8006d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d22:	f013 0201 	ands.w	r2, r3, #1
 8006d26:	d00a      	beq.n	8006d3e <__swsetup_r+0x9a>
 8006d28:	2200      	movs	r2, #0
 8006d2a:	60a2      	str	r2, [r4, #8]
 8006d2c:	6962      	ldr	r2, [r4, #20]
 8006d2e:	4252      	negs	r2, r2
 8006d30:	61a2      	str	r2, [r4, #24]
 8006d32:	6922      	ldr	r2, [r4, #16]
 8006d34:	b942      	cbnz	r2, 8006d48 <__swsetup_r+0xa4>
 8006d36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d3a:	d1c5      	bne.n	8006cc8 <__swsetup_r+0x24>
 8006d3c:	bd38      	pop	{r3, r4, r5, pc}
 8006d3e:	0799      	lsls	r1, r3, #30
 8006d40:	bf58      	it	pl
 8006d42:	6962      	ldrpl	r2, [r4, #20]
 8006d44:	60a2      	str	r2, [r4, #8]
 8006d46:	e7f4      	b.n	8006d32 <__swsetup_r+0x8e>
 8006d48:	2000      	movs	r0, #0
 8006d4a:	e7f7      	b.n	8006d3c <__swsetup_r+0x98>
 8006d4c:	20000018 	.word	0x20000018

08006d50 <memset>:
 8006d50:	4402      	add	r2, r0
 8006d52:	4603      	mov	r3, r0
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d100      	bne.n	8006d5a <memset+0xa>
 8006d58:	4770      	bx	lr
 8006d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d5e:	e7f9      	b.n	8006d54 <memset+0x4>

08006d60 <_close_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	2300      	movs	r3, #0
 8006d64:	4d05      	ldr	r5, [pc, #20]	@ (8006d7c <_close_r+0x1c>)
 8006d66:	4604      	mov	r4, r0
 8006d68:	4608      	mov	r0, r1
 8006d6a:	602b      	str	r3, [r5, #0]
 8006d6c:	f7fa f86d 	bl	8000e4a <_close>
 8006d70:	1c43      	adds	r3, r0, #1
 8006d72:	d102      	bne.n	8006d7a <_close_r+0x1a>
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	b103      	cbz	r3, 8006d7a <_close_r+0x1a>
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	bd38      	pop	{r3, r4, r5, pc}
 8006d7c:	20000324 	.word	0x20000324

08006d80 <_lseek_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	4604      	mov	r4, r0
 8006d84:	4d06      	ldr	r5, [pc, #24]	@ (8006da0 <_lseek_r+0x20>)
 8006d86:	4608      	mov	r0, r1
 8006d88:	4611      	mov	r1, r2
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	602a      	str	r2, [r5, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f7fa f882 	bl	8000e98 <_lseek>
 8006d94:	1c43      	adds	r3, r0, #1
 8006d96:	d102      	bne.n	8006d9e <_lseek_r+0x1e>
 8006d98:	682b      	ldr	r3, [r5, #0]
 8006d9a:	b103      	cbz	r3, 8006d9e <_lseek_r+0x1e>
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	bd38      	pop	{r3, r4, r5, pc}
 8006da0:	20000324 	.word	0x20000324

08006da4 <_read_r>:
 8006da4:	b538      	push	{r3, r4, r5, lr}
 8006da6:	4604      	mov	r4, r0
 8006da8:	4d06      	ldr	r5, [pc, #24]	@ (8006dc4 <_read_r+0x20>)
 8006daa:	4608      	mov	r0, r1
 8006dac:	4611      	mov	r1, r2
 8006dae:	2200      	movs	r2, #0
 8006db0:	602a      	str	r2, [r5, #0]
 8006db2:	461a      	mov	r2, r3
 8006db4:	f7fa f810 	bl	8000dd8 <_read>
 8006db8:	1c43      	adds	r3, r0, #1
 8006dba:	d102      	bne.n	8006dc2 <_read_r+0x1e>
 8006dbc:	682b      	ldr	r3, [r5, #0]
 8006dbe:	b103      	cbz	r3, 8006dc2 <_read_r+0x1e>
 8006dc0:	6023      	str	r3, [r4, #0]
 8006dc2:	bd38      	pop	{r3, r4, r5, pc}
 8006dc4:	20000324 	.word	0x20000324

08006dc8 <_write_r>:
 8006dc8:	b538      	push	{r3, r4, r5, lr}
 8006dca:	4604      	mov	r4, r0
 8006dcc:	4d06      	ldr	r5, [pc, #24]	@ (8006de8 <_write_r+0x20>)
 8006dce:	4608      	mov	r0, r1
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	602a      	str	r2, [r5, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f7fa f81b 	bl	8000e12 <_write>
 8006ddc:	1c43      	adds	r3, r0, #1
 8006dde:	d102      	bne.n	8006de6 <_write_r+0x1e>
 8006de0:	682b      	ldr	r3, [r5, #0]
 8006de2:	b103      	cbz	r3, 8006de6 <_write_r+0x1e>
 8006de4:	6023      	str	r3, [r4, #0]
 8006de6:	bd38      	pop	{r3, r4, r5, pc}
 8006de8:	20000324 	.word	0x20000324

08006dec <__errno>:
 8006dec:	4b01      	ldr	r3, [pc, #4]	@ (8006df4 <__errno+0x8>)
 8006dee:	6818      	ldr	r0, [r3, #0]
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	20000018 	.word	0x20000018

08006df8 <__libc_init_array>:
 8006df8:	b570      	push	{r4, r5, r6, lr}
 8006dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8006e30 <__libc_init_array+0x38>)
 8006dfc:	2600      	movs	r6, #0
 8006dfe:	4c0d      	ldr	r4, [pc, #52]	@ (8006e34 <__libc_init_array+0x3c>)
 8006e00:	1b64      	subs	r4, r4, r5
 8006e02:	10a4      	asrs	r4, r4, #2
 8006e04:	42a6      	cmp	r6, r4
 8006e06:	d109      	bne.n	8006e1c <__libc_init_array+0x24>
 8006e08:	4d0b      	ldr	r5, [pc, #44]	@ (8006e38 <__libc_init_array+0x40>)
 8006e0a:	2600      	movs	r6, #0
 8006e0c:	4c0b      	ldr	r4, [pc, #44]	@ (8006e3c <__libc_init_array+0x44>)
 8006e0e:	f000 fd35 	bl	800787c <_init>
 8006e12:	1b64      	subs	r4, r4, r5
 8006e14:	10a4      	asrs	r4, r4, #2
 8006e16:	42a6      	cmp	r6, r4
 8006e18:	d105      	bne.n	8006e26 <__libc_init_array+0x2e>
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}
 8006e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e20:	3601      	adds	r6, #1
 8006e22:	4798      	blx	r3
 8006e24:	e7ee      	b.n	8006e04 <__libc_init_array+0xc>
 8006e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e2a:	3601      	adds	r6, #1
 8006e2c:	4798      	blx	r3
 8006e2e:	e7f2      	b.n	8006e16 <__libc_init_array+0x1e>
 8006e30:	08007a84 	.word	0x08007a84
 8006e34:	08007a84 	.word	0x08007a84
 8006e38:	08007a84 	.word	0x08007a84
 8006e3c:	08007a88 	.word	0x08007a88

08006e40 <__retarget_lock_init_recursive>:
 8006e40:	4770      	bx	lr

08006e42 <__retarget_lock_acquire_recursive>:
 8006e42:	4770      	bx	lr

08006e44 <__retarget_lock_release_recursive>:
 8006e44:	4770      	bx	lr
	...

08006e48 <_free_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	2900      	cmp	r1, #0
 8006e4e:	d041      	beq.n	8006ed4 <_free_r+0x8c>
 8006e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e54:	1f0c      	subs	r4, r1, #4
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	bfb8      	it	lt
 8006e5a:	18e4      	addlt	r4, r4, r3
 8006e5c:	f000 f8e0 	bl	8007020 <__malloc_lock>
 8006e60:	4a1d      	ldr	r2, [pc, #116]	@ (8006ed8 <_free_r+0x90>)
 8006e62:	6813      	ldr	r3, [r2, #0]
 8006e64:	b933      	cbnz	r3, 8006e74 <_free_r+0x2c>
 8006e66:	6063      	str	r3, [r4, #4]
 8006e68:	6014      	str	r4, [r2, #0]
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e70:	f000 b8dc 	b.w	800702c <__malloc_unlock>
 8006e74:	42a3      	cmp	r3, r4
 8006e76:	d908      	bls.n	8006e8a <_free_r+0x42>
 8006e78:	6820      	ldr	r0, [r4, #0]
 8006e7a:	1821      	adds	r1, r4, r0
 8006e7c:	428b      	cmp	r3, r1
 8006e7e:	bf01      	itttt	eq
 8006e80:	6819      	ldreq	r1, [r3, #0]
 8006e82:	685b      	ldreq	r3, [r3, #4]
 8006e84:	1809      	addeq	r1, r1, r0
 8006e86:	6021      	streq	r1, [r4, #0]
 8006e88:	e7ed      	b.n	8006e66 <_free_r+0x1e>
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	b10b      	cbz	r3, 8006e94 <_free_r+0x4c>
 8006e90:	42a3      	cmp	r3, r4
 8006e92:	d9fa      	bls.n	8006e8a <_free_r+0x42>
 8006e94:	6811      	ldr	r1, [r2, #0]
 8006e96:	1850      	adds	r0, r2, r1
 8006e98:	42a0      	cmp	r0, r4
 8006e9a:	d10b      	bne.n	8006eb4 <_free_r+0x6c>
 8006e9c:	6820      	ldr	r0, [r4, #0]
 8006e9e:	4401      	add	r1, r0
 8006ea0:	1850      	adds	r0, r2, r1
 8006ea2:	6011      	str	r1, [r2, #0]
 8006ea4:	4283      	cmp	r3, r0
 8006ea6:	d1e0      	bne.n	8006e6a <_free_r+0x22>
 8006ea8:	6818      	ldr	r0, [r3, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	4408      	add	r0, r1
 8006eae:	6053      	str	r3, [r2, #4]
 8006eb0:	6010      	str	r0, [r2, #0]
 8006eb2:	e7da      	b.n	8006e6a <_free_r+0x22>
 8006eb4:	d902      	bls.n	8006ebc <_free_r+0x74>
 8006eb6:	230c      	movs	r3, #12
 8006eb8:	602b      	str	r3, [r5, #0]
 8006eba:	e7d6      	b.n	8006e6a <_free_r+0x22>
 8006ebc:	6820      	ldr	r0, [r4, #0]
 8006ebe:	1821      	adds	r1, r4, r0
 8006ec0:	428b      	cmp	r3, r1
 8006ec2:	bf02      	ittt	eq
 8006ec4:	6819      	ldreq	r1, [r3, #0]
 8006ec6:	685b      	ldreq	r3, [r3, #4]
 8006ec8:	1809      	addeq	r1, r1, r0
 8006eca:	6063      	str	r3, [r4, #4]
 8006ecc:	bf08      	it	eq
 8006ece:	6021      	streq	r1, [r4, #0]
 8006ed0:	6054      	str	r4, [r2, #4]
 8006ed2:	e7ca      	b.n	8006e6a <_free_r+0x22>
 8006ed4:	bd38      	pop	{r3, r4, r5, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000330 	.word	0x20000330

08006edc <sbrk_aligned>:
 8006edc:	b570      	push	{r4, r5, r6, lr}
 8006ede:	4e0f      	ldr	r6, [pc, #60]	@ (8006f1c <sbrk_aligned+0x40>)
 8006ee0:	460c      	mov	r4, r1
 8006ee2:	4605      	mov	r5, r0
 8006ee4:	6831      	ldr	r1, [r6, #0]
 8006ee6:	b911      	cbnz	r1, 8006eee <sbrk_aligned+0x12>
 8006ee8:	f000 fcaa 	bl	8007840 <_sbrk_r>
 8006eec:	6030      	str	r0, [r6, #0]
 8006eee:	4621      	mov	r1, r4
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	f000 fca5 	bl	8007840 <_sbrk_r>
 8006ef6:	1c43      	adds	r3, r0, #1
 8006ef8:	d103      	bne.n	8006f02 <sbrk_aligned+0x26>
 8006efa:	f04f 34ff 	mov.w	r4, #4294967295
 8006efe:	4620      	mov	r0, r4
 8006f00:	bd70      	pop	{r4, r5, r6, pc}
 8006f02:	1cc4      	adds	r4, r0, #3
 8006f04:	f024 0403 	bic.w	r4, r4, #3
 8006f08:	42a0      	cmp	r0, r4
 8006f0a:	d0f8      	beq.n	8006efe <sbrk_aligned+0x22>
 8006f0c:	1a21      	subs	r1, r4, r0
 8006f0e:	4628      	mov	r0, r5
 8006f10:	f000 fc96 	bl	8007840 <_sbrk_r>
 8006f14:	3001      	adds	r0, #1
 8006f16:	d1f2      	bne.n	8006efe <sbrk_aligned+0x22>
 8006f18:	e7ef      	b.n	8006efa <sbrk_aligned+0x1e>
 8006f1a:	bf00      	nop
 8006f1c:	2000032c 	.word	0x2000032c

08006f20 <_malloc_r>:
 8006f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f24:	1ccd      	adds	r5, r1, #3
 8006f26:	4606      	mov	r6, r0
 8006f28:	f025 0503 	bic.w	r5, r5, #3
 8006f2c:	3508      	adds	r5, #8
 8006f2e:	2d0c      	cmp	r5, #12
 8006f30:	bf38      	it	cc
 8006f32:	250c      	movcc	r5, #12
 8006f34:	2d00      	cmp	r5, #0
 8006f36:	db01      	blt.n	8006f3c <_malloc_r+0x1c>
 8006f38:	42a9      	cmp	r1, r5
 8006f3a:	d904      	bls.n	8006f46 <_malloc_r+0x26>
 8006f3c:	230c      	movs	r3, #12
 8006f3e:	6033      	str	r3, [r6, #0]
 8006f40:	2000      	movs	r0, #0
 8006f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800701c <_malloc_r+0xfc>
 8006f4a:	f000 f869 	bl	8007020 <__malloc_lock>
 8006f4e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f52:	461c      	mov	r4, r3
 8006f54:	bb44      	cbnz	r4, 8006fa8 <_malloc_r+0x88>
 8006f56:	4629      	mov	r1, r5
 8006f58:	4630      	mov	r0, r6
 8006f5a:	f7ff ffbf 	bl	8006edc <sbrk_aligned>
 8006f5e:	1c43      	adds	r3, r0, #1
 8006f60:	4604      	mov	r4, r0
 8006f62:	d158      	bne.n	8007016 <_malloc_r+0xf6>
 8006f64:	f8d8 4000 	ldr.w	r4, [r8]
 8006f68:	4627      	mov	r7, r4
 8006f6a:	2f00      	cmp	r7, #0
 8006f6c:	d143      	bne.n	8006ff6 <_malloc_r+0xd6>
 8006f6e:	2c00      	cmp	r4, #0
 8006f70:	d04b      	beq.n	800700a <_malloc_r+0xea>
 8006f72:	6823      	ldr	r3, [r4, #0]
 8006f74:	4639      	mov	r1, r7
 8006f76:	4630      	mov	r0, r6
 8006f78:	eb04 0903 	add.w	r9, r4, r3
 8006f7c:	f000 fc60 	bl	8007840 <_sbrk_r>
 8006f80:	4581      	cmp	r9, r0
 8006f82:	d142      	bne.n	800700a <_malloc_r+0xea>
 8006f84:	6821      	ldr	r1, [r4, #0]
 8006f86:	4630      	mov	r0, r6
 8006f88:	1a6d      	subs	r5, r5, r1
 8006f8a:	4629      	mov	r1, r5
 8006f8c:	f7ff ffa6 	bl	8006edc <sbrk_aligned>
 8006f90:	3001      	adds	r0, #1
 8006f92:	d03a      	beq.n	800700a <_malloc_r+0xea>
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	442b      	add	r3, r5
 8006f98:	6023      	str	r3, [r4, #0]
 8006f9a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	bb62      	cbnz	r2, 8006ffc <_malloc_r+0xdc>
 8006fa2:	f8c8 7000 	str.w	r7, [r8]
 8006fa6:	e00f      	b.n	8006fc8 <_malloc_r+0xa8>
 8006fa8:	6822      	ldr	r2, [r4, #0]
 8006faa:	1b52      	subs	r2, r2, r5
 8006fac:	d420      	bmi.n	8006ff0 <_malloc_r+0xd0>
 8006fae:	2a0b      	cmp	r2, #11
 8006fb0:	d917      	bls.n	8006fe2 <_malloc_r+0xc2>
 8006fb2:	1961      	adds	r1, r4, r5
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	6025      	str	r5, [r4, #0]
 8006fb8:	bf18      	it	ne
 8006fba:	6059      	strne	r1, [r3, #4]
 8006fbc:	6863      	ldr	r3, [r4, #4]
 8006fbe:	bf08      	it	eq
 8006fc0:	f8c8 1000 	streq.w	r1, [r8]
 8006fc4:	5162      	str	r2, [r4, r5]
 8006fc6:	604b      	str	r3, [r1, #4]
 8006fc8:	4630      	mov	r0, r6
 8006fca:	f000 f82f 	bl	800702c <__malloc_unlock>
 8006fce:	f104 000b 	add.w	r0, r4, #11
 8006fd2:	1d23      	adds	r3, r4, #4
 8006fd4:	f020 0007 	bic.w	r0, r0, #7
 8006fd8:	1ac2      	subs	r2, r0, r3
 8006fda:	bf1c      	itt	ne
 8006fdc:	1a1b      	subne	r3, r3, r0
 8006fde:	50a3      	strne	r3, [r4, r2]
 8006fe0:	e7af      	b.n	8006f42 <_malloc_r+0x22>
 8006fe2:	6862      	ldr	r2, [r4, #4]
 8006fe4:	42a3      	cmp	r3, r4
 8006fe6:	bf0c      	ite	eq
 8006fe8:	f8c8 2000 	streq.w	r2, [r8]
 8006fec:	605a      	strne	r2, [r3, #4]
 8006fee:	e7eb      	b.n	8006fc8 <_malloc_r+0xa8>
 8006ff0:	4623      	mov	r3, r4
 8006ff2:	6864      	ldr	r4, [r4, #4]
 8006ff4:	e7ae      	b.n	8006f54 <_malloc_r+0x34>
 8006ff6:	463c      	mov	r4, r7
 8006ff8:	687f      	ldr	r7, [r7, #4]
 8006ffa:	e7b6      	b.n	8006f6a <_malloc_r+0x4a>
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	42a3      	cmp	r3, r4
 8007002:	d1fb      	bne.n	8006ffc <_malloc_r+0xdc>
 8007004:	2300      	movs	r3, #0
 8007006:	6053      	str	r3, [r2, #4]
 8007008:	e7de      	b.n	8006fc8 <_malloc_r+0xa8>
 800700a:	230c      	movs	r3, #12
 800700c:	4630      	mov	r0, r6
 800700e:	6033      	str	r3, [r6, #0]
 8007010:	f000 f80c 	bl	800702c <__malloc_unlock>
 8007014:	e794      	b.n	8006f40 <_malloc_r+0x20>
 8007016:	6005      	str	r5, [r0, #0]
 8007018:	e7d6      	b.n	8006fc8 <_malloc_r+0xa8>
 800701a:	bf00      	nop
 800701c:	20000330 	.word	0x20000330

08007020 <__malloc_lock>:
 8007020:	4801      	ldr	r0, [pc, #4]	@ (8007028 <__malloc_lock+0x8>)
 8007022:	f7ff bf0e 	b.w	8006e42 <__retarget_lock_acquire_recursive>
 8007026:	bf00      	nop
 8007028:	20000328 	.word	0x20000328

0800702c <__malloc_unlock>:
 800702c:	4801      	ldr	r0, [pc, #4]	@ (8007034 <__malloc_unlock+0x8>)
 800702e:	f7ff bf09 	b.w	8006e44 <__retarget_lock_release_recursive>
 8007032:	bf00      	nop
 8007034:	20000328 	.word	0x20000328

08007038 <__sfputc_r>:
 8007038:	6893      	ldr	r3, [r2, #8]
 800703a:	3b01      	subs	r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	6093      	str	r3, [r2, #8]
 8007040:	b410      	push	{r4}
 8007042:	da08      	bge.n	8007056 <__sfputc_r+0x1e>
 8007044:	6994      	ldr	r4, [r2, #24]
 8007046:	42a3      	cmp	r3, r4
 8007048:	db01      	blt.n	800704e <__sfputc_r+0x16>
 800704a:	290a      	cmp	r1, #10
 800704c:	d103      	bne.n	8007056 <__sfputc_r+0x1e>
 800704e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007052:	f7ff bde8 	b.w	8006c26 <__swbuf_r>
 8007056:	6813      	ldr	r3, [r2, #0]
 8007058:	1c58      	adds	r0, r3, #1
 800705a:	6010      	str	r0, [r2, #0]
 800705c:	4608      	mov	r0, r1
 800705e:	7019      	strb	r1, [r3, #0]
 8007060:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007064:	4770      	bx	lr

08007066 <__sfputs_r>:
 8007066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007068:	4606      	mov	r6, r0
 800706a:	460f      	mov	r7, r1
 800706c:	4614      	mov	r4, r2
 800706e:	18d5      	adds	r5, r2, r3
 8007070:	42ac      	cmp	r4, r5
 8007072:	d101      	bne.n	8007078 <__sfputs_r+0x12>
 8007074:	2000      	movs	r0, #0
 8007076:	e007      	b.n	8007088 <__sfputs_r+0x22>
 8007078:	463a      	mov	r2, r7
 800707a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800707e:	4630      	mov	r0, r6
 8007080:	f7ff ffda 	bl	8007038 <__sfputc_r>
 8007084:	1c43      	adds	r3, r0, #1
 8007086:	d1f3      	bne.n	8007070 <__sfputs_r+0xa>
 8007088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800708c <_vfiprintf_r>:
 800708c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007090:	460d      	mov	r5, r1
 8007092:	b09d      	sub	sp, #116	@ 0x74
 8007094:	4614      	mov	r4, r2
 8007096:	4698      	mov	r8, r3
 8007098:	4606      	mov	r6, r0
 800709a:	b118      	cbz	r0, 80070a4 <_vfiprintf_r+0x18>
 800709c:	6a03      	ldr	r3, [r0, #32]
 800709e:	b90b      	cbnz	r3, 80070a4 <_vfiprintf_r+0x18>
 80070a0:	f7ff fcd8 	bl	8006a54 <__sinit>
 80070a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070a6:	07d9      	lsls	r1, r3, #31
 80070a8:	d405      	bmi.n	80070b6 <_vfiprintf_r+0x2a>
 80070aa:	89ab      	ldrh	r3, [r5, #12]
 80070ac:	059a      	lsls	r2, r3, #22
 80070ae:	d402      	bmi.n	80070b6 <_vfiprintf_r+0x2a>
 80070b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070b2:	f7ff fec6 	bl	8006e42 <__retarget_lock_acquire_recursive>
 80070b6:	89ab      	ldrh	r3, [r5, #12]
 80070b8:	071b      	lsls	r3, r3, #28
 80070ba:	d501      	bpl.n	80070c0 <_vfiprintf_r+0x34>
 80070bc:	692b      	ldr	r3, [r5, #16]
 80070be:	b99b      	cbnz	r3, 80070e8 <_vfiprintf_r+0x5c>
 80070c0:	4629      	mov	r1, r5
 80070c2:	4630      	mov	r0, r6
 80070c4:	f7ff fdee 	bl	8006ca4 <__swsetup_r>
 80070c8:	b170      	cbz	r0, 80070e8 <_vfiprintf_r+0x5c>
 80070ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070cc:	07dc      	lsls	r4, r3, #31
 80070ce:	d504      	bpl.n	80070da <_vfiprintf_r+0x4e>
 80070d0:	f04f 30ff 	mov.w	r0, #4294967295
 80070d4:	b01d      	add	sp, #116	@ 0x74
 80070d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070da:	89ab      	ldrh	r3, [r5, #12]
 80070dc:	0598      	lsls	r0, r3, #22
 80070de:	d4f7      	bmi.n	80070d0 <_vfiprintf_r+0x44>
 80070e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070e2:	f7ff feaf 	bl	8006e44 <__retarget_lock_release_recursive>
 80070e6:	e7f3      	b.n	80070d0 <_vfiprintf_r+0x44>
 80070e8:	2300      	movs	r3, #0
 80070ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80070ee:	f04f 0901 	mov.w	r9, #1
 80070f2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80072a8 <_vfiprintf_r+0x21c>
 80070f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80070f8:	2320      	movs	r3, #32
 80070fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070fe:	2330      	movs	r3, #48	@ 0x30
 8007100:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007104:	4623      	mov	r3, r4
 8007106:	469a      	mov	sl, r3
 8007108:	f813 2b01 	ldrb.w	r2, [r3], #1
 800710c:	b10a      	cbz	r2, 8007112 <_vfiprintf_r+0x86>
 800710e:	2a25      	cmp	r2, #37	@ 0x25
 8007110:	d1f9      	bne.n	8007106 <_vfiprintf_r+0x7a>
 8007112:	ebba 0b04 	subs.w	fp, sl, r4
 8007116:	d00b      	beq.n	8007130 <_vfiprintf_r+0xa4>
 8007118:	465b      	mov	r3, fp
 800711a:	4622      	mov	r2, r4
 800711c:	4629      	mov	r1, r5
 800711e:	4630      	mov	r0, r6
 8007120:	f7ff ffa1 	bl	8007066 <__sfputs_r>
 8007124:	3001      	adds	r0, #1
 8007126:	f000 80a7 	beq.w	8007278 <_vfiprintf_r+0x1ec>
 800712a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800712c:	445a      	add	r2, fp
 800712e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007130:	f89a 3000 	ldrb.w	r3, [sl]
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 809f 	beq.w	8007278 <_vfiprintf_r+0x1ec>
 800713a:	2300      	movs	r3, #0
 800713c:	f04f 32ff 	mov.w	r2, #4294967295
 8007140:	f10a 0a01 	add.w	sl, sl, #1
 8007144:	9304      	str	r3, [sp, #16]
 8007146:	9307      	str	r3, [sp, #28]
 8007148:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800714c:	931a      	str	r3, [sp, #104]	@ 0x68
 800714e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007152:	4654      	mov	r4, sl
 8007154:	2205      	movs	r2, #5
 8007156:	4854      	ldr	r0, [pc, #336]	@ (80072a8 <_vfiprintf_r+0x21c>)
 8007158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800715c:	f000 fb80 	bl	8007860 <memchr>
 8007160:	9a04      	ldr	r2, [sp, #16]
 8007162:	b9d8      	cbnz	r0, 800719c <_vfiprintf_r+0x110>
 8007164:	06d1      	lsls	r1, r2, #27
 8007166:	bf44      	itt	mi
 8007168:	2320      	movmi	r3, #32
 800716a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800716e:	0713      	lsls	r3, r2, #28
 8007170:	bf44      	itt	mi
 8007172:	232b      	movmi	r3, #43	@ 0x2b
 8007174:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007178:	f89a 3000 	ldrb.w	r3, [sl]
 800717c:	2b2a      	cmp	r3, #42	@ 0x2a
 800717e:	d015      	beq.n	80071ac <_vfiprintf_r+0x120>
 8007180:	9a07      	ldr	r2, [sp, #28]
 8007182:	4654      	mov	r4, sl
 8007184:	2000      	movs	r0, #0
 8007186:	f04f 0c0a 	mov.w	ip, #10
 800718a:	4621      	mov	r1, r4
 800718c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007190:	3b30      	subs	r3, #48	@ 0x30
 8007192:	2b09      	cmp	r3, #9
 8007194:	d94b      	bls.n	800722e <_vfiprintf_r+0x1a2>
 8007196:	b1b0      	cbz	r0, 80071c6 <_vfiprintf_r+0x13a>
 8007198:	9207      	str	r2, [sp, #28]
 800719a:	e014      	b.n	80071c6 <_vfiprintf_r+0x13a>
 800719c:	eba0 0308 	sub.w	r3, r0, r8
 80071a0:	46a2      	mov	sl, r4
 80071a2:	fa09 f303 	lsl.w	r3, r9, r3
 80071a6:	4313      	orrs	r3, r2
 80071a8:	9304      	str	r3, [sp, #16]
 80071aa:	e7d2      	b.n	8007152 <_vfiprintf_r+0xc6>
 80071ac:	9b03      	ldr	r3, [sp, #12]
 80071ae:	1d19      	adds	r1, r3, #4
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	9103      	str	r1, [sp, #12]
 80071b6:	bfbb      	ittet	lt
 80071b8:	425b      	neglt	r3, r3
 80071ba:	f042 0202 	orrlt.w	r2, r2, #2
 80071be:	9307      	strge	r3, [sp, #28]
 80071c0:	9307      	strlt	r3, [sp, #28]
 80071c2:	bfb8      	it	lt
 80071c4:	9204      	strlt	r2, [sp, #16]
 80071c6:	7823      	ldrb	r3, [r4, #0]
 80071c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80071ca:	d10a      	bne.n	80071e2 <_vfiprintf_r+0x156>
 80071cc:	7863      	ldrb	r3, [r4, #1]
 80071ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80071d0:	d132      	bne.n	8007238 <_vfiprintf_r+0x1ac>
 80071d2:	9b03      	ldr	r3, [sp, #12]
 80071d4:	3402      	adds	r4, #2
 80071d6:	1d1a      	adds	r2, r3, #4
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071de:	9203      	str	r2, [sp, #12]
 80071e0:	9305      	str	r3, [sp, #20]
 80071e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80072b8 <_vfiprintf_r+0x22c>
 80071e6:	2203      	movs	r2, #3
 80071e8:	7821      	ldrb	r1, [r4, #0]
 80071ea:	4650      	mov	r0, sl
 80071ec:	f000 fb38 	bl	8007860 <memchr>
 80071f0:	b138      	cbz	r0, 8007202 <_vfiprintf_r+0x176>
 80071f2:	eba0 000a 	sub.w	r0, r0, sl
 80071f6:	2240      	movs	r2, #64	@ 0x40
 80071f8:	9b04      	ldr	r3, [sp, #16]
 80071fa:	3401      	adds	r4, #1
 80071fc:	4082      	lsls	r2, r0
 80071fe:	4313      	orrs	r3, r2
 8007200:	9304      	str	r3, [sp, #16]
 8007202:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007206:	2206      	movs	r2, #6
 8007208:	4828      	ldr	r0, [pc, #160]	@ (80072ac <_vfiprintf_r+0x220>)
 800720a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800720e:	f000 fb27 	bl	8007860 <memchr>
 8007212:	2800      	cmp	r0, #0
 8007214:	d03f      	beq.n	8007296 <_vfiprintf_r+0x20a>
 8007216:	4b26      	ldr	r3, [pc, #152]	@ (80072b0 <_vfiprintf_r+0x224>)
 8007218:	bb1b      	cbnz	r3, 8007262 <_vfiprintf_r+0x1d6>
 800721a:	9b03      	ldr	r3, [sp, #12]
 800721c:	3307      	adds	r3, #7
 800721e:	f023 0307 	bic.w	r3, r3, #7
 8007222:	3308      	adds	r3, #8
 8007224:	9303      	str	r3, [sp, #12]
 8007226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007228:	443b      	add	r3, r7
 800722a:	9309      	str	r3, [sp, #36]	@ 0x24
 800722c:	e76a      	b.n	8007104 <_vfiprintf_r+0x78>
 800722e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007232:	460c      	mov	r4, r1
 8007234:	2001      	movs	r0, #1
 8007236:	e7a8      	b.n	800718a <_vfiprintf_r+0xfe>
 8007238:	2300      	movs	r3, #0
 800723a:	3401      	adds	r4, #1
 800723c:	f04f 0c0a 	mov.w	ip, #10
 8007240:	4619      	mov	r1, r3
 8007242:	9305      	str	r3, [sp, #20]
 8007244:	4620      	mov	r0, r4
 8007246:	f810 2b01 	ldrb.w	r2, [r0], #1
 800724a:	3a30      	subs	r2, #48	@ 0x30
 800724c:	2a09      	cmp	r2, #9
 800724e:	d903      	bls.n	8007258 <_vfiprintf_r+0x1cc>
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0c6      	beq.n	80071e2 <_vfiprintf_r+0x156>
 8007254:	9105      	str	r1, [sp, #20]
 8007256:	e7c4      	b.n	80071e2 <_vfiprintf_r+0x156>
 8007258:	fb0c 2101 	mla	r1, ip, r1, r2
 800725c:	4604      	mov	r4, r0
 800725e:	2301      	movs	r3, #1
 8007260:	e7f0      	b.n	8007244 <_vfiprintf_r+0x1b8>
 8007262:	ab03      	add	r3, sp, #12
 8007264:	462a      	mov	r2, r5
 8007266:	a904      	add	r1, sp, #16
 8007268:	4630      	mov	r0, r6
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	4b11      	ldr	r3, [pc, #68]	@ (80072b4 <_vfiprintf_r+0x228>)
 800726e:	f3af 8000 	nop.w
 8007272:	4607      	mov	r7, r0
 8007274:	1c78      	adds	r0, r7, #1
 8007276:	d1d6      	bne.n	8007226 <_vfiprintf_r+0x19a>
 8007278:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800727a:	07d9      	lsls	r1, r3, #31
 800727c:	d405      	bmi.n	800728a <_vfiprintf_r+0x1fe>
 800727e:	89ab      	ldrh	r3, [r5, #12]
 8007280:	059a      	lsls	r2, r3, #22
 8007282:	d402      	bmi.n	800728a <_vfiprintf_r+0x1fe>
 8007284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007286:	f7ff fddd 	bl	8006e44 <__retarget_lock_release_recursive>
 800728a:	89ab      	ldrh	r3, [r5, #12]
 800728c:	065b      	lsls	r3, r3, #25
 800728e:	f53f af1f 	bmi.w	80070d0 <_vfiprintf_r+0x44>
 8007292:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007294:	e71e      	b.n	80070d4 <_vfiprintf_r+0x48>
 8007296:	ab03      	add	r3, sp, #12
 8007298:	462a      	mov	r2, r5
 800729a:	a904      	add	r1, sp, #16
 800729c:	4630      	mov	r0, r6
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	4b04      	ldr	r3, [pc, #16]	@ (80072b4 <_vfiprintf_r+0x228>)
 80072a2:	f000 f87d 	bl	80073a0 <_printf_i>
 80072a6:	e7e4      	b.n	8007272 <_vfiprintf_r+0x1e6>
 80072a8:	08007a48 	.word	0x08007a48
 80072ac:	08007a52 	.word	0x08007a52
 80072b0:	00000000 	.word	0x00000000
 80072b4:	08007067 	.word	0x08007067
 80072b8:	08007a4e 	.word	0x08007a4e

080072bc <_printf_common>:
 80072bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c0:	4616      	mov	r6, r2
 80072c2:	4698      	mov	r8, r3
 80072c4:	688a      	ldr	r2, [r1, #8]
 80072c6:	4607      	mov	r7, r0
 80072c8:	690b      	ldr	r3, [r1, #16]
 80072ca:	460c      	mov	r4, r1
 80072cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072d0:	4293      	cmp	r3, r2
 80072d2:	bfb8      	it	lt
 80072d4:	4613      	movlt	r3, r2
 80072d6:	6033      	str	r3, [r6, #0]
 80072d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072dc:	b10a      	cbz	r2, 80072e2 <_printf_common+0x26>
 80072de:	3301      	adds	r3, #1
 80072e0:	6033      	str	r3, [r6, #0]
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	0699      	lsls	r1, r3, #26
 80072e6:	bf42      	ittt	mi
 80072e8:	6833      	ldrmi	r3, [r6, #0]
 80072ea:	3302      	addmi	r3, #2
 80072ec:	6033      	strmi	r3, [r6, #0]
 80072ee:	6825      	ldr	r5, [r4, #0]
 80072f0:	f015 0506 	ands.w	r5, r5, #6
 80072f4:	d106      	bne.n	8007304 <_printf_common+0x48>
 80072f6:	f104 0a19 	add.w	sl, r4, #25
 80072fa:	68e3      	ldr	r3, [r4, #12]
 80072fc:	6832      	ldr	r2, [r6, #0]
 80072fe:	1a9b      	subs	r3, r3, r2
 8007300:	42ab      	cmp	r3, r5
 8007302:	dc2b      	bgt.n	800735c <_printf_common+0xa0>
 8007304:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007308:	6822      	ldr	r2, [r4, #0]
 800730a:	3b00      	subs	r3, #0
 800730c:	bf18      	it	ne
 800730e:	2301      	movne	r3, #1
 8007310:	0692      	lsls	r2, r2, #26
 8007312:	d430      	bmi.n	8007376 <_printf_common+0xba>
 8007314:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007318:	4641      	mov	r1, r8
 800731a:	4638      	mov	r0, r7
 800731c:	47c8      	blx	r9
 800731e:	3001      	adds	r0, #1
 8007320:	d023      	beq.n	800736a <_printf_common+0xae>
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	341a      	adds	r4, #26
 8007326:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800732a:	f003 0306 	and.w	r3, r3, #6
 800732e:	2b04      	cmp	r3, #4
 8007330:	bf0a      	itet	eq
 8007332:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8007336:	2500      	movne	r5, #0
 8007338:	6833      	ldreq	r3, [r6, #0]
 800733a:	f04f 0600 	mov.w	r6, #0
 800733e:	bf08      	it	eq
 8007340:	1aed      	subeq	r5, r5, r3
 8007342:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007346:	bf08      	it	eq
 8007348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800734c:	4293      	cmp	r3, r2
 800734e:	bfc4      	itt	gt
 8007350:	1a9b      	subgt	r3, r3, r2
 8007352:	18ed      	addgt	r5, r5, r3
 8007354:	42b5      	cmp	r5, r6
 8007356:	d11a      	bne.n	800738e <_printf_common+0xd2>
 8007358:	2000      	movs	r0, #0
 800735a:	e008      	b.n	800736e <_printf_common+0xb2>
 800735c:	2301      	movs	r3, #1
 800735e:	4652      	mov	r2, sl
 8007360:	4641      	mov	r1, r8
 8007362:	4638      	mov	r0, r7
 8007364:	47c8      	blx	r9
 8007366:	3001      	adds	r0, #1
 8007368:	d103      	bne.n	8007372 <_printf_common+0xb6>
 800736a:	f04f 30ff 	mov.w	r0, #4294967295
 800736e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007372:	3501      	adds	r5, #1
 8007374:	e7c1      	b.n	80072fa <_printf_common+0x3e>
 8007376:	18e1      	adds	r1, r4, r3
 8007378:	1c5a      	adds	r2, r3, #1
 800737a:	2030      	movs	r0, #48	@ 0x30
 800737c:	3302      	adds	r3, #2
 800737e:	4422      	add	r2, r4
 8007380:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007384:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007388:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800738c:	e7c2      	b.n	8007314 <_printf_common+0x58>
 800738e:	2301      	movs	r3, #1
 8007390:	4622      	mov	r2, r4
 8007392:	4641      	mov	r1, r8
 8007394:	4638      	mov	r0, r7
 8007396:	47c8      	blx	r9
 8007398:	3001      	adds	r0, #1
 800739a:	d0e6      	beq.n	800736a <_printf_common+0xae>
 800739c:	3601      	adds	r6, #1
 800739e:	e7d9      	b.n	8007354 <_printf_common+0x98>

080073a0 <_printf_i>:
 80073a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073a4:	7e0f      	ldrb	r7, [r1, #24]
 80073a6:	4691      	mov	r9, r2
 80073a8:	4680      	mov	r8, r0
 80073aa:	460c      	mov	r4, r1
 80073ac:	2f78      	cmp	r7, #120	@ 0x78
 80073ae:	469a      	mov	sl, r3
 80073b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073b6:	d807      	bhi.n	80073c8 <_printf_i+0x28>
 80073b8:	2f62      	cmp	r7, #98	@ 0x62
 80073ba:	d80a      	bhi.n	80073d2 <_printf_i+0x32>
 80073bc:	2f00      	cmp	r7, #0
 80073be:	f000 80d2 	beq.w	8007566 <_printf_i+0x1c6>
 80073c2:	2f58      	cmp	r7, #88	@ 0x58
 80073c4:	f000 80b9 	beq.w	800753a <_printf_i+0x19a>
 80073c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073d0:	e03a      	b.n	8007448 <_printf_i+0xa8>
 80073d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073d6:	2b15      	cmp	r3, #21
 80073d8:	d8f6      	bhi.n	80073c8 <_printf_i+0x28>
 80073da:	a101      	add	r1, pc, #4	@ (adr r1, 80073e0 <_printf_i+0x40>)
 80073dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073e0:	08007439 	.word	0x08007439
 80073e4:	0800744d 	.word	0x0800744d
 80073e8:	080073c9 	.word	0x080073c9
 80073ec:	080073c9 	.word	0x080073c9
 80073f0:	080073c9 	.word	0x080073c9
 80073f4:	080073c9 	.word	0x080073c9
 80073f8:	0800744d 	.word	0x0800744d
 80073fc:	080073c9 	.word	0x080073c9
 8007400:	080073c9 	.word	0x080073c9
 8007404:	080073c9 	.word	0x080073c9
 8007408:	080073c9 	.word	0x080073c9
 800740c:	0800754d 	.word	0x0800754d
 8007410:	08007477 	.word	0x08007477
 8007414:	08007507 	.word	0x08007507
 8007418:	080073c9 	.word	0x080073c9
 800741c:	080073c9 	.word	0x080073c9
 8007420:	0800756f 	.word	0x0800756f
 8007424:	080073c9 	.word	0x080073c9
 8007428:	08007477 	.word	0x08007477
 800742c:	080073c9 	.word	0x080073c9
 8007430:	080073c9 	.word	0x080073c9
 8007434:	0800750f 	.word	0x0800750f
 8007438:	6833      	ldr	r3, [r6, #0]
 800743a:	1d1a      	adds	r2, r3, #4
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	6032      	str	r2, [r6, #0]
 8007440:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007444:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007448:	2301      	movs	r3, #1
 800744a:	e09d      	b.n	8007588 <_printf_i+0x1e8>
 800744c:	6833      	ldr	r3, [r6, #0]
 800744e:	6820      	ldr	r0, [r4, #0]
 8007450:	1d19      	adds	r1, r3, #4
 8007452:	6031      	str	r1, [r6, #0]
 8007454:	0606      	lsls	r6, r0, #24
 8007456:	d501      	bpl.n	800745c <_printf_i+0xbc>
 8007458:	681d      	ldr	r5, [r3, #0]
 800745a:	e003      	b.n	8007464 <_printf_i+0xc4>
 800745c:	0645      	lsls	r5, r0, #25
 800745e:	d5fb      	bpl.n	8007458 <_printf_i+0xb8>
 8007460:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007464:	2d00      	cmp	r5, #0
 8007466:	da03      	bge.n	8007470 <_printf_i+0xd0>
 8007468:	232d      	movs	r3, #45	@ 0x2d
 800746a:	426d      	negs	r5, r5
 800746c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007470:	4859      	ldr	r0, [pc, #356]	@ (80075d8 <_printf_i+0x238>)
 8007472:	230a      	movs	r3, #10
 8007474:	e011      	b.n	800749a <_printf_i+0xfa>
 8007476:	6821      	ldr	r1, [r4, #0]
 8007478:	6833      	ldr	r3, [r6, #0]
 800747a:	0608      	lsls	r0, r1, #24
 800747c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007480:	d402      	bmi.n	8007488 <_printf_i+0xe8>
 8007482:	0649      	lsls	r1, r1, #25
 8007484:	bf48      	it	mi
 8007486:	b2ad      	uxthmi	r5, r5
 8007488:	2f6f      	cmp	r7, #111	@ 0x6f
 800748a:	6033      	str	r3, [r6, #0]
 800748c:	4852      	ldr	r0, [pc, #328]	@ (80075d8 <_printf_i+0x238>)
 800748e:	bf14      	ite	ne
 8007490:	230a      	movne	r3, #10
 8007492:	2308      	moveq	r3, #8
 8007494:	2100      	movs	r1, #0
 8007496:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800749a:	6866      	ldr	r6, [r4, #4]
 800749c:	2e00      	cmp	r6, #0
 800749e:	60a6      	str	r6, [r4, #8]
 80074a0:	bfa2      	ittt	ge
 80074a2:	6821      	ldrge	r1, [r4, #0]
 80074a4:	f021 0104 	bicge.w	r1, r1, #4
 80074a8:	6021      	strge	r1, [r4, #0]
 80074aa:	b90d      	cbnz	r5, 80074b0 <_printf_i+0x110>
 80074ac:	2e00      	cmp	r6, #0
 80074ae:	d04b      	beq.n	8007548 <_printf_i+0x1a8>
 80074b0:	4616      	mov	r6, r2
 80074b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80074b6:	fb03 5711 	mls	r7, r3, r1, r5
 80074ba:	5dc7      	ldrb	r7, [r0, r7]
 80074bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074c0:	462f      	mov	r7, r5
 80074c2:	460d      	mov	r5, r1
 80074c4:	42bb      	cmp	r3, r7
 80074c6:	d9f4      	bls.n	80074b2 <_printf_i+0x112>
 80074c8:	2b08      	cmp	r3, #8
 80074ca:	d10b      	bne.n	80074e4 <_printf_i+0x144>
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	07df      	lsls	r7, r3, #31
 80074d0:	d508      	bpl.n	80074e4 <_printf_i+0x144>
 80074d2:	6923      	ldr	r3, [r4, #16]
 80074d4:	6861      	ldr	r1, [r4, #4]
 80074d6:	4299      	cmp	r1, r3
 80074d8:	bfde      	ittt	le
 80074da:	2330      	movle	r3, #48	@ 0x30
 80074dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074e4:	1b92      	subs	r2, r2, r6
 80074e6:	6122      	str	r2, [r4, #16]
 80074e8:	464b      	mov	r3, r9
 80074ea:	aa03      	add	r2, sp, #12
 80074ec:	4621      	mov	r1, r4
 80074ee:	4640      	mov	r0, r8
 80074f0:	f8cd a000 	str.w	sl, [sp]
 80074f4:	f7ff fee2 	bl	80072bc <_printf_common>
 80074f8:	3001      	adds	r0, #1
 80074fa:	d14a      	bne.n	8007592 <_printf_i+0x1f2>
 80074fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007500:	b004      	add	sp, #16
 8007502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	f043 0320 	orr.w	r3, r3, #32
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	2778      	movs	r7, #120	@ 0x78
 8007510:	4832      	ldr	r0, [pc, #200]	@ (80075dc <_printf_i+0x23c>)
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007518:	061f      	lsls	r7, r3, #24
 800751a:	6831      	ldr	r1, [r6, #0]
 800751c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007520:	d402      	bmi.n	8007528 <_printf_i+0x188>
 8007522:	065f      	lsls	r7, r3, #25
 8007524:	bf48      	it	mi
 8007526:	b2ad      	uxthmi	r5, r5
 8007528:	6031      	str	r1, [r6, #0]
 800752a:	07d9      	lsls	r1, r3, #31
 800752c:	bf44      	itt	mi
 800752e:	f043 0320 	orrmi.w	r3, r3, #32
 8007532:	6023      	strmi	r3, [r4, #0]
 8007534:	b11d      	cbz	r5, 800753e <_printf_i+0x19e>
 8007536:	2310      	movs	r3, #16
 8007538:	e7ac      	b.n	8007494 <_printf_i+0xf4>
 800753a:	4827      	ldr	r0, [pc, #156]	@ (80075d8 <_printf_i+0x238>)
 800753c:	e7e9      	b.n	8007512 <_printf_i+0x172>
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	f023 0320 	bic.w	r3, r3, #32
 8007544:	6023      	str	r3, [r4, #0]
 8007546:	e7f6      	b.n	8007536 <_printf_i+0x196>
 8007548:	4616      	mov	r6, r2
 800754a:	e7bd      	b.n	80074c8 <_printf_i+0x128>
 800754c:	6833      	ldr	r3, [r6, #0]
 800754e:	6825      	ldr	r5, [r4, #0]
 8007550:	1d18      	adds	r0, r3, #4
 8007552:	6961      	ldr	r1, [r4, #20]
 8007554:	6030      	str	r0, [r6, #0]
 8007556:	062e      	lsls	r6, r5, #24
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	d501      	bpl.n	8007560 <_printf_i+0x1c0>
 800755c:	6019      	str	r1, [r3, #0]
 800755e:	e002      	b.n	8007566 <_printf_i+0x1c6>
 8007560:	0668      	lsls	r0, r5, #25
 8007562:	d5fb      	bpl.n	800755c <_printf_i+0x1bc>
 8007564:	8019      	strh	r1, [r3, #0]
 8007566:	2300      	movs	r3, #0
 8007568:	4616      	mov	r6, r2
 800756a:	6123      	str	r3, [r4, #16]
 800756c:	e7bc      	b.n	80074e8 <_printf_i+0x148>
 800756e:	6833      	ldr	r3, [r6, #0]
 8007570:	2100      	movs	r1, #0
 8007572:	1d1a      	adds	r2, r3, #4
 8007574:	6032      	str	r2, [r6, #0]
 8007576:	681e      	ldr	r6, [r3, #0]
 8007578:	6862      	ldr	r2, [r4, #4]
 800757a:	4630      	mov	r0, r6
 800757c:	f000 f970 	bl	8007860 <memchr>
 8007580:	b108      	cbz	r0, 8007586 <_printf_i+0x1e6>
 8007582:	1b80      	subs	r0, r0, r6
 8007584:	6060      	str	r0, [r4, #4]
 8007586:	6863      	ldr	r3, [r4, #4]
 8007588:	6123      	str	r3, [r4, #16]
 800758a:	2300      	movs	r3, #0
 800758c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007590:	e7aa      	b.n	80074e8 <_printf_i+0x148>
 8007592:	6923      	ldr	r3, [r4, #16]
 8007594:	4632      	mov	r2, r6
 8007596:	4649      	mov	r1, r9
 8007598:	4640      	mov	r0, r8
 800759a:	47d0      	blx	sl
 800759c:	3001      	adds	r0, #1
 800759e:	d0ad      	beq.n	80074fc <_printf_i+0x15c>
 80075a0:	6823      	ldr	r3, [r4, #0]
 80075a2:	079b      	lsls	r3, r3, #30
 80075a4:	d413      	bmi.n	80075ce <_printf_i+0x22e>
 80075a6:	68e0      	ldr	r0, [r4, #12]
 80075a8:	9b03      	ldr	r3, [sp, #12]
 80075aa:	4298      	cmp	r0, r3
 80075ac:	bfb8      	it	lt
 80075ae:	4618      	movlt	r0, r3
 80075b0:	e7a6      	b.n	8007500 <_printf_i+0x160>
 80075b2:	2301      	movs	r3, #1
 80075b4:	4632      	mov	r2, r6
 80075b6:	4649      	mov	r1, r9
 80075b8:	4640      	mov	r0, r8
 80075ba:	47d0      	blx	sl
 80075bc:	3001      	adds	r0, #1
 80075be:	d09d      	beq.n	80074fc <_printf_i+0x15c>
 80075c0:	3501      	adds	r5, #1
 80075c2:	68e3      	ldr	r3, [r4, #12]
 80075c4:	9903      	ldr	r1, [sp, #12]
 80075c6:	1a5b      	subs	r3, r3, r1
 80075c8:	42ab      	cmp	r3, r5
 80075ca:	dcf2      	bgt.n	80075b2 <_printf_i+0x212>
 80075cc:	e7eb      	b.n	80075a6 <_printf_i+0x206>
 80075ce:	2500      	movs	r5, #0
 80075d0:	f104 0619 	add.w	r6, r4, #25
 80075d4:	e7f5      	b.n	80075c2 <_printf_i+0x222>
 80075d6:	bf00      	nop
 80075d8:	08007a59 	.word	0x08007a59
 80075dc:	08007a6a 	.word	0x08007a6a

080075e0 <__sflush_r>:
 80075e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80075e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075e8:	0716      	lsls	r6, r2, #28
 80075ea:	4605      	mov	r5, r0
 80075ec:	460c      	mov	r4, r1
 80075ee:	d454      	bmi.n	800769a <__sflush_r+0xba>
 80075f0:	684b      	ldr	r3, [r1, #4]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dc02      	bgt.n	80075fc <__sflush_r+0x1c>
 80075f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	dd48      	ble.n	800768e <__sflush_r+0xae>
 80075fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80075fe:	2e00      	cmp	r6, #0
 8007600:	d045      	beq.n	800768e <__sflush_r+0xae>
 8007602:	2300      	movs	r3, #0
 8007604:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007608:	682f      	ldr	r7, [r5, #0]
 800760a:	6a21      	ldr	r1, [r4, #32]
 800760c:	602b      	str	r3, [r5, #0]
 800760e:	d030      	beq.n	8007672 <__sflush_r+0x92>
 8007610:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	0759      	lsls	r1, r3, #29
 8007616:	d505      	bpl.n	8007624 <__sflush_r+0x44>
 8007618:	6863      	ldr	r3, [r4, #4]
 800761a:	1ad2      	subs	r2, r2, r3
 800761c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800761e:	b10b      	cbz	r3, 8007624 <__sflush_r+0x44>
 8007620:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007622:	1ad2      	subs	r2, r2, r3
 8007624:	2300      	movs	r3, #0
 8007626:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007628:	6a21      	ldr	r1, [r4, #32]
 800762a:	4628      	mov	r0, r5
 800762c:	47b0      	blx	r6
 800762e:	1c43      	adds	r3, r0, #1
 8007630:	89a3      	ldrh	r3, [r4, #12]
 8007632:	d106      	bne.n	8007642 <__sflush_r+0x62>
 8007634:	6829      	ldr	r1, [r5, #0]
 8007636:	291d      	cmp	r1, #29
 8007638:	d82b      	bhi.n	8007692 <__sflush_r+0xb2>
 800763a:	4a2a      	ldr	r2, [pc, #168]	@ (80076e4 <__sflush_r+0x104>)
 800763c:	410a      	asrs	r2, r1
 800763e:	07d6      	lsls	r6, r2, #31
 8007640:	d427      	bmi.n	8007692 <__sflush_r+0xb2>
 8007642:	2200      	movs	r2, #0
 8007644:	04d9      	lsls	r1, r3, #19
 8007646:	6062      	str	r2, [r4, #4]
 8007648:	6922      	ldr	r2, [r4, #16]
 800764a:	6022      	str	r2, [r4, #0]
 800764c:	d504      	bpl.n	8007658 <__sflush_r+0x78>
 800764e:	1c42      	adds	r2, r0, #1
 8007650:	d101      	bne.n	8007656 <__sflush_r+0x76>
 8007652:	682b      	ldr	r3, [r5, #0]
 8007654:	b903      	cbnz	r3, 8007658 <__sflush_r+0x78>
 8007656:	6560      	str	r0, [r4, #84]	@ 0x54
 8007658:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800765a:	602f      	str	r7, [r5, #0]
 800765c:	b1b9      	cbz	r1, 800768e <__sflush_r+0xae>
 800765e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007662:	4299      	cmp	r1, r3
 8007664:	d002      	beq.n	800766c <__sflush_r+0x8c>
 8007666:	4628      	mov	r0, r5
 8007668:	f7ff fbee 	bl	8006e48 <_free_r>
 800766c:	2300      	movs	r3, #0
 800766e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007670:	e00d      	b.n	800768e <__sflush_r+0xae>
 8007672:	2301      	movs	r3, #1
 8007674:	4628      	mov	r0, r5
 8007676:	47b0      	blx	r6
 8007678:	4602      	mov	r2, r0
 800767a:	1c50      	adds	r0, r2, #1
 800767c:	d1c9      	bne.n	8007612 <__sflush_r+0x32>
 800767e:	682b      	ldr	r3, [r5, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d0c6      	beq.n	8007612 <__sflush_r+0x32>
 8007684:	2b1d      	cmp	r3, #29
 8007686:	d001      	beq.n	800768c <__sflush_r+0xac>
 8007688:	2b16      	cmp	r3, #22
 800768a:	d11d      	bne.n	80076c8 <__sflush_r+0xe8>
 800768c:	602f      	str	r7, [r5, #0]
 800768e:	2000      	movs	r0, #0
 8007690:	e021      	b.n	80076d6 <__sflush_r+0xf6>
 8007692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007696:	b21b      	sxth	r3, r3
 8007698:	e01a      	b.n	80076d0 <__sflush_r+0xf0>
 800769a:	690f      	ldr	r7, [r1, #16]
 800769c:	2f00      	cmp	r7, #0
 800769e:	d0f6      	beq.n	800768e <__sflush_r+0xae>
 80076a0:	0793      	lsls	r3, r2, #30
 80076a2:	680e      	ldr	r6, [r1, #0]
 80076a4:	600f      	str	r7, [r1, #0]
 80076a6:	bf0c      	ite	eq
 80076a8:	694b      	ldreq	r3, [r1, #20]
 80076aa:	2300      	movne	r3, #0
 80076ac:	eba6 0807 	sub.w	r8, r6, r7
 80076b0:	608b      	str	r3, [r1, #8]
 80076b2:	f1b8 0f00 	cmp.w	r8, #0
 80076b6:	ddea      	ble.n	800768e <__sflush_r+0xae>
 80076b8:	4643      	mov	r3, r8
 80076ba:	463a      	mov	r2, r7
 80076bc:	6a21      	ldr	r1, [r4, #32]
 80076be:	4628      	mov	r0, r5
 80076c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80076c2:	47b0      	blx	r6
 80076c4:	2800      	cmp	r0, #0
 80076c6:	dc08      	bgt.n	80076da <__sflush_r+0xfa>
 80076c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	81a3      	strh	r3, [r4, #12]
 80076d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076da:	4407      	add	r7, r0
 80076dc:	eba8 0800 	sub.w	r8, r8, r0
 80076e0:	e7e7      	b.n	80076b2 <__sflush_r+0xd2>
 80076e2:	bf00      	nop
 80076e4:	dfbffffe 	.word	0xdfbffffe

080076e8 <_fflush_r>:
 80076e8:	b538      	push	{r3, r4, r5, lr}
 80076ea:	690b      	ldr	r3, [r1, #16]
 80076ec:	4605      	mov	r5, r0
 80076ee:	460c      	mov	r4, r1
 80076f0:	b913      	cbnz	r3, 80076f8 <_fflush_r+0x10>
 80076f2:	2500      	movs	r5, #0
 80076f4:	4628      	mov	r0, r5
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	b118      	cbz	r0, 8007702 <_fflush_r+0x1a>
 80076fa:	6a03      	ldr	r3, [r0, #32]
 80076fc:	b90b      	cbnz	r3, 8007702 <_fflush_r+0x1a>
 80076fe:	f7ff f9a9 	bl	8006a54 <__sinit>
 8007702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d0f3      	beq.n	80076f2 <_fflush_r+0xa>
 800770a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800770c:	07d0      	lsls	r0, r2, #31
 800770e:	d404      	bmi.n	800771a <_fflush_r+0x32>
 8007710:	0599      	lsls	r1, r3, #22
 8007712:	d402      	bmi.n	800771a <_fflush_r+0x32>
 8007714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007716:	f7ff fb94 	bl	8006e42 <__retarget_lock_acquire_recursive>
 800771a:	4628      	mov	r0, r5
 800771c:	4621      	mov	r1, r4
 800771e:	f7ff ff5f 	bl	80075e0 <__sflush_r>
 8007722:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007724:	4605      	mov	r5, r0
 8007726:	07da      	lsls	r2, r3, #31
 8007728:	d4e4      	bmi.n	80076f4 <_fflush_r+0xc>
 800772a:	89a3      	ldrh	r3, [r4, #12]
 800772c:	059b      	lsls	r3, r3, #22
 800772e:	d4e1      	bmi.n	80076f4 <_fflush_r+0xc>
 8007730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007732:	f7ff fb87 	bl	8006e44 <__retarget_lock_release_recursive>
 8007736:	e7dd      	b.n	80076f4 <_fflush_r+0xc>

08007738 <__swhatbuf_r>:
 8007738:	b570      	push	{r4, r5, r6, lr}
 800773a:	460c      	mov	r4, r1
 800773c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007740:	b096      	sub	sp, #88	@ 0x58
 8007742:	4615      	mov	r5, r2
 8007744:	2900      	cmp	r1, #0
 8007746:	461e      	mov	r6, r3
 8007748:	da0c      	bge.n	8007764 <__swhatbuf_r+0x2c>
 800774a:	89a3      	ldrh	r3, [r4, #12]
 800774c:	2100      	movs	r1, #0
 800774e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007752:	bf14      	ite	ne
 8007754:	2340      	movne	r3, #64	@ 0x40
 8007756:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800775a:	2000      	movs	r0, #0
 800775c:	6031      	str	r1, [r6, #0]
 800775e:	602b      	str	r3, [r5, #0]
 8007760:	b016      	add	sp, #88	@ 0x58
 8007762:	bd70      	pop	{r4, r5, r6, pc}
 8007764:	466a      	mov	r2, sp
 8007766:	f000 f849 	bl	80077fc <_fstat_r>
 800776a:	2800      	cmp	r0, #0
 800776c:	dbed      	blt.n	800774a <__swhatbuf_r+0x12>
 800776e:	9901      	ldr	r1, [sp, #4]
 8007770:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007774:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007778:	4259      	negs	r1, r3
 800777a:	4159      	adcs	r1, r3
 800777c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007780:	e7eb      	b.n	800775a <__swhatbuf_r+0x22>

08007782 <__smakebuf_r>:
 8007782:	898b      	ldrh	r3, [r1, #12]
 8007784:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007786:	079d      	lsls	r5, r3, #30
 8007788:	4606      	mov	r6, r0
 800778a:	460c      	mov	r4, r1
 800778c:	d507      	bpl.n	800779e <__smakebuf_r+0x1c>
 800778e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007792:	6023      	str	r3, [r4, #0]
 8007794:	6123      	str	r3, [r4, #16]
 8007796:	2301      	movs	r3, #1
 8007798:	6163      	str	r3, [r4, #20]
 800779a:	b003      	add	sp, #12
 800779c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800779e:	ab01      	add	r3, sp, #4
 80077a0:	466a      	mov	r2, sp
 80077a2:	f7ff ffc9 	bl	8007738 <__swhatbuf_r>
 80077a6:	9f00      	ldr	r7, [sp, #0]
 80077a8:	4605      	mov	r5, r0
 80077aa:	4630      	mov	r0, r6
 80077ac:	4639      	mov	r1, r7
 80077ae:	f7ff fbb7 	bl	8006f20 <_malloc_r>
 80077b2:	b948      	cbnz	r0, 80077c8 <__smakebuf_r+0x46>
 80077b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077b8:	059a      	lsls	r2, r3, #22
 80077ba:	d4ee      	bmi.n	800779a <__smakebuf_r+0x18>
 80077bc:	f023 0303 	bic.w	r3, r3, #3
 80077c0:	f043 0302 	orr.w	r3, r3, #2
 80077c4:	81a3      	strh	r3, [r4, #12]
 80077c6:	e7e2      	b.n	800778e <__smakebuf_r+0xc>
 80077c8:	89a3      	ldrh	r3, [r4, #12]
 80077ca:	6020      	str	r0, [r4, #0]
 80077cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077d0:	81a3      	strh	r3, [r4, #12]
 80077d2:	9b01      	ldr	r3, [sp, #4]
 80077d4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80077d8:	b15b      	cbz	r3, 80077f2 <__smakebuf_r+0x70>
 80077da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077de:	4630      	mov	r0, r6
 80077e0:	f000 f81e 	bl	8007820 <_isatty_r>
 80077e4:	b128      	cbz	r0, 80077f2 <__smakebuf_r+0x70>
 80077e6:	89a3      	ldrh	r3, [r4, #12]
 80077e8:	f023 0303 	bic.w	r3, r3, #3
 80077ec:	f043 0301 	orr.w	r3, r3, #1
 80077f0:	81a3      	strh	r3, [r4, #12]
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	431d      	orrs	r5, r3
 80077f6:	81a5      	strh	r5, [r4, #12]
 80077f8:	e7cf      	b.n	800779a <__smakebuf_r+0x18>
	...

080077fc <_fstat_r>:
 80077fc:	b538      	push	{r3, r4, r5, lr}
 80077fe:	2300      	movs	r3, #0
 8007800:	4d06      	ldr	r5, [pc, #24]	@ (800781c <_fstat_r+0x20>)
 8007802:	4604      	mov	r4, r0
 8007804:	4608      	mov	r0, r1
 8007806:	4611      	mov	r1, r2
 8007808:	602b      	str	r3, [r5, #0]
 800780a:	f7f9 fb2a 	bl	8000e62 <_fstat>
 800780e:	1c43      	adds	r3, r0, #1
 8007810:	d102      	bne.n	8007818 <_fstat_r+0x1c>
 8007812:	682b      	ldr	r3, [r5, #0]
 8007814:	b103      	cbz	r3, 8007818 <_fstat_r+0x1c>
 8007816:	6023      	str	r3, [r4, #0]
 8007818:	bd38      	pop	{r3, r4, r5, pc}
 800781a:	bf00      	nop
 800781c:	20000324 	.word	0x20000324

08007820 <_isatty_r>:
 8007820:	b538      	push	{r3, r4, r5, lr}
 8007822:	2300      	movs	r3, #0
 8007824:	4d05      	ldr	r5, [pc, #20]	@ (800783c <_isatty_r+0x1c>)
 8007826:	4604      	mov	r4, r0
 8007828:	4608      	mov	r0, r1
 800782a:	602b      	str	r3, [r5, #0]
 800782c:	f7f9 fb29 	bl	8000e82 <_isatty>
 8007830:	1c43      	adds	r3, r0, #1
 8007832:	d102      	bne.n	800783a <_isatty_r+0x1a>
 8007834:	682b      	ldr	r3, [r5, #0]
 8007836:	b103      	cbz	r3, 800783a <_isatty_r+0x1a>
 8007838:	6023      	str	r3, [r4, #0]
 800783a:	bd38      	pop	{r3, r4, r5, pc}
 800783c:	20000324 	.word	0x20000324

08007840 <_sbrk_r>:
 8007840:	b538      	push	{r3, r4, r5, lr}
 8007842:	2300      	movs	r3, #0
 8007844:	4d05      	ldr	r5, [pc, #20]	@ (800785c <_sbrk_r+0x1c>)
 8007846:	4604      	mov	r4, r0
 8007848:	4608      	mov	r0, r1
 800784a:	602b      	str	r3, [r5, #0]
 800784c:	f7f9 fb32 	bl	8000eb4 <_sbrk>
 8007850:	1c43      	adds	r3, r0, #1
 8007852:	d102      	bne.n	800785a <_sbrk_r+0x1a>
 8007854:	682b      	ldr	r3, [r5, #0]
 8007856:	b103      	cbz	r3, 800785a <_sbrk_r+0x1a>
 8007858:	6023      	str	r3, [r4, #0]
 800785a:	bd38      	pop	{r3, r4, r5, pc}
 800785c:	20000324 	.word	0x20000324

08007860 <memchr>:
 8007860:	b2c9      	uxtb	r1, r1
 8007862:	4603      	mov	r3, r0
 8007864:	4402      	add	r2, r0
 8007866:	b510      	push	{r4, lr}
 8007868:	4293      	cmp	r3, r2
 800786a:	4618      	mov	r0, r3
 800786c:	d101      	bne.n	8007872 <memchr+0x12>
 800786e:	2000      	movs	r0, #0
 8007870:	e003      	b.n	800787a <memchr+0x1a>
 8007872:	7804      	ldrb	r4, [r0, #0]
 8007874:	3301      	adds	r3, #1
 8007876:	428c      	cmp	r4, r1
 8007878:	d1f6      	bne.n	8007868 <memchr+0x8>
 800787a:	bd10      	pop	{r4, pc}

0800787c <_init>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	bf00      	nop
 8007880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007882:	bc08      	pop	{r3}
 8007884:	469e      	mov	lr, r3
 8007886:	4770      	bx	lr

08007888 <_fini>:
 8007888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800788a:	bf00      	nop
 800788c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800788e:	bc08      	pop	{r3}
 8007890:	469e      	mov	lr, r3
 8007892:	4770      	bx	lr
