{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:37:03 2009 " "Info: Processing started: Tue Dec 01 22:37:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst22\|dffe8bit:diff32Part1\|inst3 register PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst 70.72 MHz 14.14 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 70.72 MHz between source register \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst22\|dffe8bit:diff32Part1\|inst3\" and destination register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst\" (period= 14.14 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.866 ns + Longest register register " "Info: + Longest register to register delay is 6.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst22\|dffe8bit:diff32Part1\|inst3 1 REG LCFF_X52_Y40_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y40_N19; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst22\|dffe8bit:diff32Part1\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.285 ns) 0.653 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w27_n0_mux_dataout~7 2 COMB LCCOMB_X51_Y40_N30 1 " "Info: 2: + IC(0.368 ns) + CELL(0.285 ns) = 0.653 ns; Loc. = LCCOMB_X51_Y40_N30; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w27_n0_mux_dataout~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~7 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1008 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.055 ns) 1.258 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w27_n0_mux_dataout~8 3 COMB LCCOMB_X48_Y40_N6 1 " "Info: 3: + IC(0.550 ns) + CELL(0.055 ns) = 1.258 ns; Loc. = LCCOMB_X48_Y40_N6; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w27_n0_mux_dataout~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~7 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~8 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1008 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.055 ns) 2.065 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w27_n0_mux_dataout~11 4 COMB LCCOMB_X46_Y41_N18 1 " "Info: 4: + IC(0.752 ns) + CELL(0.055 ns) = 2.065 ns; Loc. = LCCOMB_X46_Y41_N18; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w27_n0_mux_dataout~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~8 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~11 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1008 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.055 ns) 3.234 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[27\] 5 COMB LCCOMB_X42_Y34_N30 2 " "Info: 5: + IC(1.114 ns) + CELL(0.055 ns) = 3.234 ns; Loc. = LCCOMB_X42_Y34_N30; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[27\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[27] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.285 ns) 4.160 ns PipelineUniProcessor:IntelInside\|IsZero~0 6 COMB LCCOMB_X43_Y36_N10 1 " "Info: 6: + IC(0.641 ns) + CELL(0.285 ns) = 4.160 ns; Loc. = LCCOMB_X43_Y36_N10; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[27] PipelineUniProcessor:IntelInside|IsZero~0 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.161 ns) 4.899 ns PipelineUniProcessor:IntelInside\|IsZero~19 7 COMB LCCOMB_X44_Y35_N22 2 " "Info: 7: + IC(0.578 ns) + CELL(0.161 ns) = 4.899 ns; Loc. = LCCOMB_X44_Y35_N22; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~19'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { PipelineUniProcessor:IntelInside|IsZero~0 PipelineUniProcessor:IntelInside|IsZero~19 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.285 ns) 5.427 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 8 COMB LCCOMB_X44_Y35_N24 17 " "Info: 8: + IC(0.243 ns) + CELL(0.285 ns) = 5.427 ns; Loc. = LCCOMB_X44_Y35_N24; Fanout = 17; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { PipelineUniProcessor:IntelInside|IsZero~19 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.384 ns) 6.217 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst\|inst3 9 COMB LCCOMB_X43_Y35_N0 3 " "Info: 9: + IC(0.406 ns) + CELL(0.384 ns) = 6.217 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.324 ns) 6.866 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst 10 REG LCFF_X43_Y35_N21 516 " "Info: 10: + IC(0.325 ns) + CELL(0.324 ns) = 6.866 ns; Loc. = LCFF_X43_Y35_N21; Fanout = 516; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.889 ns ( 27.51 % ) " "Info: Total cell delay = 1.889 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 72.49 % ) " "Info: Total interconnect delay = 4.977 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~7 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~8 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[27] PipelineUniProcessor:IntelInside|IsZero~0 PipelineUniProcessor:IntelInside|IsZero~19 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~7 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~8 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[27] {} PipelineUniProcessor:IntelInside|IsZero~0 {} PipelineUniProcessor:IntelInside|IsZero~19 {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.368ns 0.550ns 0.752ns 1.114ns 0.641ns 0.578ns 0.243ns 0.406ns 0.325ns } { 0.000ns 0.285ns 0.055ns 0.055ns 0.055ns 0.285ns 0.161ns 0.285ns 0.384ns 0.324ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.406 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7651 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7651; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.649 ns) 3.406 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst 3 REG LCFF_X43_Y35_N21 516 " "Info: 3: + IC(1.503 ns) + CELL(0.649 ns) = 3.406 ns; Loc. = LCFF_X43_Y35_N21; Fanout = 516; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.30 % ) " "Info: Total cell delay = 1.543 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 54.70 % ) " "Info: Total interconnect delay = 1.863 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 0.360ns 1.503ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.416 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7651 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7651; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.649 ns) 3.416 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst22\|dffe8bit:diff32Part1\|inst3 3 REG LCFF_X52_Y40_N19 2 " "Info: 3: + IC(1.513 ns) + CELL(0.649 ns) = 3.416 ns; Loc. = LCFF_X52_Y40_N19; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst22\|dffe8bit:diff32Part1\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.17 % ) " "Info: Total cell delay = 1.543 ns ( 45.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 54.83 % ) " "Info: Total interconnect delay = 1.873 ns ( 54.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 0.360ns 1.503ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~7 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~8 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[27] PipelineUniProcessor:IntelInside|IsZero~0 PipelineUniProcessor:IntelInside|IsZero~19 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~7 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~8 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w27_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[27] {} PipelineUniProcessor:IntelInside|IsZero~0 {} PipelineUniProcessor:IntelInside|IsZero~19 {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.368ns 0.550ns 0.752ns 1.114ns 0.641ns 0.578ns 0.243ns 0.406ns 0.325ns } { 0.000ns 0.285ns 0.055ns 0.055ns 0.055ns 0.285ns 0.161ns 0.285ns 0.384ns 0.324ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 0.360ns 1.503ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1|inst3 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst INT CLK 4.064 ns register " "Info: tsu for register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst\" (data pin = \"INT\", clock pin = \"CLK\") is 4.064 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.375 ns + Longest pin register " "Info: + Longest pin to register delay is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns INT 1 PIN PIN_AD32 34 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AD32; Fanout = 34; PIN Node = 'INT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.055 ns) 5.747 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner 2 COMB LCCOMB_X40_Y33_N18 32 " "Info: 2: + IC(4.814 ns) + CELL(0.055 ns) = 5.747 ns; Loc. = LCCOMB_X40_Y33_N18; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner } "NODE_NAME" } } { "PC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf" { { 232 232 296 280 "combiner" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.783 ns) 7.375 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst 3 REG LCFF_X43_Y35_N21 516 " "Info: 3: + IC(0.845 ns) + CELL(0.783 ns) = 7.375 ns; Loc. = LCFF_X43_Y35_N21; Fanout = 516; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 23.27 % ) " "Info: Total cell delay = 1.716 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.659 ns ( 76.73 % ) " "Info: Total interconnect delay = 5.659 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 4.814ns 0.845ns } { 0.000ns 0.878ns 0.055ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.406 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7651 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7651; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.649 ns) 3.406 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst 3 REG LCFF_X43_Y35_N21 516 " "Info: 3: + IC(1.503 ns) + CELL(0.649 ns) = 3.406 ns; Loc. = LCFF_X43_Y35_N21; Fanout = 516; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.30 % ) " "Info: Total cell delay = 1.543 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 54.70 % ) " "Info: Total interconnect delay = 1.863 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 0.360ns 1.503ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 4.814ns 0.845ns } { 0.000ns 0.878ns 0.055ns 0.783ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst {} } { 0.000ns 0.000ns 0.360ns 1.503ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TESTNEXTIADDR\[31\] PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 19.772 ns register " "Info: tco from clock \"CLK\" to destination pin \"TESTNEXTIADDR\[31\]\" through register \"PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10\" is 19.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.418 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7651 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7651; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.649 ns) 3.418 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 3 REG LCFF_X44_Y32_N19 55 " "Info: 3: + IC(1.515 ns) + CELL(0.649 ns) = 3.418 ns; Loc. = LCFF_X44_Y32_N19; Fanout = 55; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.14 % ) " "Info: Total cell delay = 1.543 ns ( 45.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 54.86 % ) " "Info: Total interconnect delay = 1.875 ns ( 54.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.418 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} } { 0.000ns 0.000ns 0.360ns 1.515ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.255 ns + Longest register pin " "Info: + Longest register to pin delay is 16.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 1 REG LCFF_X44_Y32_N19 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y32_N19; Fanout = 55; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.384 ns) 1.373 ns PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst2\|mux2x1bit:inst\|inst3~0 2 COMB LCCOMB_X49_Y29_N26 6 " "Info: 2: + IC(0.989 ns) + CELL(0.384 ns) = 1.373 ns; Loc. = LCCOMB_X49_Y29_N26; Fanout = 6; COMB Node = 'PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst2\|mux2x1bit:inst\|inst3~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst|inst3~0 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.239 ns) 2.456 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[40\]~370 3 COMB LCCOMB_X44_Y31_N2 3 " "Info: 3: + IC(0.844 ns) + CELL(0.239 ns) = 2.456 ns; Loc. = LCCOMB_X44_Y31_N2; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[40\]~370'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[40]~370 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.055 ns) 3.490 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[74\]~371 4 COMB LCCOMB_X44_Y37_N22 3 " "Info: 4: + IC(0.979 ns) + CELL(0.055 ns) = 3.490 ns; Loc. = LCCOMB_X44_Y37_N22; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[74\]~371'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[40]~370 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~371 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.055 ns) 4.529 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[102\]~378 5 COMB LCCOMB_X43_Y29_N18 3 " "Info: 5: + IC(0.984 ns) + CELL(0.055 ns) = 4.529 ns; Loc. = LCCOMB_X43_Y29_N18; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[102\]~378'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~371 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[102]~378 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.055 ns) 5.231 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[22\]~321DUPLICATE 6 COMB LCCOMB_X42_Y31_N14 1 " "Info: 6: + IC(0.647 ns) + CELL(0.055 ns) = 5.231 ns; Loc. = LCCOMB_X42_Y31_N14; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[22\]~321DUPLICATE'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[102]~378 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~321DUPLICATE } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.055 ns) 5.500 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[22\]~322 7 COMB LCCOMB_X42_Y31_N18 3 " "Info: 7: + IC(0.214 ns) + CELL(0.055 ns) = 5.500 ns; Loc. = LCCOMB_X42_Y31_N18; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[22\]~322'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~321DUPLICATE PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~322 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.285 ns) 6.851 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[22\]~314 8 COMB LCCOMB_X49_Y34_N8 1 " "Info: 8: + IC(1.066 ns) + CELL(0.285 ns) = 6.851 ns; Loc. = LCCOMB_X49_Y34_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[22\]~314'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~322 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~314 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.236 ns) 7.307 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[22\]~315 9 COMB LCCOMB_X49_Y34_N28 1 " "Info: 9: + IC(0.220 ns) + CELL(0.236 ns) = 7.307 ns; Loc. = LCCOMB_X49_Y34_N28; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[22\]~315'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~314 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~315 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.055 ns) 8.158 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[22\] 10 COMB LCCOMB_X44_Y33_N6 2 " "Info: 10: + IC(0.796 ns) + CELL(0.055 ns) = 8.158 ns; Loc. = LCCOMB_X44_Y33_N6; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[22\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~315 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.161 ns) 8.536 ns PipelineUniProcessor:IntelInside\|IsZero~1 11 COMB LCCOMB_X44_Y33_N8 1 " "Info: 11: + IC(0.217 ns) + CELL(0.161 ns) = 8.536 ns; Loc. = LCCOMB_X44_Y33_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22] PipelineUniProcessor:IntelInside|IsZero~1 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.055 ns) 9.172 ns PipelineUniProcessor:IntelInside\|IsZero~19 12 COMB LCCOMB_X44_Y35_N22 2 " "Info: 12: + IC(0.581 ns) + CELL(0.055 ns) = 9.172 ns; Loc. = LCCOMB_X44_Y35_N22; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~19'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { PipelineUniProcessor:IntelInside|IsZero~1 PipelineUniProcessor:IntelInside|IsZero~19 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.285 ns) 9.700 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0DUPLICATE 13 COMB LCCOMB_X44_Y35_N26 16 " "Info: 13: + IC(0.243 ns) + CELL(0.285 ns) = 9.700 ns; Loc. = LCCOMB_X44_Y35_N26; Fanout = 16; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0DUPLICATE'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { PipelineUniProcessor:IntelInside|IsZero~19 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0DUPLICATE } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.055 ns) 10.381 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst6\|inst3 14 COMB LCCOMB_X44_Y36_N24 3 " "Info: 14: + IC(0.626 ns) + CELL(0.055 ns) = 10.381 ns; Loc. = LCCOMB_X44_Y36_N24; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst6\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0DUPLICATE PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(2.063 ns) 16.255 ns TESTNEXTIADDR\[31\] 15 PIN PIN_AG16 0 " "Info: 15: + IC(3.811 ns) + CELL(2.063 ns) = 16.255 ns; Loc. = PIN_AG16; Fanout = 0; PIN Node = 'TESTNEXTIADDR\[31\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 TESTNEXTIADDR[31] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 840 424 "TESTNEXTIADDR\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.038 ns ( 24.84 % ) " "Info: Total cell delay = 4.038 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.217 ns ( 75.16 % ) " "Info: Total interconnect delay = 12.217 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.255 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[40]~370 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~371 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[102]~378 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~321DUPLICATE PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~322 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~314 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~315 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22] PipelineUniProcessor:IntelInside|IsZero~1 PipelineUniProcessor:IntelInside|IsZero~19 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0DUPLICATE PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 TESTNEXTIADDR[31] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.255 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst|inst3~0 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[40]~370 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~371 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[102]~378 {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~321DUPLICATE {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~322 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~314 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~315 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22] {} PipelineUniProcessor:IntelInside|IsZero~1 {} PipelineUniProcessor:IntelInside|IsZero~19 {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0DUPLICATE {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 {} TESTNEXTIADDR[31] {} } { 0.000ns 0.989ns 0.844ns 0.979ns 0.984ns 0.647ns 0.214ns 1.066ns 0.220ns 0.796ns 0.217ns 0.581ns 0.243ns 0.626ns 3.811ns } { 0.000ns 0.384ns 0.239ns 0.055ns 0.055ns 0.055ns 0.055ns 0.285ns 0.236ns 0.055ns 0.161ns 0.055ns 0.285ns 0.055ns 2.063ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.418 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} } { 0.000ns 0.000ns 0.360ns 1.515ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.255 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[40]~370 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~371 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[102]~378 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~321DUPLICATE PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~322 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~314 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~315 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22] PipelineUniProcessor:IntelInside|IsZero~1 PipelineUniProcessor:IntelInside|IsZero~19 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0DUPLICATE PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 TESTNEXTIADDR[31] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.255 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 {} PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst|inst3~0 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[40]~370 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[74]~371 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[102]~378 {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~321DUPLICATE {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[22]~322 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~314 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22]~315 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[22] {} PipelineUniProcessor:IntelInside|IsZero~1 {} PipelineUniProcessor:IntelInside|IsZero~19 {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0DUPLICATE {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 {} TESTNEXTIADDR[31] {} } { 0.000ns 0.989ns 0.844ns 0.979ns 0.984ns 0.647ns 0.214ns 1.066ns 0.220ns 0.796ns 0.217ns 0.581ns 0.243ns 0.626ns 3.811ns } { 0.000ns 0.384ns 0.239ns 0.055ns 0.055ns 0.055ns 0.055ns 0.285ns 0.236ns 0.055ns 0.161ns 0.055ns 0.285ns 0.055ns 2.063ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INT TESTNEXTIADDR\[31\] 12.272 ns Longest " "Info: Longest tpd from source pin \"INT\" to destination pin \"TESTNEXTIADDR\[31\]\" is 12.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns INT 1 PIN PIN_AD32 34 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AD32; Fanout = 34; PIN Node = 'INT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.374 ns) 6.398 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst6\|inst3 2 COMB LCCOMB_X44_Y36_N24 3 " "Info: 2: + IC(5.146 ns) + CELL(0.374 ns) = 6.398 ns; Loc. = LCCOMB_X44_Y36_N24; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst6\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.520 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(2.063 ns) 12.272 ns TESTNEXTIADDR\[31\] 3 PIN PIN_AG16 0 " "Info: 3: + IC(3.811 ns) + CELL(2.063 ns) = 12.272 ns; Loc. = PIN_AG16; Fanout = 0; PIN Node = 'TESTNEXTIADDR\[31\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 TESTNEXTIADDR[31] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 840 424 "TESTNEXTIADDR\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 27.01 % ) " "Info: Total cell delay = 3.315 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.957 ns ( 72.99 % ) " "Info: Total interconnect delay = 8.957 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.272 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 TESTNEXTIADDR[31] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.272 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 {} TESTNEXTIADDR[31] {} } { 0.000ns 0.000ns 5.146ns 3.811ns } { 0.000ns 0.878ns 0.374ns 2.063ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part4\|inst4 INT CLK -2.398 ns register " "Info: th for register \"PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part4\|inst4\" (data pin = \"INT\", clock pin = \"CLK\") is -2.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.416 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7651 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7651; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.649 ns) 3.416 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part4\|inst4 3 REG LCFF_X43_Y32_N17 3 " "Info: 3: + IC(1.513 ns) + CELL(0.649 ns) = 3.416 ns; Loc. = LCFF_X43_Y32_N17; Fanout = 3; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part4\|inst4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 45.17 % ) " "Info: Total cell delay = 1.543 ns ( 45.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 54.83 % ) " "Info: Total interconnect delay = 1.873 ns ( 54.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.971 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns INT 1 PIN PIN_AD32 34 " "Info: 1: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = PIN_AD32; Fanout = 34; PIN Node = 'INT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.770 ns) + CELL(0.161 ns) 5.809 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst3\|mux2x1bit:inst6\|inst3 2 COMB LCCOMB_X43_Y32_N16 3 " "Info: 2: + IC(4.770 ns) + CELL(0.161 ns) = 5.809 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst3\|mux2x1bit:inst6\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 5.971 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part4\|inst4 3 REG LCFF_X43_Y32_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.162 ns) = 5.971 ns; Loc. = LCFF_X43_Y32_N17; Fanout = 3; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part4\|inst4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 20.11 % ) " "Info: Total cell delay = 1.201 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.770 ns ( 79.89 % ) " "Info: Total interconnect delay = 4.770 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.971 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6|inst3 {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 {} } { 0.000ns 0.000ns 4.770ns 0.000ns } { 0.000ns 0.878ns 0.161ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.971 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6|inst3 {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4|inst4 {} } { 0.000ns 0.000ns 4.770ns 0.000ns } { 0.000ns 0.878ns 0.161ns 0.162ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:37:13 2009 " "Info: Processing ended: Tue Dec 01 22:37:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
