<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bram1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Bram1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Bram1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Bram1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Bram1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bram2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Bram2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Bram2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Bram2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Bram2.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Example.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Example.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Example.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Example.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Example.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Example.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Example.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Example.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Example_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Example_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ram_out_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Ram_out_1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ram_out_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ram_out_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ram_out_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ram_out_2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Ram_out_2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ram_out_2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ram_out_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ram_out_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_module.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Top_module.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_module.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Top_module.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Top_module.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_substractor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="abs_substractor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="abs_substractor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_substractor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_subtractor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="abs_subtractor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="abs_subtractor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="abs_subtractor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="abs_subtractor.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="abs_subtractor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abs_subtractor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addrgen_1_a.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="addrgen_1_a.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="addrgen_1_a.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="addrgen_1_a.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="addrgen_1_a.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addrgen_1_b.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="addrgen_1_b.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="addrgen_1_b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="addrgen_1_b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="addrgen_1_b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addrgen_2_a.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="addrgen_2_a.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="addrgen_2_a.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="addrgen_2_a.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="addrgen_2_a.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1430283051" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1430283051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430423986" xil_pn:in_ck="-4296845240455310774" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1430423986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="abs_substractor_tb.v"/>
      <outfile xil_pn:name="abs_subtractor.v"/>
      <outfile xil_pn:name="src/Bram1.vhd"/>
      <outfile xil_pn:name="src/Bram2.vhd"/>
      <outfile xil_pn:name="src/Example.vhd"/>
      <outfile xil_pn:name="src/Ram_out_1.vhd"/>
      <outfile xil_pn:name="src/Ram_out_2.vhd"/>
      <outfile xil_pn:name="src/Top_module.vhd"/>
      <outfile xil_pn:name="src/addrgen_1_a.vhd"/>
      <outfile xil_pn:name="src/addrgen_1_b.v"/>
      <outfile xil_pn:name="src/addrgen_2_a.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1430423144" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="198701985850840541" xil_pn:start_ts="1430423144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430423144" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6710290968528684955" xil_pn:start_ts="1430423144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430283056" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-679933069388609432" xil_pn:start_ts="1430283056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430423986" xil_pn:in_ck="-4296845240455310774" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1430423986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="abs_substractor_tb.v"/>
      <outfile xil_pn:name="abs_subtractor.v"/>
      <outfile xil_pn:name="src/Bram1.vhd"/>
      <outfile xil_pn:name="src/Bram2.vhd"/>
      <outfile xil_pn:name="src/Example.vhd"/>
      <outfile xil_pn:name="src/Ram_out_1.vhd"/>
      <outfile xil_pn:name="src/Ram_out_2.vhd"/>
      <outfile xil_pn:name="src/Top_module.vhd"/>
      <outfile xil_pn:name="src/addrgen_1_a.vhd"/>
      <outfile xil_pn:name="src/addrgen_1_b.v"/>
      <outfile xil_pn:name="src/addrgen_2_a.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1430423988" xil_pn:in_ck="-4296845240455310774" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="600249960617934201" xil_pn:start_ts="1430423986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="abs_substractor_tb_beh.prj"/>
      <outfile xil_pn:name="abs_substractor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1430423988" xil_pn:in_ck="7810749390180438210" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5217602801279677948" xil_pn:start_ts="1430423988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="abs_substractor_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7469357178364505591" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-679933069388609432" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="246693084657538041" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269803" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8111810143933695630" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430269819" xil_pn:in_ck="-7959128224780543170" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7161264270222612681" xil_pn:start_ts="1430269803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Example.lso"/>
      <outfile xil_pn:name="Example.ngc"/>
      <outfile xil_pn:name="Example.ngr"/>
      <outfile xil_pn:name="Example.prj"/>
      <outfile xil_pn:name="Example.stx"/>
      <outfile xil_pn:name="Example.syr"/>
      <outfile xil_pn:name="Example.xst"/>
      <outfile xil_pn:name="Example_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
