C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/Lab4_Example_2025_4_2/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LA
                    -RGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/SimplicityStudio
                    -/v5_workspace/Lab4_Example_2025_4_2/inc;/home/onachman/SimplicityStudio/v5_workspace/Lab4_Example_2025_4_2/inc/config;/h
                    -ome/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc;/
                    -home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/
                    -graphics;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memor
                    -y_lcd/inc/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/bsp;/home/
                    -onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/EFM8UB2_SLSTK2001A/config;/home/onachman
                    -/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStu
                    -dio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/inc;/home/onachman/SimplicityStudio5/SimplicityStudi
                    -o_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_joystick;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/
                    -developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_rgb_led;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/develo
                    -per/sdks/8051/v4.3.1//Device/EFM8UB2/peripheral_driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(6
                    -5) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        PCA_0_enter_DefaultMode_from_RESET ();
  29   1        PCACH_0_enter_DefaultMode_from_RESET ();
  30   1        PCACH_1_enter_DefaultMode_from_RESET ();
  31   1        PCACH_2_enter_DefaultMode_from_RESET ();
  32   1        PORTS_0_enter_DefaultMode_from_RESET ();
  33   1        PORTS_1_enter_DefaultMode_from_RESET ();
  34   1        PORTS_2_enter_DefaultMode_from_RESET ();
  35   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  36   1        HFOSC_0_enter_DefaultMode_from_RESET ();
  37   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  38   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  39   1        TIMER16_3_enter_DefaultMode_from_RESET ();
  40   1        SPI_0_enter_DefaultMode_from_RESET ();
  41   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  42   1        // Restore the SFRPAGE
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 2   

  43   1        SFRPAGE = SFRPAGE_save;
  44   1        // [Config Calls]$
  45   1      
  46   1      }
  47          
  48          //================================================================================
  49          // PCA_0_enter_DefaultMode_from_RESET
  50          //================================================================================
  51          extern void
  52          PCA_0_enter_DefaultMode_from_RESET (void)
  53          {
  54   1        // $[PCA0MD - PCA Mode]
  55   1        /***********************************************************************
  56   1         - Disable Watchdog Timer
  57   1         - System clock divided by 12
  58   1         - PCA continues to function normally while the system controller is in
  59   1         Idle Mode
  60   1         - Disable the CF interrupt
  61   1         - Disable Watchdog Timer
  62   1         - Watchdog Timer Enable unlocked
  63   1         ***********************************************************************/
  64   1        SFRPAGE = 0x00;
  65   1        PCA0MD &= ~PCA0MD_WDTE__BMASK;
  66   1        PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  67   1            | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  68   1            | PCA0MD_WDLCK__UNLOCKED;
  69   1        // [PCA0MD - PCA Mode]$
  70   1      
  71   1        // $[PCA0H - PCA Counter/Timer High Byte]
  72   1        // [PCA0H - PCA Counter/Timer High Byte]$
  73   1      
  74   1        // $[PCA0L - PCA Counter/Timer Low Byte]
  75   1        // [PCA0L - PCA Counter/Timer Low Byte]$
  76   1      
  77   1        // $[PCA0CN0 - PCA Control 0]
  78   1        /***********************************************************************
  79   1         - Start the PCA Counter/Timer running
  80   1         ***********************************************************************/
  81   1        PCA0CN0 |= PCA0CN0_CR__RUN;
  82   1        // [PCA0CN0 - PCA Control 0]$
  83   1      
  84   1      }
  85          
  86          //================================================================================
  87          // PCACH_0_enter_DefaultMode_from_RESET
  88          //================================================================================
  89          extern void
  90          PCACH_0_enter_DefaultMode_from_RESET (void)
  91          {
  92   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
  93   1        PCA0CN0 |= PCA0CN0_CR_save;
  94   1      
  95   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  96   1        /***********************************************************************
  97   1         - Disable negative edge capture
  98   1         - Disable CCF0 interrupts
  99   1         - Disable match function
 100   1         - 8-bit PWM selected
 101   1         - Disable positive edge capture
 102   1         - Enable comparator function
 103   1         - Enable PWM function
 104   1         - Disable toggle function
 105   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 3   

 106   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 107   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT | PCA0CPM0_CAPP__DISABLED
 108   1            | PCA0CPM0_ECOM__ENABLED | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 109   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 110   1      
 111   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 112   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 113   1      
 114   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 115   1        PCA0CPH0 = 0x00;
 116   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 117   1      
 118   1        // $[PCA0 Start/Run restore]
 119   1        // [PCA0 Start/Run restore]$
 120   1      
 121   1      }
 122          
 123          //================================================================================
 124          // PCACH_1_enter_DefaultMode_from_RESET
 125          //================================================================================
 126          extern void
 127          PCACH_1_enter_DefaultMode_from_RESET (void)
 128          {
 129   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 130   1        PCA0CN0 |= PCA0CN0_CR_save;
 131   1      
 132   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 133   1        /***********************************************************************
 134   1         - Disable negative edge capture
 135   1         - Disable CCF1 interrupts
 136   1         - Disable match function
 137   1         - 8-bit PWM selected
 138   1         - Disable positive edge capture
 139   1         - Enable comparator function
 140   1         - Enable PWM function
 141   1         - Disable toggle function
 142   1         ***********************************************************************/
 143   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 144   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 145   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 146   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 147   1      
 148   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 149   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 150   1      
 151   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 152   1        PCA0CPH1 = 0x00;
 153   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 154   1      
 155   1        // $[PCA0 Start/Run restore]
 156   1        // [PCA0 Start/Run restore]$
 157   1      
 158   1      }
 159          
 160          //================================================================================
 161          // PCACH_2_enter_DefaultMode_from_RESET
 162          //================================================================================
 163          extern void
 164          PCACH_2_enter_DefaultMode_from_RESET (void)
 165          {
 166   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 167   1        PCA0CN0 |= PCA0CN0_CR_save;
 168   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 4   

 169   1        // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
 170   1        /***********************************************************************
 171   1         - Disable negative edge capture
 172   1         - Disable CCF2 interrupts
 173   1         - Disable match function
 174   1         - 8-bit PWM selected
 175   1         - Disable positive edge capture
 176   1         - Enable comparator function
 177   1         - Enable PWM function
 178   1         - Disable toggle function
 179   1         ***********************************************************************/
 180   1        PCA0CPM2 = PCA0CPM2_CAPN__DISABLED | PCA0CPM2_ECCF__DISABLED
 181   1            | PCA0CPM2_MAT__DISABLED | PCA0CPM2_PWM16__8_BIT | PCA0CPM2_CAPP__DISABLED
 182   1            | PCA0CPM2_ECOM__ENABLED | PCA0CPM2_PWM__ENABLED | PCA0CPM2_TOG__DISABLED;
 183   1        // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$
 184   1      
 185   1        // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
 186   1        // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$
 187   1      
 188   1        // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
 189   1        PCA0CPH2 = 0x00;
 190   1        // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$
 191   1      
 192   1        // $[PCA0 Start/Run restore]
 193   1        // [PCA0 Start/Run restore]$
 194   1      
 195   1      }
 196          
 197          //================================================================================
 198          // PORTS_0_enter_DefaultMode_from_RESET
 199          //================================================================================
 200          extern void
 201          PORTS_0_enter_DefaultMode_from_RESET (void)
 202          {
 203   1        // $[P0 - Port 0 Pin Latch]
 204   1        // [P0 - Port 0 Pin Latch]$
 205   1      
 206   1        // $[P0MDOUT - Port 0 Output Mode]
 207   1        /***********************************************************************
 208   1         - P0.0 output is open-drain
 209   1         - P0.1 output is push-pull
 210   1         - P0.2 output is open-drain
 211   1         - P0.3 output is open-drain
 212   1         - P0.4 output is open-drain
 213   1         - P0.5 output is open-drain
 214   1         - P0.6 output is push-pull
 215   1         - P0.7 output is open-drain
 216   1         ***********************************************************************/
 217   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
 218   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__OPEN_DRAIN
 219   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__PUSH_PULL | P0MDOUT_B7__OPEN_DRAIN;
 220   1        // [P0MDOUT - Port 0 Output Mode]$
 221   1      
 222   1        // $[P0MDIN - Port 0 Input Mode]
 223   1        // [P0MDIN - Port 0 Input Mode]$
 224   1      
 225   1        // $[P0SKIP - Port 0 Skip]
 226   1        /***********************************************************************
 227   1         - P0.0 pin is skipped by the crossbar
 228   1         - P0.1 pin is skipped by the crossbar
 229   1         - P0.2 pin is skipped by the crossbar
 230   1         - P0.3 pin is skipped by the crossbar
 231   1         - P0.4 pin is skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 5   

 232   1         - P0.5 pin is skipped by the crossbar
 233   1         - P0.6 pin is not skipped by the crossbar
 234   1         - P0.7 pin is not skipped by the crossbar
 235   1         ***********************************************************************/
 236   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 237   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 238   1            | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 239   1        // [P0SKIP - Port 0 Skip]$
 240   1      
 241   1      }
 242          
 243          //================================================================================
 244          // PORTS_1_enter_DefaultMode_from_RESET
 245          //================================================================================
 246          extern void
 247          PORTS_1_enter_DefaultMode_from_RESET (void)
 248          {
 249   1        // $[P1 - Port 1 Pin Latch]
 250   1        // [P1 - Port 1 Pin Latch]$
 251   1      
 252   1        // $[P1MDOUT - Port 1 Output Mode]
 253   1        /***********************************************************************
 254   1         - P1.0 output is push-pull
 255   1         - P1.1 output is open-drain
 256   1         - P1.2 output is open-drain
 257   1         - P1.3 output is open-drain
 258   1         - P1.4 output is push-pull
 259   1         - P1.5 output is open-drain
 260   1         - P1.6 output is open-drain
 261   1         - P1.7 output is open-drain
 262   1         ***********************************************************************/
 263   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 264   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 265   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 266   1            | P1MDOUT_B7__OPEN_DRAIN;
 267   1        // [P1MDOUT - Port 1 Output Mode]$
 268   1      
 269   1        // $[P1MDIN - Port 1 Input Mode]
 270   1        /***********************************************************************
 271   1         - P1.0 pin is configured for digital mode
 272   1         - P1.1 pin is configured for digital mode
 273   1         - P1.2 pin is configured for digital mode
 274   1         - P1.3 pin is configured for digital mode
 275   1         - P1.4 pin is configured for digital mode
 276   1         - P1.5 pin is configured for analog mode
 277   1         - P1.6 pin is configured for digital mode
 278   1         - P1.7 pin is configured for digital mode
 279   1         ***********************************************************************/
 280   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 281   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
 282   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 283   1        // [P1MDIN - Port 1 Input Mode]$
 284   1      
 285   1        // $[P1SKIP - Port 1 Skip]
 286   1        /***********************************************************************
 287   1         - P1.0 pin is not skipped by the crossbar
 288   1         - P1.1 pin is skipped by the crossbar
 289   1         - P1.2 pin is skipped by the crossbar
 290   1         - P1.3 pin is skipped by the crossbar
 291   1         - P1.4 pin is skipped by the crossbar
 292   1         - P1.5 pin is skipped by the crossbar
 293   1         - P1.6 pin is not skipped by the crossbar
 294   1         - P1.7 pin is not skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 6   

 295   1         ***********************************************************************/
 296   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 297   1            | P1SKIP_B3__SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 298   1            | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 299   1        // [P1SKIP - Port 1 Skip]$
 300   1      
 301   1      }
 302          
 303          //================================================================================
 304          // PORTS_2_enter_DefaultMode_from_RESET
 305          //================================================================================
 306          extern void
 307          PORTS_2_enter_DefaultMode_from_RESET (void)
 308          {
 309   1        // $[P2 - Port 2 Pin Latch]
 310   1        // [P2 - Port 2 Pin Latch]$
 311   1      
 312   1        // $[P2MDOUT - Port 2 Output Mode]
 313   1        // [P2MDOUT - Port 2 Output Mode]$
 314   1      
 315   1        // $[P2MDIN - Port 2 Input Mode]
 316   1        /***********************************************************************
 317   1         - P2.0 pin is configured for digital mode
 318   1         - P2.1 pin is configured for digital mode
 319   1         - P2.2 pin is configured for digital mode
 320   1         - P2.3 pin is configured for digital mode
 321   1         - P2.4 pin is configured for digital mode
 322   1         - P2.5 pin is configured for analog mode
 323   1         - P2.6 pin is configured for digital mode
 324   1         - P2.7 pin is configured for digital mode
 325   1         ***********************************************************************/
 326   1        P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
 327   1            | P2MDIN_B3__DIGITAL | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
 328   1            | P2MDIN_B6__DIGITAL | P2MDIN_B7__DIGITAL;
 329   1        // [P2MDIN - Port 2 Input Mode]$
 330   1      
 331   1        // $[P2SKIP - Port 2 Skip]
 332   1        /***********************************************************************
 333   1         - P2.0 pin is not skipped by the crossbar
 334   1         - P2.1 pin is not skipped by the crossbar
 335   1         - P2.2 pin is not skipped by the crossbar
 336   1         - P2.3 pin is not skipped by the crossbar
 337   1         - P2.4 pin is not skipped by the crossbar
 338   1         - P2.5 pin is skipped by the crossbar
 339   1         - P2.6 pin is not skipped by the crossbar
 340   1         - P2.7 pin is not skipped by the crossbar
 341   1         ***********************************************************************/
 342   1        P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
 343   1            | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__NOT_SKIPPED | P2SKIP_B4__NOT_SKIPPED
 344   1            | P2SKIP_B5__SKIPPED | P2SKIP_B6__NOT_SKIPPED | P2SKIP_B7__NOT_SKIPPED;
 345   1        // [P2SKIP - Port 2 Skip]$
 346   1      
 347   1      }
 348          
 349          //================================================================================
 350          // PBCFG_0_enter_DefaultMode_from_RESET
 351          //================================================================================
 352          extern void
 353          PBCFG_0_enter_DefaultMode_from_RESET (void)
 354          {
 355   1        // $[XBR1 - Port I/O Crossbar 1]
 356   1        /***********************************************************************
 357   1         - Weak Pullups enabled 
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 7   

 358   1         - Crossbar enabled
 359   1         - CEX0 routed to Port pin
 360   1         - ECI unavailable at Port pin
 361   1         - T0 unavailable at Port pin
 362   1         - T1 unavailable at Port pin
 363   1         ***********************************************************************/
 364   1        XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 365   1            | XBR1_PCA0ME__CEX0 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 366   1            | XBR1_T1E__DISABLED;
 367   1        // [XBR1 - Port I/O Crossbar 1]$
 368   1      
 369   1        // $[XBR0 - Port I/O Crossbar 0]
 370   1        /***********************************************************************
 371   1         - UART0 I/O unavailable at Port pin
 372   1         - SPI I/O routed to Port pins
 373   1         - SMBus 0 I/O unavailable at Port pins
 374   1         - CP0 unavailable at Port pin
 375   1         - Asynchronous CP0 unavailable at Port pin
 376   1         - CP1 unavailable at Port pin
 377   1         - Asynchronous CP1 unavailable at Port pin
 378   1         - SYSCLK unavailable at Port pin
 379   1         ***********************************************************************/
 380   1        XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
 381   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 382   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 383   1        // [XBR0 - Port I/O Crossbar 0]$
 384   1      
 385   1        // $[XBR2 - Port I/O Crossbar 2]
 386   1        // [XBR2 - Port I/O Crossbar 2]$
 387   1      
 388   1      }
 389          
 390          //================================================================================
 391          // HFOSC_0_enter_DefaultMode_from_RESET
 392          //================================================================================
 393          extern void
 394          HFOSC_0_enter_DefaultMode_from_RESET (void)
 395          {
 396   1        // $[HFO0CN - High Frequency Oscillator Control]
 397   1        /***********************************************************************
 398   1         - SYSCLK can be derived from Internal H-F Oscillator divided by 2 
 399   1         ***********************************************************************/
 400   1        HFO0CN &= ~HFO0CN_IFCN__FMASK;
 401   1        HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_2;
 402   1        // [HFO0CN - High Frequency Oscillator Control]$
 403   1      
 404   1      }
 405          
 406          //================================================================================
 407          // CLOCK_0_enter_DefaultMode_from_RESET
 408          //================================================================================
 409          extern void
 410          CLOCK_0_enter_DefaultMode_from_RESET (void)
 411          {
 412   1        // $[CLKSEL - Clock Select]
 413   1        /***********************************************************************
 414   1         - Clock 
 415   1         - USB clock 
 416   1         - Enabling the Crossbar SYSCLK signal outputs SYSCLK
 417   1         ***********************************************************************/
 418   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_USBCLK__HFOSC | CLKSEL_OUTCLK__SYSCLK;
 419   1        // [CLKSEL - Clock Select]$
 420   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 8   

 421   1      }
 422          /*
 423           //================================================================================
 424           // TIMER01_0_enter_DefaultMode_from_RESET
 425           //================================================================================
 426           extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 427           // $[Timer Initialization]
 428           //Save Timer Configuration
 429           uint8_t TCON_save;
 430           TCON_save = TCON;
 431           //Stop Timers
 432           TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 433          
 434           // [Timer Initialization]$
 435          
 436           // $[TH0 - Timer 0 High Byte]
 437           // [TH0 - Timer 0 High Byte]$
 438          
 439           // $[TL0 - Timer 0 Low Byte]
 440           /***********************************************************************
 441           - Timer 0 Low Byte = 0x06
 442           ***********************************************************************/
 443          /*
 444           TL0 = (0x06 << TL0_TL0__SHIFT);
 445           // [TL0 - Timer 0 Low Byte]$
 446          
 447           // $[TH1 - Timer 1 High Byte]
 448           // [TH1 - Timer 1 High Byte]$
 449          
 450           // $[TL1 - Timer 1 Low Byte]
 451           // [TL1 - Timer 1 Low Byte]$
 452          
 453           // $[Timer Restoration]
 454           //Restore Timer Configuration
 455           TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 456          
 457           // [Timer Restoration]$
 458          
 459           }
 460           */
 461          //================================================================================
 462          // TIMER16_3_enter_DefaultMode_from_RESET
 463          //================================================================================
 464          extern void
 465          TIMER16_3_enter_DefaultMode_from_RESET (void)
 466          {
 467   1        // $[Timer Initialization]
 468   1        // Save Timer Configuration
 469   1        uint8_t TMR3CN0_TR3_save;
 470   1        TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 471   1        // Stop Timer
 472   1        TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 473   1        // [Timer Initialization]$
 474   1      
 475   1        // $[TMR3CN0 - Timer 3 Control]
 476   1        // [TMR3CN0 - Timer 3 Control]$
 477   1      
 478   1        // $[TMR3H - Timer 3 High Byte]
 479   1        /***********************************************************************
 480   1         - Timer 3 High Byte = 0xF8
 481   1         ***********************************************************************/
 482   1        TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 483   1        // [TMR3H - Timer 3 High Byte]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 9   

 484   1      
 485   1        // $[TMR3L - Timer 3 Low Byte]
 486   1        /***********************************************************************
 487   1         - Timer 3 Low Byte = 0x30
 488   1         ***********************************************************************/
 489   1        TMR3L = (0x30 << TMR3L_TMR3L__SHIFT);
 490   1        // [TMR3L - Timer 3 Low Byte]$
 491   1      
 492   1        // $[TMR3RLH - Timer 3 Reload High Byte]
 493   1        /***********************************************************************
 494   1         - Timer 3 Reload High Byte = 0xF0
 495   1         ***********************************************************************/
 496   1        TMR3RLH = (0xF0 << TMR3RLH_TMR3RLH__SHIFT);
 497   1        // [TMR3RLH - Timer 3 Reload High Byte]$
 498   1      
 499   1        // $[TMR3RLL - Timer 3 Reload Low Byte]
 500   1        /***********************************************************************
 501   1         - Timer 3 Reload Low Byte = 0x60
 502   1         ***********************************************************************/
 503   1        TMR3RLL = (0x60 << TMR3RLL_TMR3RLL__SHIFT);
 504   1        // [TMR3RLL - Timer 3 Reload Low Byte]$
 505   1      
 506   1        // $[TMR3CN0]
 507   1        /***********************************************************************
 508   1         - Start Timer 3 running
 509   1         ***********************************************************************/
 510   1        TMR3CN0 |= TMR3CN0_TR3__RUN;
 511   1        // [TMR3CN0]$
 512   1      
 513   1        // $[Timer Restoration]
 514   1        // Restore Timer Configuration
 515   1        TMR3CN0 |= TMR3CN0_TR3_save;
 516   1        // [Timer Restoration]$
 517   1      
 518   1      }
 519          
 520          //================================================================================
 521          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 522          //================================================================================
 523          extern void
 524          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 525          {
 526   1        // $[CKCON0 - Clock Control 0]
 527   1        /***********************************************************************
 528   1         - System clock divided by 48
 529   1         - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 530   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 531   1         - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 532   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 533   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 534   1         - Timer 1 uses the clock defined by the prescale field, SCA
 535   1         ***********************************************************************/
 536   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_48 | CKCON0_T0M__PRESCALE
 537   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 538   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 539   1            | CKCON0_T1M__PRESCALE;
 540   1        // [CKCON0 - Clock Control 0]$
 541   1      
 542   1        // $[CKCON1 - Clock Control 1]
 543   1        // [CKCON1 - Clock Control 1]$
 544   1      
 545   1        // $[TMOD - Timer 0/1 Mode]
 546   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 10  

 547   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 548   1         - Mode 0, 13-bit Counter/Timer
 549   1         - Timer Mode
 550   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 551   1         - Timer Mode
 552   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 553   1         ***********************************************************************/
 554   1        TMOD = TMOD_T0M__MODE2 | TMOD_T1M__MODE0 | TMOD_CT0__TIMER
 555   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 556   1        // [TMOD - Timer 0/1 Mode]$
 557   1      
 558   1        // $[TCON - Timer 0/1 Control]
 559   1        /***********************************************************************
 560   1         - Start Timer 0 running
 561   1         ***********************************************************************/
 562   1        TCON |= TCON_TR0__RUN;
 563   1        // [TCON - Timer 0/1 Control]$
 564   1      
 565   1      }
 566          
 567          //================================================================================
 568          // SPI_0_enter_DefaultMode_from_RESET
 569          //================================================================================
 570          extern void
 571          SPI_0_enter_DefaultMode_from_RESET (void)
 572          {
 573   1        // $[SPI0CKR - SPI0 Clock Rate]
 574   1        /***********************************************************************
 575   1         - SPI0 Clock Rate = 0x17
 576   1         ***********************************************************************/
 577   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 578   1        // [SPI0CKR - SPI0 Clock Rate]$
 579   1      
 580   1        // $[SPI0CFG - SPI0 Configuration]
 581   1        /***********************************************************************
 582   1         - Enable master mode. Operate as a master
 583   1         ***********************************************************************/
 584   1        SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 585   1        // [SPI0CFG - SPI0 Configuration]$
 586   1      
 587   1        // $[SPI0CN0 - SPI0 Control]
 588   1        /***********************************************************************
 589   1         - Enable the SPI module
 590   1         - 3-Wire Slave or 3-Wire Master Mode
 591   1         ***********************************************************************/
 592   1        SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 593   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 594   1        // [SPI0CN0 - SPI0 Control]$
 595   1      
 596   1      }
 597          
 598          //================================================================================
 599          // INTERRUPT_0_enter_DefaultMode_from_RESET
 600          //================================================================================
 601          extern void
 602          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 603          {
 604   1        // $[EIE1 - Extended Interrupt Enable 1]
 605   1        /***********************************************************************
 606   1         - Disable ADC0 Conversion Complete interrupt
 607   1         - Disable ADC0 Window Comparison interrupt
 608   1         - Disable CP0 interrupts
 609   1         - Disable CP1 interrupts
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 11  

 610   1         - Disable all PCA0 interrupts
 611   1         - Disable all SMB0 interrupts
 612   1         - Enable interrupt requests generated by the TF3L or TF3H flags
 613   1         - Disable all USB0 interrupts
 614   1         ***********************************************************************/
 615   1        EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 616   1            | EIE1_ECP1__DISABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
 617   1            | EIE1_ET3__ENABLED | EIE1_EUSB0__DISABLED;
 618   1        // [EIE1 - Extended Interrupt Enable 1]$
 619   1      
 620   1        // $[EIP1 - Extended Interrupt Priority 1]
 621   1        // [EIP1 - Extended Interrupt Priority 1]$
 622   1      
 623   1        // $[IE - Interrupt Enable]
 624   1        /***********************************************************************
 625   1         - Disable all interrupt sources
 626   1         - Disable external interrupt 0
 627   1         - Disable external interrupt 1
 628   1         - Enable interrupt requests generated by SPI0
 629   1         - Disable all Timer 0 interrupt
 630   1         - Disable all Timer 1 interrupt
 631   1         - Enable interrupt requests generated by the TF2L or TF2H flags
 632   1         - Disable UART0 interrupt
 633   1         ***********************************************************************/
 634   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 635   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__ENABLED
 636   1            | IE_ES0__DISABLED;
 637   1        // [IE - Interrupt Enable]$
 638   1      
 639   1        // $[IP - Interrupt Priority]
 640   1        // [IP - Interrupt Priority]$
 641   1      
 642   1        // $[EIE2 - Extended Interrupt Enable 2]
 643   1        // [EIE2 - Extended Interrupt Enable 2]$
 644   1      
 645   1        // $[EIP2 - Extended Interrupt Priority 2]
 646   1        // [EIP2 - Extended Interrupt Priority 2]$
 647   1      
 648   1      }
 649          
 650          extern void
 651          CIP51_0_enter_DefaultMode_from_RESET (void)
 652          {
 653   1      
 654   1      }
 655          
 656          extern void
 657          TIMER01_0_enter_DefaultMode_from_RESET (void)
 658          {
 659   1        // $[Timer Initialization]
 660   1        //Save Timer Configuration
 661   1        uint8_t TCON_save;
 662   1        TCON_save = TCON;
 663   1        //Stop Timers
 664   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 665   1      
 666   1        // [Timer Initialization]$
 667   1      
 668   1        // $[TH0 - Timer 0 High Byte]
 669   1        // [TH0 - Timer 0 High Byte]$
 670   1      
 671   1        // $[TL0 - Timer 0 Low Byte]
 672   1        // [TL0 - Timer 0 Low Byte]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:55:06 PAGE 12  

 673   1      
 674   1        // $[TH1 - Timer 1 High Byte]
 675   1        // [TH1 - Timer 1 High Byte]$
 676   1      
 677   1        // $[TL1 - Timer 1 Low Byte]
 678   1        // [TL1 - Timer 1 Low Byte]$
 679   1      
 680   1        // $[Timer Restoration]
 681   1        //Restore Timer Configuration
 682   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 683   1      
 684   1        // [Timer Restoration]$
 685   1      
 686   1      }
 687          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    214    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
