{"Source Block": ["oh/elink/dv/elink_e16_model.v@2899:2909@HdlIdDef", "\n   //##########\n   //# WIRES\n   //##########\n\n   wire    c0_fifo_access_rlc;\n   wire    c3_fifo_access_rlc;\n\n\n   // ################################\n   // # Receiver buffer instantiation\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2900:2910", "   //##########\n   //# WIRES\n   //##########\n\n   wire    c0_fifo_access_rlc;\n   wire    c3_fifo_access_rlc;\n\n\n   // ################################\n   // # Receiver buffer instantiation\n   // ################################\n"]], "Diff Content": {"Delete": [[2904, "   wire    c0_fifo_access_rlc;\n"]], "Add": []}}