

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   20|       -|      -|    -|
|Expression       |        -|    -|       0|    754|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    211|    -|
|Register         |        -|    -|    1708|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    1708|   1173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_15ns_29_1_1_U76  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15ns_29_1_1_U78  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15ns_29_1_1_U81  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U77   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U79   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U83   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_17s_13ns_29_1_1_U82  |mul_17s_13ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_17s_14ns_29_1_1_U80  |mul_17s_14ns_29_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   8|  0|  48|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98   |ama_addmuladd_18s_16s_13ns_29ns_29_4_1  |  i0 + (i1 + i2) * i3|
    |ama_submuladd_16s_16s_12ns_29s_29_4_1_U85    |ama_submuladd_16s_16s_12ns_29s_29_4_1   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_16s_16s_13ns_29s_29_4_1_U86    |ama_submuladd_16s_16s_13ns_29s_29_4_1   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103  |ama_submuladd_18s_16s_14ns_29ns_29_4_1  |  i0 + (i1 - i2) * i3|
    |mac_muladd_16s_14ns_29ns_29_4_1_U93          |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_1_U95          |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_1_U101         |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_1_U88           |mac_muladd_16s_14ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_1_U96           |mac_muladd_16s_14ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U84           |mac_muladd_16s_15s_13ns_29_4_1          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U90           |mac_muladd_16s_15s_13ns_29_4_1          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U99           |mac_muladd_16s_15s_29ns_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U87            |mac_muladd_16s_15s_29s_29_4_1           |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U89            |mac_muladd_16s_15s_29s_29_4_1           |         i0 + i1 * i2|
    |mac_muladd_17s_12ns_13ns_29_4_1_U97          |mac_muladd_17s_12ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_12ns_29s_29_4_1_U91           |mac_muladd_17s_12ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_17s_13ns_13ns_29_4_1_U92          |mac_muladd_17s_13ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_13ns_29s_29_4_1_U102          |mac_muladd_17s_13ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_18s_13ns_13ns_29_4_1_U100         |mac_muladd_18s_13ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_18s_14ns_13ns_29_4_1_U94          |mac_muladd_18s_14ns_13ns_29_4_1         |         i0 * i1 + i2|
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_434_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln26_10_fu_668_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_11_fu_606_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_12_fu_701_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_14_fu_720_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_34_fu_645_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_40_fu_664_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_45_fu_697_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_51_fu_716_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_8_fu_649_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_fu_523_p2     |         +|   0|  0|  36|          29|          29|
    |tmp19_fu_471_p2        |         +|   0|  0|  18|          18|          18|
    |tmp1_fu_403_p2         |         +|   0|  0|  16|          16|          16|
    |tmp235_fu_409_p2       |         +|   0|  0|  16|          16|          16|
    |tmp27_fu_487_p2        |         +|   0|  0|  24|          17|          17|
    |tmp40_fu_630_p2        |         +|   0|  0|  25|          18|          18|
    |tmp5733_fu_422_p2      |         +|   0|  0|  23|          16|          16|
    |tmp_16_fu_440_p2       |         +|   0|  0|  29|          29|          29|
    |tmp_fu_397_p2          |         +|   0|  0|  23|          16|          16|
    |sub_ln26_fu_601_p2     |         -|   0|  0|  36|          29|          29|
    |tmp11_fu_551_p2        |         -|   0|  0|  24|          17|          17|
    |tmp12_fu_559_p2        |         -|   0|  0|  25|          18|          18|
    |tmp17_fu_456_p2        |         -|   0|  0|  24|          17|          17|
    |tmp18_fu_465_p2        |         -|   0|  0|  18|          18|          18|
    |tmp25_fu_477_p2        |         -|   0|  0|  24|          17|          17|
    |tmp28_fu_588_p2        |         -|   0|  0|  29|          29|          29|
    |tmp35_fu_497_p2        |         -|   0|  0|  24|          17|          17|
    |tmp39_fu_622_p2        |         -|   0|  0|  24|          17|          17|
    |tmp7_fu_450_p2         |         -|   0|  0|  24|          17|          17|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 754|         662|         663|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |dst_address0_local       |  25|          5|    6|         30|
    |dst_address1_local       |  25|          5|    6|         30|
    |dst_d0_local             |  25|          5|   16|         80|
    |dst_d1_local             |  25|          5|   16|         80|
    |reg_210                  |   9|          2|   16|         32|
    |reg_215                  |   9|          2|   16|         32|
    |src_address0_local       |  25|          5|    6|         30|
    |src_address1_local       |  25|          5|    6|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 211|         43|   91|        353|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln26_30_reg_1182               |  29|   0|   29|          0|
    |add_ln26_32_reg_1212               |  29|   0|   29|          0|
    |add_ln26_33_reg_1187               |  29|   0|   29|          0|
    |add_ln26_36_reg_1192               |  29|   0|   29|          0|
    |add_ln26_38_reg_1217               |  29|   0|   29|          0|
    |add_ln26_39_reg_1222               |  29|   0|   29|          0|
    |add_ln26_41_reg_1202               |  29|   0|   29|          0|
    |add_ln26_43_reg_1247               |  29|   0|   29|          0|
    |add_ln26_44_reg_1227               |  29|   0|   29|          0|
    |add_ln26_46_reg_1272               |  29|   0|   29|          0|
    |add_ln26_47_reg_1207               |  29|   0|   29|          0|
    |add_ln26_48_reg_1277               |  29|   0|   29|          0|
    |add_ln26_50_reg_1257               |  29|   0|   29|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |empty_reg_1114                     |  16|   0|   16|          0|
    |mul_ln24_16_reg_1038               |  29|   0|   29|          0|
    |mul_ln24_17_reg_1162               |  29|   0|   29|          0|
    |mul_ln24_20_reg_1048               |  29|   0|   29|          0|
    |mul_ln24_24_reg_1125               |  29|   0|   29|          0|
    |mul_ln24_26_reg_1252               |  29|   0|   29|          0|
    |mul_ln24_reg_984                   |  29|   0|   29|          0|
    |mul_ln26_reg_1141                  |  29|   0|   29|          0|
    |reg_210                            |  16|   0|   16|          0|
    |reg_215                            |  16|   0|   16|          0|
    |sext_ln24_18_reg_1059              |  17|   0|   17|          0|
    |sext_ln24_19_reg_1065              |  17|   0|   17|          0|
    |sext_ln24_20_reg_1009              |  17|   0|   17|          0|
    |sext_ln24_24_reg_1177              |  18|   0|   18|          0|
    |sext_ln24_28_reg_979               |  29|   0|   29|          0|
    |sext_ln24_29_reg_1087              |  29|   0|   29|          0|
    |sext_ln24_30_reg_1027              |  29|   0|   29|          0|
    |sext_ln24_31_reg_1033              |  29|   0|   29|          0|
    |sext_ln24_32_reg_1157              |  29|   0|   29|          0|
    |sext_ln24_33_reg_1043              |  29|   0|   29|          0|
    |sext_ln26_reg_1119                 |  29|   0|   29|          0|
    |src_load_3_reg_972                 |  16|   0|   16|          0|
    |src_load_4_reg_1014                |  16|   0|   16|          0|
    |src_load_7_reg_1020                |  16|   0|   16|          0|
    |src_load_reg_945                   |  16|   0|   16|          0|
    |src_offset_read_reg_895            |   3|   0|    3|          0|
    |tmp12_reg_1146                     |  18|   0|   18|          0|
    |tmp19_cast_reg_1151                |  29|   0|   29|          0|
    |tmp19_reg_1098                     |  18|   0|   18|          0|
    |tmp235_reg_1076                    |  16|   0|   16|          0|
    |tmp25_cast17_reg_1103              |  29|   0|   29|          0|
    |tmp27_reg_1109                     |  17|   0|   17|          0|
    |tmp33_reg_1197                     |  29|   0|   29|          0|
    |tmp40_reg_1172                     |  18|   0|   18|          0|
    |tmp40_reg_1172_pp0_iter2_reg       |  18|   0|   18|          0|
    |tmp7_cast15_reg_1136               |  29|   0|   29|          0|
    |tmp7_reg_1093                      |  17|   0|   17|          0|
    |tmp_16_reg_1081                    |  16|   0|   29|         13|
    |tmp_reg_1071                       |  16|   0|   16|          0|
    |trunc_ln26_1_reg_1167              |  16|   0|   16|          0|
    |trunc_ln26_2_reg_1267              |  16|   0|   16|          0|
    |trunc_ln26_3_reg_1287              |  16|   0|   16|          0|
    |trunc_ln26_4_reg_1282              |  16|   0|   16|          0|
    |trunc_ln26_8_reg_1232              |  16|   0|   16|          0|
    |trunc_ln26_9_reg_1262              |  16|   0|   16|          0|
    |trunc_ln26_s_reg_1242              |  16|   0|   16|          0|
    |zext_ln24_1_reg_925                |   3|   0|   64|         61|
    |zext_ln24_2_reg_935                |   3|   0|   64|         61|
    |zext_ln24_3_reg_952                |   3|   0|   64|         61|
    |zext_ln24_4_reg_989                |   3|   0|   64|         61|
    |zext_ln24_4_reg_989_pp0_iter1_reg  |   3|   0|   64|         61|
    |zext_ln24_5_reg_999                |   3|   0|   64|         61|
    |zext_ln24_6_reg_962                |   3|   0|   64|         61|
    |zext_ln24_reg_915                  |   3|   0|   64|         61|
    |zext_ln8_reg_905                   |   3|   0|   64|         61|
    |zext_ln8_reg_905_pp0_iter1_reg     |   3|   0|   64|         61|
    |zext_ln24_1_reg_925                |  64|  32|   64|         61|
    |zext_ln24_2_reg_935                |  64|  32|   64|         61|
    |zext_ln24_5_reg_999                |  64|  32|   64|         61|
    |zext_ln24_6_reg_962                |  64|  32|   64|         61|
    |zext_ln24_reg_915                  |  64|  32|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1708| 160| 2331|        928|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|src_address0  |  out|    6|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|   16|   ap_memory|           src|         array|
|src_address1  |  out|    6|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|   16|   ap_memory|           src|         array|
|src_offset    |   in|    3|     ap_none|    src_offset|        scalar|
|dst_address0  |  out|    6|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   16|   ap_memory|           dst|         array|
|dst_address1  |  out|    6|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|   16|   ap_memory|           dst|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %src_offset" [dct.cpp:8]   --->   Operation 18 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 0" [dct.cpp:8]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %tmp_s" [dct.cpp:8]   --->   Operation 20 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i16 %src, i64 0, i64 %zext_ln8" [dct.cpp:8]   --->   Operation 21 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 1" [dct.cpp:24]   --->   Operation 22 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %tmp_3" [dct.cpp:24]   --->   Operation 23 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr i16 %src, i64 0, i64 %zext_ln24" [dct.cpp:24]   --->   Operation 24 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%src_load = load i6 %src_addr" [dct.cpp:24]   --->   Operation 25 'load' 'src_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%src_load_1 = load i6 %src_addr_1" [dct.cpp:24]   --->   Operation 26 'load' 'src_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 2" [dct.cpp:24]   --->   Operation 27 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %tmp_4" [dct.cpp:24]   --->   Operation 28 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr i16 %src, i64 0, i64 %zext_ln24_1" [dct.cpp:24]   --->   Operation 29 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 3" [dct.cpp:24]   --->   Operation 30 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i6 %tmp_5" [dct.cpp:24]   --->   Operation 31 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr i16 %src, i64 0, i64 %zext_ln24_2" [dct.cpp:24]   --->   Operation 32 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load = load i6 %src_addr" [dct.cpp:24]   --->   Operation 33 'load' 'src_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_1 = load i6 %src_addr_1" [dct.cpp:24]   --->   Operation 34 'load' 'src_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%src_load_2 = load i6 %src_addr_2" [dct.cpp:24]   --->   Operation 35 'load' 'src_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%src_load_3 = load i6 %src_addr_3" [dct.cpp:24]   --->   Operation 36 'load' 'src_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 4" [dct.cpp:24]   --->   Operation 37 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i6 %tmp_6" [dct.cpp:24]   --->   Operation 38 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr i16 %src, i64 0, i64 %zext_ln24_3" [dct.cpp:24]   --->   Operation 39 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 7" [dct.cpp:24]   --->   Operation 40 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i6 %tmp_10" [dct.cpp:24]   --->   Operation 41 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr i16 %src, i64 0, i64 %zext_ln24_6" [dct.cpp:24]   --->   Operation 42 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_2 = load i6 %src_addr_2" [dct.cpp:24]   --->   Operation 43 'load' 'src_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_3 = load i6 %src_addr_3" [dct.cpp:24]   --->   Operation 44 'load' 'src_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%src_load_4 = load i6 %src_addr_4" [dct.cpp:24]   --->   Operation 45 'load' 'src_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%src_load_7 = load i6 %src_addr_7" [dct.cpp:24]   --->   Operation 46 'load' 'src_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln24_28 = sext i16 %src_load_1" [dct.cpp:24]   --->   Operation 47 'sext' 'sext_ln24_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (5.58ns)   --->   "%mul_ln24 = mul i29 %sext_ln24_28, i29 9633" [dct.cpp:24]   --->   Operation 48 'mul' 'mul_ln24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 5" [dct.cpp:24]   --->   Operation 49 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i6 %tmp_7" [dct.cpp:24]   --->   Operation 50 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr i16 %src, i64 0, i64 %zext_ln24_4" [dct.cpp:24]   --->   Operation 51 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 6" [dct.cpp:24]   --->   Operation 52 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i6 %tmp_8" [dct.cpp:24]   --->   Operation 53 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr i16 %src, i64 0, i64 %zext_ln24_5" [dct.cpp:24]   --->   Operation 54 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln24_20 = sext i16 %src_load_3" [dct.cpp:24]   --->   Operation 55 'sext' 'sext_ln24_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_4 = load i6 %src_addr_4" [dct.cpp:24]   --->   Operation 56 'load' 'src_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln11_2 = sext i16 %src_load_4" [dct.cpp:11]   --->   Operation 57 'sext' 'sext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%src_load_5 = load i6 %src_addr_5" [dct.cpp:24]   --->   Operation 58 'load' 'src_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%src_load_6 = load i6 %src_addr_6" [dct.cpp:24]   --->   Operation 59 'load' 'src_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 60 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_7 = load i6 %src_addr_7" [dct.cpp:24]   --->   Operation 60 'load' 'src_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln24_30 = sext i16 %src_load_7" [dct.cpp:24]   --->   Operation 61 'sext' 'sext_ln24_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_33)   --->   "%mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550" [dct.cpp:24]   --->   Operation 62 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp4 = sub i17 %sext_ln24_20, i17 %sext_ln11_2" [dct.cpp:24]   --->   Operation 63 'sub' 'tmp4' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp4_cast = sext i17 %tmp4" [dct.cpp:24]   --->   Operation 64 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 65 'mul' 'tmp5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln24_31 = sext i16 %src_load_2" [dct.cpp:24]   --->   Operation 66 'sext' 'sext_ln24_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (5.58ns)   --->   "%mul_ln24_16 = mul i29 %sext_ln24_31, i29 536859550" [dct.cpp:24]   --->   Operation 67 'mul' 'mul_ln24_16' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp22 = sub i17 %sext_ln11_2, i17 %sext_ln24_20" [dct.cpp:11]   --->   Operation 68 'sub' 'tmp22' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp22_cast = sext i17 %tmp22" [dct.cpp:11]   --->   Operation 69 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 70 'mul' 'tmp23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24_33 = sext i16 %src_load_3" [dct.cpp:24]   --->   Operation 71 'sext' 'sext_ln24_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (5.58ns)   --->   "%mul_ln24_20 = mul i29 %sext_ln24_33, i29 9633" [dct.cpp:24]   --->   Operation 72 'mul' 'mul_ln24_20' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln24_34 = sext i16 %src_load_4" [dct.cpp:24]   --->   Operation 73 'sext' 'sext_ln24_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_41)   --->   "%mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280" [dct.cpp:24]   --->   Operation 74 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_47)   --->   "%mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363" [dct.cpp:24]   --->   Operation 75 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.15>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %src_load" [dct.cpp:24]   --->   Operation 76 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln24_18 = sext i16 %src_load_1" [dct.cpp:24]   --->   Operation 77 'sext' 'sext_ln24_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln24_19 = sext i16 %src_load_2" [dct.cpp:24]   --->   Operation 78 'sext' 'sext_ln24_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i16 %src_load_4" [dct.cpp:11]   --->   Operation 79 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_5 = load i6 %src_addr_5" [dct.cpp:24]   --->   Operation 80 'load' 'src_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln24_22 = sext i16 %src_load_5" [dct.cpp:24]   --->   Operation 81 'sext' 'sext_ln24_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src_load_6 = load i6 %src_addr_6" [dct.cpp:24]   --->   Operation 82 'load' 'src_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln24_23 = sext i16 %src_load_6" [dct.cpp:24]   --->   Operation 83 'sext' 'sext_ln24_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln24_25 = sext i16 %src_load_7" [dct.cpp:24]   --->   Operation 84 'sext' 'sext_ln24_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln24_26 = sext i16 %src_load_7" [dct.cpp:24]   --->   Operation 85 'sext' 'sext_ln24_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_load_7, i13 0" [dct.cpp:24]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.07ns)   --->   "%tmp = add i16 %src_load_2, i16 %src_load_1" [dct.cpp:24]   --->   Operation 87 'add' 'tmp' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %src_load_5, i16 %src_load_6" [dct.cpp:24]   --->   Operation 88 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp235 = add i16 %tmp1, i16 %tmp" [dct.cpp:24]   --->   Operation 89 'add' 'tmp235' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %src_load, i13 4096" [dct.cpp:24]   --->   Operation 90 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.07ns)   --->   "%tmp5733 = add i16 %src_load_4, i16 %src_load_3" [dct.cpp:24]   --->   Operation 91 'add' 'tmp5733' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp5733, i13 0" [dct.cpp:24]   --->   Operation 92 'bitconcatenate' 'tmp15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i29 %tmp_9, i29 %shl_ln" [dct.cpp:24]   --->   Operation 93 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%tmp_16 = add i29 %add_ln24, i29 %tmp15" [dct.cpp:24]   --->   Operation 94 'add' 'tmp_16' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln24_29 = sext i16 %src_load_6" [dct.cpp:24]   --->   Operation 95 'sext' 'sext_ln24_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_32)   --->   "%mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280" [dct.cpp:24]   --->   Operation 96 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_33)   --->   "%mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550" [dct.cpp:24]   --->   Operation 97 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 98 'mul' 'tmp5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (2.07ns)   --->   "%tmp7 = sub i17 %sext_ln24_19, i17 %sext_ln24_22" [dct.cpp:24]   --->   Operation 99 'sub' 'tmp7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.07ns)   --->   "%tmp17 = sub i17 %sext_ln24, i17 %sext_ln24_20" [dct.cpp:24]   --->   Operation 100 'sub' 'tmp17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17" [dct.cpp:24]   --->   Operation 101 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = sub i18 %tmp17_cast, i18 %sext_ln11" [dct.cpp:24]   --->   Operation 102 'sub' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp19 = add i18 %tmp18, i18 %sext_ln24_26" [dct.cpp:24]   --->   Operation 103 'add' 'tmp19' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_39)   --->   "%mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280" [dct.cpp:24]   --->   Operation 104 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 105 'mul' 'tmp23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (2.07ns)   --->   "%tmp25 = sub i17 %sext_ln24_23, i17 %sext_ln24_18" [dct.cpp:24]   --->   Operation 106 'sub' 'tmp25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp25_cast17 = sext i17 %tmp25" [dct.cpp:24]   --->   Operation 107 'sext' 'tmp25_cast17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_38)   --->   "%mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 108 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (2.07ns)   --->   "%tmp27 = add i17 %sext_ln24_23, i17 %sext_ln24_22" [dct.cpp:24]   --->   Operation 109 'add' 'tmp27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty = trunc i17 %tmp27" [dct.cpp:24]   --->   Operation 110 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_41)   --->   "%mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280" [dct.cpp:24]   --->   Operation 111 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.07ns)   --->   "%tmp35 = sub i17 %sext_ln24, i17 %sext_ln24_25" [dct.cpp:24]   --->   Operation 112 'sub' 'tmp35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i17 %tmp35" [dct.cpp:26]   --->   Operation 113 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_44)   --->   "%mul_ln26_8 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 114 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (5.58ns)   --->   "%mul_ln24_24 = mul i29 %sext_ln24_33, i29 536859550" [dct.cpp:24]   --->   Operation 115 'mul' 'mul_ln24_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_47)   --->   "%mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363" [dct.cpp:24]   --->   Operation 116 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.74>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln8" [dct.cpp:8]   --->   Operation 117 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln24_21 = sext i16 %src_load_5" [dct.cpp:24]   --->   Operation 118 'sext' 'sext_ln24_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp235, i13 0" [dct.cpp:24]   --->   Operation 119 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (2.46ns)   --->   "%add_ln26 = add i29 %tmp_16, i29 %tmp3" [dct.cpp:26]   --->   Operation 120 'add' 'add_ln26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26, i32 13, i32 28" [dct.cpp:26]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln, i6 %dst_addr" [dct.cpp:26]   --->   Operation 122 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln24_27 = sext i16 %src_load" [dct.cpp:24]   --->   Operation 123 'sext' 'sext_ln24_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_31)   --->   "%mul_ln11 = mul i29 %sext_ln24_27, i29 11363" [dct.cpp:11]   --->   Operation 124 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_32)   --->   "%mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280" [dct.cpp:24]   --->   Operation 125 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_33)   --->   "%mul_ln24_15 = mul i29 %sext_ln24_30, i29 536859550" [dct.cpp:24]   --->   Operation 126 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_30)   --->   "%tmp5 = mul i29 %tmp4_cast, i29 2260" [dct.cpp:24]   --->   Operation 127 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp7_cast15 = sext i17 %tmp7" [dct.cpp:24]   --->   Operation 128 'sext' 'tmp7_cast15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (5.58ns)   --->   "%mul_ln26 = mul i29 %tmp7_cast15, i29 6436" [dct.cpp:26]   --->   Operation 129 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_30 = add i29 %mul_ln24, i29 %tmp5" [dct.cpp:26]   --->   Operation 130 'add' 'add_ln26_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_33 = add i29 %mul_ln24_15, i29 4096" [dct.cpp:26]   --->   Operation 131 'add' 'add_ln26_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/1] (2.07ns)   --->   "%tmp11 = sub i17 %sext_ln24_18, i17 %sext_ln24_19" [dct.cpp:24]   --->   Operation 132 'sub' 'tmp11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i17 %tmp11" [dct.cpp:24]   --->   Operation 133 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (2.10ns)   --->   "%tmp12 = sub i18 %tmp11_cast, i18 %sext_ln24_21" [dct.cpp:24]   --->   Operation 134 'sub' 'tmp12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19" [dct.cpp:24]   --->   Operation 135 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_35)   --->   "%mul_ln26_6 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 136 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_37)   --->   "%mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633" [dct.cpp:11]   --->   Operation 137 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln24_32 = sext i16 %src_load_5" [dct.cpp:24]   --->   Operation 138 'sext' 'sext_ln24_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (5.58ns)   --->   "%mul_ln24_17 = mul i29 %sext_ln24_32, i29 11363" [dct.cpp:24]   --->   Operation 139 'mul' 'mul_ln24_17' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_39)   --->   "%mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280" [dct.cpp:24]   --->   Operation 140 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_36)   --->   "%tmp23 = mul i29 %tmp22_cast, i29 6436" [dct.cpp:11]   --->   Operation 141 'mul' 'tmp23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_38)   --->   "%mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 142 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_36 = add i29 %mul_ln24_16, i29 %tmp23" [dct.cpp:26]   --->   Operation 143 'add' 'add_ln26_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i17 %tmp27" [dct.cpp:24]   --->   Operation 144 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty, i13 0" [dct.cpp:24]   --->   Operation 145 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = sub i29 %tmp27_cast, i29 %p_shl2" [dct.cpp:24]   --->   Operation 146 'sub' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp, i13 0" [dct.cpp:26]   --->   Operation 147 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (2.46ns)   --->   "%sub_ln26 = sub i29 %tmp_16, i29 %p_shl" [dct.cpp:26]   --->   Operation 148 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_11 = add i29 %sub_ln26, i29 %tmp28" [dct.cpp:26]   --->   Operation 149 'add' 'add_ln26_11' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_11, i32 13, i32 28" [dct.cpp:26]   --->   Operation 150 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_41)   --->   "%mul_ln24_21 = mul i29 %sext_ln24_34, i29 536861280" [dct.cpp:24]   --->   Operation 151 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_43)   --->   "%mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363" [dct.cpp:24]   --->   Operation 152 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_44)   --->   "%mul_ln26_8 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 153 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_41 = add i29 %mul_ln24_20, i29 %mul_ln24_21" [dct.cpp:26]   --->   Operation 154 'add' 'add_ln26_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (2.07ns)   --->   "%tmp39 = sub i17 %sext_ln24_19, i17 %sext_ln24_18" [dct.cpp:24]   --->   Operation 155 'sub' 'tmp39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i17 %tmp39" [dct.cpp:24]   --->   Operation 156 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (2.10ns)   --->   "%tmp40 = add i18 %tmp39_cast, i18 %sext_ln24_21" [dct.cpp:24]   --->   Operation 157 'add' 'tmp40' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_47)   --->   "%mul_ln24_25 = mul i29 %sext_ln24_34, i29 11363" [dct.cpp:24]   --->   Operation 158 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_50)   --->   "%mul_ln26_10 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 159 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_47 = add i29 %mul_ln24_24, i29 %mul_ln24_25" [dct.cpp:26]   --->   Operation 160 'add' 'add_ln26_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.58>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_3" [dct.cpp:26]   --->   Operation 161 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln24_24 = sext i16 %src_load_6" [dct.cpp:24]   --->   Operation 162 'sext' 'sext_ln24_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_31)   --->   "%mul_ln11 = mul i29 %sext_ln24_27, i29 11363" [dct.cpp:11]   --->   Operation 163 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_32)   --->   "%mul_ln24_14 = mul i29 %sext_ln24_29, i29 536861280" [dct.cpp:24]   --->   Operation 164 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_30 = add i29 %mul_ln24, i29 %tmp5" [dct.cpp:26]   --->   Operation 165 'add' 'add_ln26_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_32 = add i29 %mul_ln26, i29 %mul_ln24_14" [dct.cpp:26]   --->   Operation 166 'add' 'add_ln26_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_33 = add i29 %mul_ln24_15, i29 4096" [dct.cpp:26]   --->   Operation 167 'add' 'add_ln26_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp13 = add i18 %tmp12, i18 %sext_ln24_24" [dct.cpp:24]   --->   Operation 168 'add' 'tmp13' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp13_cast = sext i18 %tmp13" [dct.cpp:24]   --->   Operation 169 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 170 'mul' 'tmp14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_35)   --->   "%mul_ln26_6 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 171 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_37)   --->   "%mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633" [dct.cpp:11]   --->   Operation 172 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_39)   --->   "%mul_ln24_18 = mul i29 %sext_ln24_30, i29 536861280" [dct.cpp:24]   --->   Operation 173 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_38)   --->   "%mul_ln26_7 = mul i29 %tmp25_cast17, i29 2260" [dct.cpp:26]   --->   Operation 174 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_36 = add i29 %mul_ln24_16, i29 %tmp23" [dct.cpp:26]   --->   Operation 175 'add' 'add_ln26_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 176 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_38 = add i29 %mul_ln24_17, i29 %mul_ln26_7" [dct.cpp:26]   --->   Operation 176 'add' 'add_ln26_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_39 = add i29 %mul_ln24_18, i29 4096" [dct.cpp:26]   --->   Operation 177 'add' 'add_ln26_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 178 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_1, i6 %dst_addr_11" [dct.cpp:26]   --->   Operation 178 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 179 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_42)   --->   "%mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550" [dct.cpp:24]   --->   Operation 179 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 180 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_43)   --->   "%mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363" [dct.cpp:24]   --->   Operation 180 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [1/1] (5.58ns)   --->   "%tmp33 = mul i29 %tmp7_cast15, i29 2260" [dct.cpp:24]   --->   Operation 181 'mul' 'tmp33' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_44)   --->   "%mul_ln26_8 = mul i29 %sext_ln26, i29 6436" [dct.cpp:26]   --->   Operation 182 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 183 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_41 = add i29 %mul_ln24_20, i29 %mul_ln24_21" [dct.cpp:26]   --->   Operation 183 'add' 'add_ln26_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_44 = add i29 %mul_ln26_8, i29 4096" [dct.cpp:26]   --->   Operation 184 'add' 'add_ln26_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_46)   --->   "%mul_ln26_9 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 185 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 186 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_48)   --->   "%mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633" [dct.cpp:24]   --->   Operation 186 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 187 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_50)   --->   "%mul_ln26_10 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 187 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_47 = add i29 %mul_ln24_24, i29 %mul_ln24_25" [dct.cpp:26]   --->   Operation 188 'add' 'add_ln26_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_31)   --->   "%mul_ln11 = mul i29 %sext_ln24_27, i29 11363" [dct.cpp:11]   --->   Operation 189 'mul' 'mul_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 190 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_31 = add i29 %add_ln26_30, i29 %mul_ln11" [dct.cpp:26]   --->   Operation 190 'add' 'add_ln26_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 191 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_32 = add i29 %mul_ln26, i29 %mul_ln24_14" [dct.cpp:26]   --->   Operation 191 'add' 'add_ln26_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 192 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 192 'mul' 'tmp14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_35)   --->   "%mul_ln26_6 = mul i29 %tmp19_cast, i29 10703" [dct.cpp:26]   --->   Operation 193 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_35 = add i29 %mul_ln26_6, i29 4096" [dct.cpp:26]   --->   Operation 194 'add' 'add_ln26_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_37)   --->   "%mul_ln11_2 = mul i29 %sext_ln24_27, i29 9633" [dct.cpp:11]   --->   Operation 195 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_37 = add i29 %add_ln26_36, i29 %mul_ln11_2" [dct.cpp:26]   --->   Operation 196 'add' 'add_ln26_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_38 = add i29 %mul_ln24_17, i29 %mul_ln26_7" [dct.cpp:26]   --->   Operation 197 'add' 'add_ln26_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_39 = add i29 %mul_ln24_18, i29 4096" [dct.cpp:26]   --->   Operation 198 'add' 'add_ln26_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_42)   --->   "%mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550" [dct.cpp:24]   --->   Operation 199 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_43)   --->   "%mul_ln24_22 = mul i29 %sext_ln24_29, i29 11363" [dct.cpp:24]   --->   Operation 200 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_43 = add i29 %tmp33, i29 %mul_ln24_22" [dct.cpp:26]   --->   Operation 201 'add' 'add_ln26_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_44 = add i29 %mul_ln26_8, i29 4096" [dct.cpp:26]   --->   Operation 202 'add' 'add_ln26_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 203 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_46)   --->   "%mul_ln26_9 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 203 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 204 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_48)   --->   "%mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633" [dct.cpp:24]   --->   Operation 204 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_50)   --->   "%mul_ln26_10 = mul i29 %sext_ln26, i29 2260" [dct.cpp:26]   --->   Operation 205 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_50 = add i29 %mul_ln26_10, i29 4096" [dct.cpp:26]   --->   Operation 206 'add' 'add_ln26_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_31 = add i29 %add_ln26_30, i29 %mul_ln11" [dct.cpp:26]   --->   Operation 207 'add' 'add_ln26_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_34 = add i29 %add_ln26_33, i29 %add_ln26_32" [dct.cpp:26]   --->   Operation 208 'add' 'add_ln26_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_8 = add i29 %add_ln26_34, i29 %add_ln26_31" [dct.cpp:26]   --->   Operation 209 'add' 'add_ln26_8' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_8, i32 13, i32 28" [dct.cpp:26]   --->   Operation 210 'partselect' 'trunc_ln26_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_9)   --->   "%tmp14 = mul i29 %tmp13_cast, i29 4433" [dct.cpp:24]   --->   Operation 211 'mul' 'tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_35 = add i29 %mul_ln26_6, i29 4096" [dct.cpp:26]   --->   Operation 212 'add' 'add_ln26_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %add_ln26_35, i29 %tmp14" [dct.cpp:26]   --->   Operation 213 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_37 = add i29 %add_ln26_36, i29 %mul_ln11_2" [dct.cpp:26]   --->   Operation 214 'add' 'add_ln26_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_40 = add i29 %add_ln26_39, i29 %add_ln26_38" [dct.cpp:26]   --->   Operation 215 'add' 'add_ln26_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 216 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_10 = add i29 %add_ln26_40, i29 %add_ln26_37" [dct.cpp:26]   --->   Operation 216 'add' 'add_ln26_10' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln26_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_10, i32 13, i32 28" [dct.cpp:26]   --->   Operation 217 'partselect' 'trunc_ln26_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_42)   --->   "%mul_ln24_19 = mul i29 %sext_ln24_28, i29 536859550" [dct.cpp:24]   --->   Operation 218 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 219 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_42 = add i29 %add_ln26_41, i29 %mul_ln24_19" [dct.cpp:26]   --->   Operation 219 'add' 'add_ln26_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_43 = add i29 %tmp33, i29 %mul_ln24_22" [dct.cpp:26]   --->   Operation 220 'add' 'add_ln26_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_46)   --->   "%mul_ln26_9 = mul i29 %tmp19_cast, i29 4433" [dct.cpp:26]   --->   Operation 221 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_46 = add i29 %mul_ln26_9, i29 4096" [dct.cpp:26]   --->   Operation 222 'add' 'add_ln26_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_48)   --->   "%mul_ln24_23 = mul i29 %sext_ln24_31, i29 9633" [dct.cpp:24]   --->   Operation 223 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (5.58ns)   --->   "%mul_ln24_26 = mul i29 %sext_ln24_32, i29 536861280" [dct.cpp:24]   --->   Operation 224 'mul' 'mul_ln24_26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 225 'mul' 'tmp51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_48 = add i29 %add_ln26_47, i29 %mul_ln24_23" [dct.cpp:26]   --->   Operation 226 'add' 'add_ln26_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 227 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_50 = add i29 %mul_ln26_10, i29 4096" [dct.cpp:26]   --->   Operation 227 'add' 'add_ln26_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr i16 %dst, i64 0, i64 %zext_ln24" [dct.cpp:26]   --->   Operation 228 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_8, i6 %dst_addr_8" [dct.cpp:26]   --->   Operation 229 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_9 = add i29 %add_ln26_35, i29 %tmp14" [dct.cpp:26]   --->   Operation 230 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_9, i32 13, i32 28" [dct.cpp:26]   --->   Operation 231 'partselect' 'trunc_ln26_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_42 = add i29 %add_ln26_41, i29 %mul_ln24_19" [dct.cpp:26]   --->   Operation 232 'add' 'add_ln26_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_45 = add i29 %add_ln26_44, i29 %add_ln26_43" [dct.cpp:26]   --->   Operation 233 'add' 'add_ln26_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_12 = add i29 %add_ln26_45, i29 %add_ln26_42" [dct.cpp:26]   --->   Operation 234 'add' 'add_ln26_12' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_12, i32 13, i32 28" [dct.cpp:26]   --->   Operation 235 'partselect' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_46 = add i29 %mul_ln26_9, i29 4096" [dct.cpp:26]   --->   Operation 236 'add' 'add_ln26_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 237 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 237 'mul' 'tmp51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_48 = add i29 %add_ln26_47, i29 %mul_ln24_23" [dct.cpp:26]   --->   Operation 238 'add' 'add_ln26_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_1" [dct.cpp:26]   --->   Operation 239 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_9, i6 %dst_addr_9" [dct.cpp:26]   --->   Operation 240 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 241 [1/1] (1.65ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp41 = sub i18 %tmp40, i18 %sext_ln24_24" [dct.cpp:24]   --->   Operation 241 'sub' 'tmp41' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp41_cast = sext i18 %tmp41" [dct.cpp:24]   --->   Operation 242 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [3/3] (1.05ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 243 'mul' 'tmp42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 244 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_49)   --->   "%tmp51 = mul i29 %tmp25_cast17, i29 6436" [dct.cpp:24]   --->   Operation 244 'mul' 'tmp51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 245 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_49 = add i29 %mul_ln24_26, i29 %tmp51" [dct.cpp:26]   --->   Operation 245 'add' 'add_ln26_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_2" [dct.cpp:26]   --->   Operation 246 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_4" [dct.cpp:26]   --->   Operation 247 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_s, i6 %dst_addr_10" [dct.cpp:26]   --->   Operation 248 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 249 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_2, i6 %dst_addr_12" [dct.cpp:26]   --->   Operation 249 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 250 [2/3] (1.05ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 250 'mul' 'tmp42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_49 = add i29 %mul_ln24_26, i29 %tmp51" [dct.cpp:26]   --->   Operation 251 'add' 'add_ln26_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_51 = add i29 %add_ln26_50, i29 %add_ln26_49" [dct.cpp:26]   --->   Operation 252 'add' 'add_ln26_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 253 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln26_14 = add i29 %add_ln26_51, i29 %add_ln26_48" [dct.cpp:26]   --->   Operation 253 'add' 'add_ln26_14' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_14, i32 13, i32 28" [dct.cpp:26]   --->   Operation 254 'partselect' 'trunc_ln26_4' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_6" [dct.cpp:26]   --->   Operation 255 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_13)   --->   "%tmp42 = mul i29 %tmp41_cast, i29 10703" [dct.cpp:24]   --->   Operation 256 'mul' 'tmp42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 257 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_13 = add i29 %add_ln26_46, i29 %tmp42" [dct.cpp:26]   --->   Operation 257 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 258 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_4, i6 %dst_addr_14" [dct.cpp:26]   --->   Operation 258 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln26_13 = add i29 %add_ln26_46, i29 %tmp42" [dct.cpp:26]   --->   Operation 259 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln26_13, i32 13, i32 28" [dct.cpp:26]   --->   Operation 260 'partselect' 'trunc_ln26_3' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr i16 %dst, i64 0, i64 %zext_ln24_5" [dct.cpp:26]   --->   Operation 261 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln26 = store i16 %trunc_ln26_3, i6 %dst_addr_13" [dct.cpp:26]   --->   Operation 262 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [dct.cpp:28]   --->   Operation 263 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_offset_read (read          ) [ 001110000000000000]
tmp_s           (bitconcatenate) [ 000000000000000000]
zext_ln8        (zext          ) [ 011111100000000000]
src_addr        (getelementptr ) [ 001000000000000000]
tmp_3           (bitconcatenate) [ 000000000000000000]
zext_ln24       (zext          ) [ 011111111110000000]
src_addr_1      (getelementptr ) [ 001000000000000000]
tmp_4           (bitconcatenate) [ 000000000000000000]
zext_ln24_1     (zext          ) [ 011111111111000000]
src_addr_2      (getelementptr ) [ 000100000000000000]
tmp_5           (bitconcatenate) [ 000000000000000000]
zext_ln24_2     (zext          ) [ 011111111111100000]
src_addr_3      (getelementptr ) [ 000100000000000000]
src_load        (load          ) [ 011111100000000000]
src_load_1      (load          ) [ 010111000000000000]
tmp_6           (bitconcatenate) [ 000000000000000000]
zext_ln24_3     (zext          ) [ 011111110000000000]
src_addr_4      (getelementptr ) [ 000010000000000000]
tmp_10          (bitconcatenate) [ 000000000000000000]
zext_ln24_6     (zext          ) [ 011111111111110000]
src_addr_7      (getelementptr ) [ 000010000000000000]
src_load_2      (load          ) [ 010011000000000000]
src_load_3      (load          ) [ 010011000000000000]
sext_ln24_28    (sext          ) [ 011111111100000000]
mul_ln24        (mul           ) [ 011111110000000000]
tmp_7           (bitconcatenate) [ 000000000000000000]
zext_ln24_4     (zext          ) [ 011111111111100000]
src_addr_5      (getelementptr ) [ 010001000000000000]
tmp_8           (bitconcatenate) [ 000000000000000000]
zext_ln24_5     (zext          ) [ 011111111111111111]
src_addr_6      (getelementptr ) [ 010001000000000000]
sext_ln24_20    (sext          ) [ 010001000000000000]
src_load_4      (load          ) [ 010001000000000000]
sext_ln11_2     (sext          ) [ 000000000000000000]
src_load_7      (load          ) [ 010001000000000000]
sext_ln24_30    (sext          ) [ 011101110000000000]
tmp4            (sub           ) [ 000000000000000000]
tmp4_cast       (sext          ) [ 011001100000000000]
sext_ln24_31    (sext          ) [ 011111111100000000]
mul_ln24_16     (mul           ) [ 011101110000000000]
tmp22           (sub           ) [ 000000000000000000]
tmp22_cast      (sext          ) [ 011001100000000000]
sext_ln24_33    (sext          ) [ 010001000000000000]
mul_ln24_20     (mul           ) [ 011101110000000000]
sext_ln24_34    (sext          ) [ 011001100000000000]
sext_ln24       (sext          ) [ 000000000000000000]
sext_ln24_18    (sext          ) [ 001000100000000000]
sext_ln24_19    (sext          ) [ 001000100000000000]
sext_ln11       (sext          ) [ 000000000000000000]
src_load_5      (load          ) [ 001000100000000000]
sext_ln24_22    (sext          ) [ 000000000000000000]
src_load_6      (load          ) [ 001100110000000000]
sext_ln24_23    (sext          ) [ 000000000000000000]
sext_ln24_25    (sext          ) [ 000000000000000000]
sext_ln24_26    (sext          ) [ 000000000000000000]
shl_ln          (bitconcatenate) [ 000000000000000000]
tmp             (add           ) [ 001000100000000000]
tmp1            (add           ) [ 000000000000000000]
tmp235          (add           ) [ 001000100000000000]
tmp_9           (bitconcatenate) [ 000000000000000000]
tmp5733         (add           ) [ 000000000000000000]
tmp15           (bitconcatenate) [ 000000000000000000]
add_ln24        (add           ) [ 000000000000000000]
tmp_16          (add           ) [ 001000100000000000]
sext_ln24_29    (sext          ) [ 001110111000000000]
tmp7            (sub           ) [ 001000100000000000]
tmp17           (sub           ) [ 000000000000000000]
tmp17_cast      (sext          ) [ 000000000000000000]
tmp18           (sub           ) [ 000000000000000000]
tmp19           (add           ) [ 001000100000000000]
tmp25           (sub           ) [ 000000000000000000]
tmp25_cast17    (sext          ) [ 011110111111000000]
tmp27           (add           ) [ 001000100000000000]
empty           (trunc         ) [ 001000100000000000]
tmp35           (sub           ) [ 000000000000000000]
sext_ln26       (sext          ) [ 001110111000000000]
mul_ln24_24     (mul           ) [ 001100110000000000]
dst_addr        (getelementptr ) [ 000000000000000000]
sext_ln24_21    (sext          ) [ 000000000000000000]
tmp3            (bitconcatenate) [ 000000000000000000]
add_ln26        (add           ) [ 000000000000000000]
trunc_ln        (partselect    ) [ 000000000000000000]
store_ln26      (store         ) [ 000000000000000000]
sext_ln24_27    (sext          ) [ 000110011000000000]
mul_ln24_15     (mul           ) [ 000100010000000000]
tmp5            (mul           ) [ 000100010000000000]
tmp7_cast15     (sext          ) [ 000100010000000000]
mul_ln26        (mul           ) [ 000110011000000000]
tmp11           (sub           ) [ 000000000000000000]
tmp11_cast      (sext          ) [ 000000000000000000]
tmp12           (sub           ) [ 000100010000000000]
tmp19_cast      (sext          ) [ 010110011100000000]
sext_ln24_32    (sext          ) [ 010110011100000000]
mul_ln24_17     (mul           ) [ 000110011000000000]
tmp23           (mul           ) [ 000100010000000000]
tmp27_cast      (sext          ) [ 000000000000000000]
p_shl2          (bitconcatenate) [ 000000000000000000]
tmp28           (sub           ) [ 000000000000000000]
p_shl           (bitconcatenate) [ 000000000000000000]
sub_ln26        (sub           ) [ 000000000000000000]
add_ln26_11     (add           ) [ 000000000000000000]
trunc_ln26_1    (partselect    ) [ 000100010000000000]
mul_ln24_21     (mul           ) [ 000100010000000000]
tmp39           (sub           ) [ 000000000000000000]
tmp39_cast      (sext          ) [ 000000000000000000]
tmp40           (add           ) [ 011110011111000000]
mul_ln24_25     (mul           ) [ 000100010000000000]
dst_addr_11     (getelementptr ) [ 000000000000000000]
sext_ln24_24    (sext          ) [ 011110001111000000]
mul_ln24_14     (mul           ) [ 000010001000000000]
add_ln26_30     (add           ) [ 010010001100000000]
add_ln26_33     (add           ) [ 010010001100000000]
tmp13           (add           ) [ 000000000000000000]
tmp13_cast      (sext          ) [ 010010001100000000]
mul_ln24_18     (mul           ) [ 000010001000000000]
mul_ln26_7      (mul           ) [ 000010001000000000]
add_ln26_36     (add           ) [ 010010001100000000]
store_ln26      (store         ) [ 000000000000000000]
tmp33           (mul           ) [ 010010001100000000]
mul_ln26_8      (mul           ) [ 000010001000000000]
add_ln26_41     (add           ) [ 011010001110000000]
add_ln26_47     (add           ) [ 011010001110000000]
mul_ln11        (mul           ) [ 010000000100000000]
add_ln26_32     (add           ) [ 010000000100000000]
mul_ln26_6      (mul           ) [ 010000000100000000]
mul_ln11_2      (mul           ) [ 010000000100000000]
add_ln26_38     (add           ) [ 010000000100000000]
add_ln26_39     (add           ) [ 010000000100000000]
mul_ln24_22     (mul           ) [ 010000000100000000]
add_ln26_44     (add           ) [ 011000000110000000]
mul_ln26_10     (mul           ) [ 010000000100000000]
add_ln26_31     (add           ) [ 000000000000000000]
add_ln26_34     (add           ) [ 000000000000000000]
add_ln26_8      (add           ) [ 000000000000000000]
trunc_ln26_8    (partselect    ) [ 001000000010000000]
tmp14           (mul           ) [ 001000000010000000]
add_ln26_35     (add           ) [ 001000000010000000]
add_ln26_37     (add           ) [ 000000000000000000]
add_ln26_40     (add           ) [ 000000000000000000]
add_ln26_10     (add           ) [ 000000000000000000]
trunc_ln26_s    (partselect    ) [ 001110000011100000]
mul_ln24_19     (mul           ) [ 001000000010000000]
add_ln26_43     (add           ) [ 001000000010000000]
mul_ln26_9      (mul           ) [ 001000000010000000]
mul_ln24_23     (mul           ) [ 001000000010000000]
mul_ln24_26     (mul           ) [ 001110000011100000]
add_ln26_50     (add           ) [ 001110000011100000]
dst_addr_8      (getelementptr ) [ 000000000000000000]
store_ln26      (store         ) [ 000000000000000000]
add_ln26_9      (add           ) [ 000000000000000000]
trunc_ln26_9    (partselect    ) [ 000100000001000000]
add_ln26_42     (add           ) [ 000000000000000000]
add_ln26_45     (add           ) [ 000000000000000000]
add_ln26_12     (add           ) [ 000000000000000000]
trunc_ln26_2    (partselect    ) [ 000110000001100000]
add_ln26_46     (add           ) [ 011110000001111000]
add_ln26_48     (add           ) [ 000110000001100000]
dst_addr_9      (getelementptr ) [ 000000000000000000]
store_ln26      (store         ) [ 000000000000000000]
tmp41           (sub           ) [ 000000000000000000]
tmp41_cast      (sext          ) [ 010010000000110000]
tmp51           (mul           ) [ 000010000000100000]
dst_addr_10     (getelementptr ) [ 000000000000000000]
dst_addr_12     (getelementptr ) [ 000000000000000000]
store_ln26      (store         ) [ 000000000000000000]
store_ln26      (store         ) [ 000000000000000000]
add_ln26_49     (add           ) [ 000000000000000000]
add_ln26_51     (add           ) [ 000000000000000000]
add_ln26_14     (add           ) [ 000000000000000000]
trunc_ln26_4    (partselect    ) [ 010000000000010000]
dst_addr_14     (getelementptr ) [ 000000000000000000]
tmp42           (mul           ) [ 001000000000001000]
store_ln26      (store         ) [ 000000000000000000]
add_ln26_13     (add           ) [ 000000000000000000]
trunc_ln26_3    (partselect    ) [ 010110000000000111]
dst_addr_13     (getelementptr ) [ 000000000000000000]
store_ln26      (store         ) [ 000000000000000000]
ret_ln28        (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="src_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="src_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="src_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
<pin id="86" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_1/1 src_load_2/2 src_load_3/2 src_load_4/3 src_load_7/3 src_load_5/4 src_load_6/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="src_addr_2_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="src_addr_3_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="src_addr_4_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_addr_7_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="src_addr_5_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src_addr_6_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="dst_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="5"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="1"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="6" slack="0"/>
<pin id="150" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="152" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/6 store_ln26/7 store_ln26/10 store_ln26/11 store_ln26/12 store_ln26/12 store_ln26/13 store_ln26/17 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dst_addr_11_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="4"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_11/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dst_addr_8_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="9"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_8/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dst_addr_9_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="9"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_9/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="dst_addr_10_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="10"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_10/12 "/>
</bind>
</comp>

<comp id="185" class="1004" name="dst_addr_12_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="8"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_12/12 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dst_addr_14_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="10"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_14/13 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dst_addr_13_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="13"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_13/17 "/>
</bind>
</comp>

<comp id="210" class="1005" name="reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load_1 src_load_5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load_2 src_load_6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln24_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="1"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln24_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="1"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln24_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="2"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln24_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_10_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="2"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln24_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln24_28_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_28/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mul_ln24_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="15" slack="0"/>
<pin id="301" dir="1" index="2" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="3"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln24_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="3"/>
<pin id="319" dir="0" index="2" bw="2" slack="0"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln24_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln24_20_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_20/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln11_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_2/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln24_30_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_30/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln24_31_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_31/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln24_16_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="15" slack="0"/>
<pin id="346" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_16/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln24_33_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_33/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln24_20_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="15" slack="0"/>
<pin id="355" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_20/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln24_34_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_34/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln24_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="3"/>
<pin id="364" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln24_18_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="3"/>
<pin id="367" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_18/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln24_19_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="2"/>
<pin id="371" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_19/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln24_22_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_22/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln24_23_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_23/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln24_25_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_25/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln24_26_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_26/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="29" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="2"/>
<pin id="399" dir="0" index="1" bw="16" slack="3"/>
<pin id="400" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp235_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp235/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="29" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="3"/>
<pin id="418" dir="0" index="2" bw="13" slack="0"/>
<pin id="419" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp5733_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="0" index="1" bw="16" slack="2"/>
<pin id="425" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5733/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp15_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="29" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp15/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln24_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="29" slack="0"/>
<pin id="436" dir="0" index="1" bw="29" slack="0"/>
<pin id="437" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_16_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="29" slack="0"/>
<pin id="442" dir="0" index="1" bw="29" slack="0"/>
<pin id="443" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln24_29_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_29/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="1"/>
<pin id="459" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp17/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp17_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="17" slack="0"/>
<pin id="463" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp17_cast/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp18_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp18/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp19_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="18" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp25_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp25/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp25_cast17_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="17" slack="0"/>
<pin id="485" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp25_cast17/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp27_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="empty_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="17" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp35_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp35/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln26_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="17" slack="0"/>
<pin id="505" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="mul_ln24_24_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="0" index="1" bw="15" slack="0"/>
<pin id="510" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_24/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln24_21_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_21/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="29" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="1"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln26_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="29" slack="1"/>
<pin id="525" dir="0" index="1" bw="29" slack="0"/>
<pin id="526" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="29" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln24_27_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="4"/>
<pin id="541" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_27/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp7_cast15_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="17" slack="1"/>
<pin id="544" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast15/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="mul_ln26_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="0"/>
<pin id="547" dir="0" index="1" bw="14" slack="0"/>
<pin id="548" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="0" index="1" bw="16" slack="1"/>
<pin id="554" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp11/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp11_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="17" slack="0"/>
<pin id="557" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp12_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="17" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="0"/>
<pin id="562" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp19_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="1"/>
<pin id="567" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp19_cast/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln24_32_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_32/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="mul_ln24_17_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="15" slack="0"/>
<pin id="575" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_17/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp27_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="17" slack="1"/>
<pin id="580" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp27_cast/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_shl2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="29" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="1"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp28_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="17" slack="0"/>
<pin id="590" dir="0" index="1" bw="29" slack="0"/>
<pin id="591" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp28/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_shl_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="29" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="1"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sub_ln26_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="29" slack="1"/>
<pin id="603" dir="0" index="1" bw="29" slack="0"/>
<pin id="604" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln26_11_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="29" slack="0"/>
<pin id="608" dir="0" index="1" bw="29" slack="0"/>
<pin id="609" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln26_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="0" index="1" bw="29" slack="0"/>
<pin id="615" dir="0" index="2" bw="5" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp39_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="1"/>
<pin id="624" dir="0" index="1" bw="16" slack="1"/>
<pin id="625" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp39/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp39_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="17" slack="0"/>
<pin id="628" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp39_cast/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp40_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="17" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="1" index="2" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp40/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln24_24_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="2"/>
<pin id="638" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_24/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp33_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="17" slack="1"/>
<pin id="642" dir="0" index="1" bw="13" slack="0"/>
<pin id="643" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp33/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln26_34_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="29" slack="2"/>
<pin id="647" dir="0" index="1" bw="29" slack="1"/>
<pin id="648" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_34/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln26_8_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="29" slack="0"/>
<pin id="651" dir="0" index="1" bw="29" slack="0"/>
<pin id="652" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln26_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="29" slack="0"/>
<pin id="657" dir="0" index="2" bw="5" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_8/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln26_40_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="29" slack="1"/>
<pin id="666" dir="0" index="1" bw="29" slack="1"/>
<pin id="667" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_40/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln26_10_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="29" slack="0"/>
<pin id="670" dir="0" index="1" bw="29" slack="0"/>
<pin id="671" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln26_s_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="29" slack="0"/>
<pin id="676" dir="0" index="2" bw="5" slack="0"/>
<pin id="677" dir="0" index="3" bw="6" slack="0"/>
<pin id="678" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_s/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="mul_ln24_26_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="3"/>
<pin id="685" dir="0" index="1" bw="15" slack="0"/>
<pin id="686" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_26/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln26_9_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="29" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="0" index="3" bw="6" slack="0"/>
<pin id="693" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_9/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln26_45_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="29" slack="2"/>
<pin id="699" dir="0" index="1" bw="29" slack="1"/>
<pin id="700" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_45/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln26_12_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="29" slack="0"/>
<pin id="703" dir="0" index="1" bw="29" slack="0"/>
<pin id="704" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln26_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="0" index="1" bw="29" slack="0"/>
<pin id="709" dir="0" index="2" bw="5" slack="0"/>
<pin id="710" dir="0" index="3" bw="6" slack="0"/>
<pin id="711" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_2/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln26_51_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="29" slack="3"/>
<pin id="718" dir="0" index="1" bw="29" slack="0"/>
<pin id="719" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_51/12 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln26_14_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="29" slack="0"/>
<pin id="722" dir="0" index="1" bw="29" slack="2"/>
<pin id="723" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln26_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="0" index="1" bw="29" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="0" index="3" bw="6" slack="0"/>
<pin id="730" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_4/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln26_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="29" slack="0"/>
<pin id="738" dir="0" index="2" bw="5" slack="0"/>
<pin id="739" dir="0" index="3" bw="6" slack="0"/>
<pin id="740" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_3/14 "/>
</bind>
</comp>

<comp id="744" class="1007" name="grp_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="15" slack="0"/>
<pin id="747" dir="0" index="2" bw="13" slack="0"/>
<pin id="748" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_15/4 add_ln26_33/6 "/>
</bind>
</comp>

<comp id="752" class="1007" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="0" index="2" bw="12" slack="0"/>
<pin id="756" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="757" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp4/4 tmp4_cast/4 tmp5/4 add_ln26_30/6 "/>
</bind>
</comp>

<comp id="761" class="1007" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="13" slack="0"/>
<pin id="765" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="766" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp22/4 tmp22_cast/4 tmp23/4 add_ln26_36/6 "/>
</bind>
</comp>

<comp id="770" class="1007" name="grp_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="15" slack="0"/>
<pin id="773" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="774" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_21/4 add_ln26_41/6 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="14" slack="0"/>
<pin id="780" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="781" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_25/4 add_ln26_47/6 "/>
</bind>
</comp>

<comp id="784" class="1007" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="15" slack="0"/>
<pin id="787" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="788" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_14/5 add_ln26_32/7 "/>
</bind>
</comp>

<comp id="791" class="1007" name="grp_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="0" index="1" bw="15" slack="0"/>
<pin id="794" dir="0" index="2" bw="13" slack="0"/>
<pin id="795" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_18/5 add_ln26_39/7 "/>
</bind>
</comp>

<comp id="798" class="1007" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="17" slack="0"/>
<pin id="800" dir="0" index="1" bw="12" slack="0"/>
<pin id="801" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="802" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_7/5 add_ln26_38/7 "/>
</bind>
</comp>

<comp id="805" class="1007" name="grp_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="17" slack="0"/>
<pin id="807" dir="0" index="1" bw="13" slack="0"/>
<pin id="808" dir="0" index="2" bw="13" slack="0"/>
<pin id="809" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_8/5 add_ln26_44/7 "/>
</bind>
</comp>

<comp id="813" class="1007" name="grp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="0" index="1" bw="14" slack="0"/>
<pin id="816" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="817" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln11/6 add_ln26_31/8 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="0"/>
<pin id="823" dir="0" index="1" bw="14" slack="0"/>
<pin id="824" dir="0" index="2" bw="13" slack="0"/>
<pin id="825" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_6/6 add_ln26_35/8 "/>
</bind>
</comp>

<comp id="829" class="1007" name="grp_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="0" index="1" bw="14" slack="0"/>
<pin id="832" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="833" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln11_2/6 add_ln26_37/8 "/>
</bind>
</comp>

<comp id="837" class="1007" name="grp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="0" index="1" bw="14" slack="0"/>
<pin id="840" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="841" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_22/6 add_ln26_43/8 "/>
</bind>
</comp>

<comp id="843" class="1007" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="17" slack="1"/>
<pin id="845" dir="0" index="1" bw="12" slack="0"/>
<pin id="846" dir="0" index="2" bw="13" slack="0"/>
<pin id="847" dir="1" index="3" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_10/6 add_ln26_50/8 "/>
</bind>
</comp>

<comp id="850" class="1007" name="grp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="18" slack="1"/>
<pin id="852" dir="0" index="1" bw="16" slack="0"/>
<pin id="853" dir="0" index="2" bw="13" slack="0"/>
<pin id="854" dir="0" index="3" bw="29" slack="0"/>
<pin id="855" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp13/7 tmp13_cast/7 tmp14/7 add_ln26_9/9 "/>
</bind>
</comp>

<comp id="860" class="1007" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="2"/>
<pin id="862" dir="0" index="1" bw="15" slack="0"/>
<pin id="863" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="864" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_19/7 add_ln26_42/9 "/>
</bind>
</comp>

<comp id="867" class="1007" name="grp_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="18" slack="1"/>
<pin id="869" dir="0" index="1" bw="13" slack="0"/>
<pin id="870" dir="0" index="2" bw="13" slack="0"/>
<pin id="871" dir="1" index="3" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_9/7 add_ln26_46/9 "/>
</bind>
</comp>

<comp id="874" class="1007" name="grp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="2"/>
<pin id="876" dir="0" index="1" bw="14" slack="0"/>
<pin id="877" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="878" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24_23/7 add_ln26_48/9 "/>
</bind>
</comp>

<comp id="880" class="1007" name="grp_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="17" slack="2"/>
<pin id="882" dir="0" index="1" bw="13" slack="0"/>
<pin id="883" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="884" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp51/9 add_ln26_49/11 "/>
</bind>
</comp>

<comp id="887" class="1007" name="grp_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="18" slack="3"/>
<pin id="889" dir="0" index="1" bw="16" slack="4"/>
<pin id="890" dir="0" index="2" bw="14" slack="0"/>
<pin id="891" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="892" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp41/11 tmp41_cast/11 tmp42/11 add_ln26_13/13 "/>
</bind>
</comp>

<comp id="895" class="1005" name="src_offset_read_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="1"/>
<pin id="897" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="zext_ln8_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="5"/>
<pin id="907" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="910" class="1005" name="src_addr_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="1"/>
<pin id="912" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="915" class="1005" name="zext_ln24_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="9"/>
<pin id="917" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="920" class="1005" name="src_addr_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="6" slack="1"/>
<pin id="922" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="zext_ln24_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="9"/>
<pin id="927" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="src_addr_2_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="6" slack="1"/>
<pin id="932" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="935" class="1005" name="zext_ln24_2_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="10"/>
<pin id="937" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln24_2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="src_addr_3_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="1"/>
<pin id="942" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="945" class="1005" name="src_load_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="3"/>
<pin id="947" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="src_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln24_3_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="4"/>
<pin id="954" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln24_3 "/>
</bind>
</comp>

<comp id="957" class="1005" name="src_addr_4_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="6" slack="1"/>
<pin id="959" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="962" class="1005" name="zext_ln24_6_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="10"/>
<pin id="964" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln24_6 "/>
</bind>
</comp>

<comp id="967" class="1005" name="src_addr_7_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="6" slack="1"/>
<pin id="969" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

<comp id="972" class="1005" name="src_load_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load_3 "/>
</bind>
</comp>

<comp id="979" class="1005" name="sext_ln24_28_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="29" slack="4"/>
<pin id="981" dir="1" index="1" bw="29" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln24_28 "/>
</bind>
</comp>

<comp id="984" class="1005" name="mul_ln24_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="29" slack="3"/>
<pin id="986" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="989" class="1005" name="zext_ln24_4_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="8"/>
<pin id="991" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln24_4 "/>
</bind>
</comp>

<comp id="994" class="1005" name="src_addr_5_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="1"/>
<pin id="996" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="999" class="1005" name="zext_ln24_5_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="13"/>
<pin id="1001" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln24_5 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="src_addr_6_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="1"/>
<pin id="1006" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="sext_ln24_20_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="17" slack="1"/>
<pin id="1011" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_20 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="src_load_4_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="1"/>
<pin id="1016" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load_4 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="src_load_7_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="1"/>
<pin id="1022" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load_7 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="sext_ln24_30_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="29" slack="1"/>
<pin id="1029" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_30 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="sext_ln24_31_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="29" slack="3"/>
<pin id="1035" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln24_31 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="mul_ln24_16_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="29" slack="2"/>
<pin id="1040" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln24_16 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="sext_ln24_33_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="29" slack="1"/>
<pin id="1045" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_33 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="mul_ln24_20_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="29" slack="2"/>
<pin id="1050" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln24_20 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="sext_ln24_34_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="29" slack="1"/>
<pin id="1055" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_34 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="sext_ln24_18_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="17" slack="1"/>
<pin id="1061" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_18 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sext_ln24_19_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="17" slack="1"/>
<pin id="1067" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_19 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="1"/>
<pin id="1073" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp235_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp235 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_16_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="29" slack="1"/>
<pin id="1083" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="sext_ln24_29_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="29" slack="1"/>
<pin id="1089" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_29 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp7_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="17" slack="1"/>
<pin id="1095" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp19_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="18" slack="1"/>
<pin id="1100" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp19 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp25_cast17_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="29" slack="1"/>
<pin id="1105" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp25_cast17 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp27_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="17" slack="1"/>
<pin id="1111" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp27 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="empty_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="1"/>
<pin id="1116" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1119" class="1005" name="sext_ln26_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="29" slack="1"/>
<pin id="1121" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="mul_ln24_24_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="29" slack="1"/>
<pin id="1127" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_24 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sext_ln24_27_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="29" slack="1"/>
<pin id="1132" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_27 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp7_cast15_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="29" slack="1"/>
<pin id="1138" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_cast15 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mul_ln26_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="29" slack="1"/>
<pin id="1143" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp12_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="18" slack="1"/>
<pin id="1148" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp19_cast_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="29" slack="1"/>
<pin id="1153" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp19_cast "/>
</bind>
</comp>

<comp id="1157" class="1005" name="sext_ln24_32_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="29" slack="3"/>
<pin id="1159" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln24_32 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="mul_ln24_17_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="29" slack="1"/>
<pin id="1164" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_17 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="trunc_ln26_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="1"/>
<pin id="1169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="tmp40_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="18" slack="5"/>
<pin id="1174" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="tmp40 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="sext_ln24_24_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="18" slack="4"/>
<pin id="1179" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln24_24 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="add_ln26_30_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="29" slack="1"/>
<pin id="1184" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_30 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="add_ln26_33_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="29" slack="2"/>
<pin id="1189" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_33 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="add_ln26_36_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="29" slack="1"/>
<pin id="1194" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_36 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp33_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="29" slack="1"/>
<pin id="1199" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp33 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="add_ln26_41_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="29" slack="2"/>
<pin id="1204" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_41 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln26_47_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="29" slack="2"/>
<pin id="1209" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_47 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="add_ln26_32_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="29" slack="1"/>
<pin id="1214" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_32 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="add_ln26_38_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="29" slack="1"/>
<pin id="1219" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_38 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="add_ln26_39_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="29" slack="1"/>
<pin id="1224" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_39 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="add_ln26_44_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="29" slack="2"/>
<pin id="1229" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_44 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="trunc_ln26_8_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="16" slack="1"/>
<pin id="1234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_8 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="add_ln26_35_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="29" slack="1"/>
<pin id="1239" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_35 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="trunc_ln26_s_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="3"/>
<pin id="1244" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln26_s "/>
</bind>
</comp>

<comp id="1247" class="1005" name="add_ln26_43_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="29" slack="1"/>
<pin id="1249" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_43 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="mul_ln24_26_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="29" slack="2"/>
<pin id="1254" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln24_26 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="add_ln26_50_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="29" slack="3"/>
<pin id="1259" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="add_ln26_50 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="trunc_ln26_9_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="1"/>
<pin id="1264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_9 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="trunc_ln26_2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="16" slack="2"/>
<pin id="1269" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26_2 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="add_ln26_46_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="29" slack="3"/>
<pin id="1274" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="add_ln26_46 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="add_ln26_48_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="29" slack="2"/>
<pin id="1279" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_48 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="trunc_ln26_4_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="16" slack="1"/>
<pin id="1284" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_4 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="trunc_ln26_3_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="16" slack="3"/>
<pin id="1289" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln26_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="64" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="89" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="105" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="121" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="213"><net_src comp="78" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="78" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="78" pin="7"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="78" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="58" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="58" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="297"><net_src comp="210" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="334"><net_src comp="78" pin="7"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="78" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="215" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="78" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="210" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="215" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="78" pin="7"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="78" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="215" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="210" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="78" pin="7"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="78" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="431"><net_src comp="40" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="415" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="390" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="426" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="78" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="369" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="376" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="362" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="373" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="387" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="380" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="365" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="380" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="376" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="362" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="384" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="30" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="210" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="48" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="538"><net_src comp="528" pin="4"/><net_sink comp="144" pin=4"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="558"><net_src comp="551" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="512" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="210" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="38" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="42" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="578" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="40" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="42" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="588" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="46" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="48" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="50" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="629"><net_src comp="622" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="512" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="215" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="32" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="46" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="649" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="48" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="46" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="50" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="46" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="48" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="696"><net_src comp="50" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="705"><net_src comp="697" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="712"><net_src comp="46" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="50" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="731"><net_src comp="46" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="720" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="48" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="50" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="741"><net_src comp="46" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="48" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="50" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="335" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="30" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="758"><net_src comp="328" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="331" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="32" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="767"><net_src comp="331" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="328" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="34" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="775"><net_src comp="358" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="36" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="358" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="38" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="789"><net_src comp="446" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="36" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="796"><net_src comp="36" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="797"><net_src comp="52" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="803"><net_src comp="483" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="32" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="503" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="34" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="52" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="818"><net_src comp="539" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="38" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="813" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="826"><net_src comp="565" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="54" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="52" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="834"><net_src comp="539" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="24" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="829" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="842"><net_src comp="38" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="32" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="849"><net_src comp="52" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="856"><net_src comp="636" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="56" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="821" pin="3"/><net_sink comp="850" pin=3"/></net>

<net id="859"><net_src comp="850" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="865"><net_src comp="30" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="860" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="872"><net_src comp="56" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="52" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="24" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="34" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="880" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="893"><net_src comp="54" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="894"><net_src comp="887" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="898"><net_src comp="58" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="902"><net_src comp="895" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="904"><net_src comp="895" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="908"><net_src comp="228" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="913"><net_src comp="64" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="918"><net_src comp="241" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="923"><net_src comp="71" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="928"><net_src comp="253" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="933"><net_src comp="89" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="938"><net_src comp="265" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="943"><net_src comp="96" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="948"><net_src comp="78" pin="7"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="955"><net_src comp="277" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="960"><net_src comp="105" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="965"><net_src comp="289" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="970"><net_src comp="112" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="975"><net_src comp="78" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="982"><net_src comp="294" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="987"><net_src comp="298" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="992"><net_src comp="311" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="997"><net_src comp="121" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="1002"><net_src comp="323" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1007"><net_src comp="128" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="1012"><net_src comp="328" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1017"><net_src comp="78" pin="7"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1023"><net_src comp="78" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1030"><net_src comp="335" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1036"><net_src comp="339" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1041"><net_src comp="343" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1046"><net_src comp="349" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1051"><net_src comp="352" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1056"><net_src comp="358" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1062"><net_src comp="365" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1068"><net_src comp="369" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1074"><net_src comp="397" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1079"><net_src comp="409" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1084"><net_src comp="440" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1090"><net_src comp="446" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1096"><net_src comp="450" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1101"><net_src comp="471" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1106"><net_src comp="483" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1112"><net_src comp="487" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1117"><net_src comp="493" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1122"><net_src comp="503" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1128"><net_src comp="507" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1133"><net_src comp="539" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1139"><net_src comp="542" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1144"><net_src comp="545" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1149"><net_src comp="559" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1154"><net_src comp="565" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1160"><net_src comp="568" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1165"><net_src comp="572" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1170"><net_src comp="612" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="1175"><net_src comp="630" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1180"><net_src comp="636" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1185"><net_src comp="752" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1190"><net_src comp="744" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1195"><net_src comp="761" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1200"><net_src comp="640" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1205"><net_src comp="770" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1210"><net_src comp="777" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1215"><net_src comp="784" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1220"><net_src comp="798" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1225"><net_src comp="791" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1230"><net_src comp="805" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1235"><net_src comp="654" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="1240"><net_src comp="821" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1245"><net_src comp="673" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="1250"><net_src comp="837" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1255"><net_src comp="683" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1260"><net_src comp="843" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1265"><net_src comp="688" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="1270"><net_src comp="706" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="1275"><net_src comp="867" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1280"><net_src comp="874" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1285"><net_src comp="725" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="1290"><net_src comp="735" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: src_offset | {}
	Port: dst | {6 7 10 11 12 13 17 }
 - Input state : 
	Port: dct_1d : src | {1 2 3 4 5 }
	Port: dct_1d : src_offset | {1 }
	Port: dct_1d : dst | {}
  - Chain level:
	State 1
		zext_ln8 : 1
		src_addr : 2
		zext_ln24 : 1
		src_addr_1 : 2
		src_load : 3
		src_load_1 : 3
	State 2
		zext_ln24_1 : 1
		src_addr_2 : 2
		zext_ln24_2 : 1
		src_addr_3 : 2
		src_load_2 : 3
		src_load_3 : 3
	State 3
		zext_ln24_3 : 1
		src_addr_4 : 2
		zext_ln24_6 : 1
		src_addr_7 : 2
		src_load_4 : 3
		src_load_7 : 3
		mul_ln24 : 1
	State 4
		zext_ln24_4 : 1
		src_addr_5 : 2
		zext_ln24_5 : 1
		src_addr_6 : 2
		sext_ln11_2 : 1
		src_load_5 : 3
		src_load_6 : 3
		sext_ln24_30 : 1
		mul_ln24_15 : 2
		tmp4 : 2
		tmp4_cast : 3
		tmp5 : 4
		mul_ln24_16 : 1
		tmp22 : 2
		tmp22_cast : 3
		tmp23 : 4
		mul_ln24_20 : 1
		sext_ln24_34 : 1
		mul_ln24_21 : 2
		mul_ln24_25 : 2
	State 5
		sext_ln24_22 : 1
		sext_ln24_23 : 1
		tmp1 : 1
		tmp235 : 2
		tmp15 : 1
		add_ln24 : 1
		tmp_16 : 2
		sext_ln24_29 : 1
		mul_ln24_14 : 2
		tmp7 : 2
		tmp17 : 1
		tmp17_cast : 2
		tmp18 : 3
		tmp19 : 4
		tmp25 : 2
		tmp25_cast17 : 3
		mul_ln26_7 : 4
		tmp27 : 2
		empty : 3
		tmp35 : 1
		sext_ln26 : 2
		mul_ln26_8 : 3
	State 6
		add_ln26 : 1
		trunc_ln : 2
		store_ln26 : 3
		mul_ln11 : 1
		mul_ln26 : 1
		add_ln26_30 : 1
		add_ln26_33 : 1
		tmp11_cast : 1
		tmp12 : 2
		mul_ln26_6 : 1
		mul_ln11_2 : 1
		mul_ln24_17 : 1
		add_ln26_36 : 1
		tmp28 : 1
		sub_ln26 : 1
		add_ln26_11 : 2
		trunc_ln26_1 : 3
		add_ln26_41 : 1
		tmp39_cast : 1
		tmp40 : 2
		add_ln26_47 : 1
	State 7
		add_ln26_32 : 1
		tmp13 : 1
		tmp13_cast : 2
		tmp14 : 3
		add_ln26_38 : 1
		add_ln26_39 : 1
		store_ln26 : 1
		add_ln26_44 : 1
	State 8
		add_ln26_31 : 1
		add_ln26_35 : 1
		add_ln26_37 : 1
		add_ln26_43 : 1
		add_ln26_50 : 1
	State 9
		add_ln26_8 : 1
		trunc_ln26_8 : 2
		add_ln26_9 : 1
		add_ln26_10 : 1
		trunc_ln26_s : 2
		add_ln26_42 : 1
		add_ln26_46 : 1
		add_ln26_48 : 1
	State 10
		store_ln26 : 1
		trunc_ln26_9 : 1
		add_ln26_12 : 1
		trunc_ln26_2 : 2
	State 11
		store_ln26 : 1
		tmp41_cast : 1
		tmp42 : 2
		add_ln26_49 : 1
	State 12
		store_ln26 : 1
		store_ln26 : 1
		add_ln26_51 : 1
		add_ln26_14 : 2
		trunc_ln26_4 : 3
	State 13
		add_ln26_13 : 1
		store_ln26 : 1
	State 14
		trunc_ln26_3 : 1
	State 15
	State 16
	State 17
		store_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_397         |    0    |    0    |    23   |
|          |         tmp1_fu_403        |    0    |    0    |    16   |
|          |        tmp235_fu_409       |    0    |    0    |    16   |
|          |       tmp5733_fu_422       |    0    |    0    |    23   |
|          |       add_ln24_fu_434      |    0    |    0    |    29   |
|          |        tmp_16_fu_440       |    0    |    0    |    29   |
|          |        tmp19_fu_471        |    0    |    0    |    18   |
|          |        tmp27_fu_487        |    0    |    0    |    23   |
|          |       add_ln26_fu_523      |    0    |    0    |    36   |
|    add   |     add_ln26_11_fu_606     |    0    |    0    |    29   |
|          |        tmp40_fu_630        |    0    |    0    |    24   |
|          |     add_ln26_34_fu_645     |    0    |    0    |    29   |
|          |      add_ln26_8_fu_649     |    0    |    0    |    29   |
|          |     add_ln26_40_fu_664     |    0    |    0    |    29   |
|          |     add_ln26_10_fu_668     |    0    |    0    |    29   |
|          |     add_ln26_45_fu_697     |    0    |    0    |    29   |
|          |     add_ln26_12_fu_701     |    0    |    0    |    29   |
|          |     add_ln26_51_fu_716     |    0    |    0    |    29   |
|          |     add_ln26_14_fu_720     |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp7_fu_450        |    0    |    0    |    23   |
|          |        tmp17_fu_456        |    0    |    0    |    23   |
|          |        tmp18_fu_465        |    0    |    0    |    17   |
|          |        tmp25_fu_477        |    0    |    0    |    23   |
|    sub   |        tmp35_fu_497        |    0    |    0    |    23   |
|          |        tmp11_fu_551        |    0    |    0    |    23   |
|          |        tmp12_fu_559        |    0    |    0    |    24   |
|          |        tmp28_fu_588        |    0    |    0    |    29   |
|          |       sub_ln26_fu_601      |    0    |    0    |    36   |
|          |        tmp39_fu_622        |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |       mul_ln24_fu_298      |    1    |    0    |    6    |
|          |     mul_ln24_16_fu_343     |    1    |    0    |    6    |
|          |     mul_ln24_20_fu_352     |    1    |    0    |    6    |
|    mul   |     mul_ln24_24_fu_507     |    1    |    0    |    6    |
|          |       mul_ln26_fu_545      |    1    |    0    |    6    |
|          |     mul_ln24_17_fu_572     |    1    |    0    |    6    |
|          |        tmp33_fu_640        |    1    |    0    |    6    |
|          |     mul_ln24_26_fu_683     |    1    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_744         |    1    |    0    |    0    |
|          |         grp_fu_770         |    1    |    0    |    0    |
|          |         grp_fu_777         |    1    |    0    |    0    |
|          |         grp_fu_784         |    1    |    0    |    0    |
|          |         grp_fu_791         |    1    |    0    |    0    |
|          |         grp_fu_798         |    1    |    0    |    0    |
|          |         grp_fu_805         |    1    |    0    |    0    |
|  muladd  |         grp_fu_813         |    1    |    0    |    0    |
|          |         grp_fu_821         |    1    |    0    |    0    |
|          |         grp_fu_829         |    1    |    0    |    0    |
|          |         grp_fu_837         |    1    |    0    |    0    |
|          |         grp_fu_843         |    1    |    0    |    0    |
|          |         grp_fu_860         |    1    |    0    |    0    |
|          |         grp_fu_867         |    1    |    0    |    0    |
|          |         grp_fu_874         |    1    |    0    |    0    |
|          |         grp_fu_880         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_752         |    1    |    0    |    0    |
| submuladd|         grp_fu_761         |    1    |    0    |    0    |
|          |         grp_fu_887         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| addmuladd|         grp_fu_850         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | src_offset_read_read_fu_58 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_220        |    0    |    0    |    0    |
|          |        tmp_3_fu_233        |    0    |    0    |    0    |
|          |        tmp_4_fu_246        |    0    |    0    |    0    |
|          |        tmp_5_fu_258        |    0    |    0    |    0    |
|          |        tmp_6_fu_270        |    0    |    0    |    0    |
|          |        tmp_10_fu_282       |    0    |    0    |    0    |
|bitconcatenate|        tmp_7_fu_304        |    0    |    0    |    0    |
|          |        tmp_8_fu_316        |    0    |    0    |    0    |
|          |        shl_ln_fu_390       |    0    |    0    |    0    |
|          |        tmp_9_fu_415        |    0    |    0    |    0    |
|          |        tmp15_fu_426        |    0    |    0    |    0    |
|          |         tmp3_fu_516        |    0    |    0    |    0    |
|          |        p_shl2_fu_581       |    0    |    0    |    0    |
|          |        p_shl_fu_594        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       zext_ln8_fu_228      |    0    |    0    |    0    |
|          |      zext_ln24_fu_241      |    0    |    0    |    0    |
|          |     zext_ln24_1_fu_253     |    0    |    0    |    0    |
|   zext   |     zext_ln24_2_fu_265     |    0    |    0    |    0    |
|          |     zext_ln24_3_fu_277     |    0    |    0    |    0    |
|          |     zext_ln24_6_fu_289     |    0    |    0    |    0    |
|          |     zext_ln24_4_fu_311     |    0    |    0    |    0    |
|          |     zext_ln24_5_fu_323     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     sext_ln24_28_fu_294    |    0    |    0    |    0    |
|          |     sext_ln24_20_fu_328    |    0    |    0    |    0    |
|          |     sext_ln11_2_fu_331     |    0    |    0    |    0    |
|          |     sext_ln24_30_fu_335    |    0    |    0    |    0    |
|          |     sext_ln24_31_fu_339    |    0    |    0    |    0    |
|          |     sext_ln24_33_fu_349    |    0    |    0    |    0    |
|          |     sext_ln24_34_fu_358    |    0    |    0    |    0    |
|          |      sext_ln24_fu_362      |    0    |    0    |    0    |
|          |     sext_ln24_18_fu_365    |    0    |    0    |    0    |
|          |     sext_ln24_19_fu_369    |    0    |    0    |    0    |
|          |      sext_ln11_fu_373      |    0    |    0    |    0    |
|          |     sext_ln24_22_fu_376    |    0    |    0    |    0    |
|          |     sext_ln24_23_fu_380    |    0    |    0    |    0    |
|   sext   |     sext_ln24_25_fu_384    |    0    |    0    |    0    |
|          |     sext_ln24_26_fu_387    |    0    |    0    |    0    |
|          |     sext_ln24_29_fu_446    |    0    |    0    |    0    |
|          |      tmp17_cast_fu_461     |    0    |    0    |    0    |
|          |     tmp25_cast17_fu_483    |    0    |    0    |    0    |
|          |      sext_ln26_fu_503      |    0    |    0    |    0    |
|          |     sext_ln24_21_fu_512    |    0    |    0    |    0    |
|          |     sext_ln24_27_fu_539    |    0    |    0    |    0    |
|          |     tmp7_cast15_fu_542     |    0    |    0    |    0    |
|          |      tmp11_cast_fu_555     |    0    |    0    |    0    |
|          |      tmp19_cast_fu_565     |    0    |    0    |    0    |
|          |     sext_ln24_32_fu_568    |    0    |    0    |    0    |
|          |      tmp27_cast_fu_578     |    0    |    0    |    0    |
|          |      tmp39_cast_fu_626     |    0    |    0    |    0    |
|          |     sext_ln24_24_fu_636    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_493        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_528      |    0    |    0    |    0    |
|          |     trunc_ln26_1_fu_612    |    0    |    0    |    0    |
|          |     trunc_ln26_8_fu_654    |    0    |    0    |    0    |
|partselect|     trunc_ln26_s_fu_673    |    0    |    0    |    0    |
|          |     trunc_ln26_9_fu_688    |    0    |    0    |    0    |
|          |     trunc_ln26_2_fu_706    |    0    |    0    |    0    |
|          |     trunc_ln26_4_fu_725    |    0    |    0    |    0    |
|          |     trunc_ln26_3_fu_735    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    28   |    0    |   790   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln26_30_reg_1182 |   29   |
|  add_ln26_32_reg_1212 |   29   |
|  add_ln26_33_reg_1187 |   29   |
|  add_ln26_35_reg_1237 |   29   |
|  add_ln26_36_reg_1192 |   29   |
|  add_ln26_38_reg_1217 |   29   |
|  add_ln26_39_reg_1222 |   29   |
|  add_ln26_41_reg_1202 |   29   |
|  add_ln26_43_reg_1247 |   29   |
|  add_ln26_44_reg_1227 |   29   |
|  add_ln26_46_reg_1272 |   29   |
|  add_ln26_47_reg_1207 |   29   |
|  add_ln26_48_reg_1277 |   29   |
|  add_ln26_50_reg_1257 |   29   |
|     empty_reg_1114    |   16   |
|  mul_ln24_16_reg_1038 |   29   |
|  mul_ln24_17_reg_1162 |   29   |
|  mul_ln24_20_reg_1048 |   29   |
|  mul_ln24_24_reg_1125 |   29   |
|  mul_ln24_26_reg_1252 |   29   |
|    mul_ln24_reg_984   |   29   |
|   mul_ln26_reg_1141   |   29   |
|        reg_210        |   16   |
|        reg_215        |   16   |
| sext_ln24_18_reg_1059 |   17   |
| sext_ln24_19_reg_1065 |   17   |
| sext_ln24_20_reg_1009 |   17   |
| sext_ln24_24_reg_1177 |   18   |
| sext_ln24_27_reg_1130 |   29   |
|  sext_ln24_28_reg_979 |   29   |
| sext_ln24_29_reg_1087 |   29   |
| sext_ln24_30_reg_1027 |   29   |
| sext_ln24_31_reg_1033 |   29   |
| sext_ln24_32_reg_1157 |   29   |
| sext_ln24_33_reg_1043 |   29   |
| sext_ln24_34_reg_1053 |   29   |
|   sext_ln26_reg_1119  |   29   |
|   src_addr_1_reg_920  |    6   |
|   src_addr_2_reg_930  |    6   |
|   src_addr_3_reg_940  |    6   |
|   src_addr_4_reg_957  |    6   |
|   src_addr_5_reg_994  |    6   |
|  src_addr_6_reg_1004  |    6   |
|   src_addr_7_reg_967  |    6   |
|    src_addr_reg_910   |    6   |
|   src_load_3_reg_972  |   16   |
|  src_load_4_reg_1014  |   16   |
|  src_load_7_reg_1020  |   16   |
|    src_load_reg_945   |   16   |
|src_offset_read_reg_895|    3   |
|     tmp12_reg_1146    |   18   |
|  tmp19_cast_reg_1151  |   29   |
|     tmp19_reg_1098    |   18   |
|    tmp235_reg_1076    |   16   |
| tmp25_cast17_reg_1103 |   29   |
|     tmp27_reg_1109    |   17   |
|     tmp33_reg_1197    |   29   |
|     tmp40_reg_1172    |   18   |
|  tmp7_cast15_reg_1136 |   29   |
|     tmp7_reg_1093     |   17   |
|    tmp_16_reg_1081    |   29   |
|      tmp_reg_1071     |   16   |
| trunc_ln26_1_reg_1167 |   16   |
| trunc_ln26_2_reg_1267 |   16   |
| trunc_ln26_3_reg_1287 |   16   |
| trunc_ln26_4_reg_1282 |   16   |
| trunc_ln26_8_reg_1232 |   16   |
| trunc_ln26_9_reg_1262 |   16   |
| trunc_ln26_s_reg_1242 |   16   |
|  zext_ln24_1_reg_925  |   64   |
|  zext_ln24_2_reg_935  |   64   |
|  zext_ln24_3_reg_952  |   64   |
|  zext_ln24_4_reg_989  |   64   |
|  zext_ln24_5_reg_999  |   64   |
|  zext_ln24_6_reg_962  |   64   |
|   zext_ln24_reg_915   |   64   |
|    zext_ln8_reg_905   |   64   |
+-----------------------+--------+
|         Total         |  1991  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_78 |  p0  |   8  |   6  |   48   ||    0    ||    42   |
|  grp_access_fu_78 |  p2  |   8  |   0  |    0   ||    0    ||    42   |
| grp_access_fu_144 |  p0  |   4  |   6  |   24   ||    0    ||    20   |
| grp_access_fu_144 |  p1  |   4  |  16  |   64   ||    0    ||    20   |
| grp_access_fu_144 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_144 |  p4  |   4  |   6  |   24   ||    0    ||    20   |
|      reg_210      |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|      reg_215      |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_744    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_752    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_761    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_770    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_777    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_784    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_798    |  p0  |   3  |  17  |   51   ||    0    ||    14   |
|     grp_fu_805    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_813    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_821    |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|     grp_fu_829    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_837    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_850    |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|     grp_fu_860    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_874    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_880    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_887    |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   883  || 42.8018 ||    0    ||   365   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |    0   |   790  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   42   |    0   |   365  |
|  Register |    -   |    -   |  1991  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   42   |  1991  |  1155  |
+-----------+--------+--------+--------+--------+
