#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-106-g378c812fe)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55717066b310 .scope module, "register_tb" "register_tb" 2 3;
 .timescale 0 0;
v0x5571706868d0_0 .var "clk", 0 0;
v0x557170686990_0 .var "enable", 0 0;
v0x557170686a60_0 .var "funsel", 1 0;
v0x557170686b60_0 .var "input_4", 3 0;
v0x557170686c30_0 .net "output_4", 3 0, L_0x557170686d20;  1 drivers
S_0x55717066b4a0 .scope task, "displayHead" "displayHead" 2 18, 2 18 0, S_0x55717066b310;
 .timescale 0 0;
TD_register_tb.displayHead ;
    %vpi_call 2 19 "$display", "%6s %6s %6s %6s %6s", "Clock", "Enable", "FunSel", "Input", "Output" {0 0 0};
    %end;
S_0x557170630d40 .scope module, "register_4" "register" 2 10, 3 1 0, S_0x55717066b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "funsel";
    .port_info 2 /INPUT 1 "e";
    .port_info 3 /INPUT 4 "i";
    .port_info 4 /OUTPUT 4 "q";
P_0x557170630f20 .param/l "NBits" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x557170686d20 .functor BUFZ 4, v0x557170686390_0, C4<0000>, C4<0000>, C4<0000>;
v0x557170630fc0_0 .net "clk", 0 0, v0x5571706868d0_0;  1 drivers
v0x557170686390_0 .var "data", 3 0;
v0x557170686470_0 .net "e", 0 0, v0x557170686990_0;  1 drivers
v0x557170686540_0 .net "funsel", 1 0, v0x557170686a60_0;  1 drivers
v0x557170686620_0 .net "i", 3 0, v0x557170686b60_0;  1 drivers
v0x557170686750_0 .net "q", 3 0, L_0x557170686d20;  alias, 1 drivers
E_0x557170668ec0 .event posedge, v0x557170630fc0_0;
    .scope S_0x557170630d40;
T_1 ;
    %wait E_0x557170668ec0;
    %load/vec4 v0x557170686470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x557170686540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557170686390_0, 0, 4;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x557170686620_0;
    %store/vec4 v0x557170686390_0, 0, 4;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x557170686390_0;
    %subi 1, 0, 4;
    %store/vec4 v0x557170686390_0, 0, 4;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x557170686390_0;
    %addi 1, 0, 4;
    %store/vec4 v0x557170686390_0, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55717066b310;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5571706868d0_0;
    %inv;
    %store/vec4 v0x5571706868d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55717066b310;
T_3 ;
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %vpi_call 2 26 "$display", "Testing 4-bit register \012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571706868d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557170686b60_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557170686990_0, 0, 1;
    %vpi_call 2 32 "$monitor", "%6b %6b %6b %6b %6b", v0x5571706868d0_0, v0x557170686990_0, v0x557170686a60_0, v0x557170686b60_0, v0x557170686c30_0 {0 0 0};
    %vpi_call 2 34 "$display", "Load & clear test:" {0 0 0};
    %fork TD_register_tb.displayHead, S_0x55717066b4a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557170686990_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x557170686b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x557170686b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557170686b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557170686b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557170686b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 48 "$display", "\012Increment test" {0 0 0};
    %fork TD_register_tb.displayHead, S_0x55717066b4a0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 170, 0;
    %vpi_call 2 54 "$display", "\012Decrement test" {0 0 0};
    %fork TD_register_tb.displayHead, S_0x55717066b4a0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557170686a60_0, 0, 2;
    %delay 170, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "part1_tb.v";
    "./part1.v";
