

================================================================
== Vitis HLS Report for 'top_function_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Mon Jul 24 10:31:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.840 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        ?|        ?|        13|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 13, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%front = alloca i32 1"   --->   Operation 16 'alloca' 'front' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rear = alloca i32 1"   --->   Operation 17 'alloca' 'rear' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.63ns)   --->   "%store_ln0 = store i32 0, i32 %rear"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 19 [1/1] (0.63ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %front"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%front_1 = load i64 %front" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 21 'load' 'front_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%rear_1 = load i32 %rear" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 22 'load' 'rear_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%visited_3_addr = getelementptr i1 %visited_3, i64 0, i64 18" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 23 'getelementptr' 'visited_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%visited_3_addr_1 = getelementptr i1 %visited_3, i64 0, i64 16" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 24 'getelementptr' 'visited_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%visited_3_addr_2 = getelementptr i1 %visited_3, i64 0, i64 15" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 25 'getelementptr' 'visited_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%visited_3_addr_3 = getelementptr i1 %visited_3, i64 0, i64 13" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 26 'getelementptr' 'visited_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%visited_3_addr_4 = getelementptr i1 %visited_3, i64 0, i64 11" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 27 'getelementptr' 'visited_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%visited_3_addr_5 = getelementptr i1 %visited_3, i64 0, i64 7" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 28 'getelementptr' 'visited_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%visited_3_addr_6 = getelementptr i1 %visited_3, i64 0, i64 4" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 29 'getelementptr' 'visited_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%visited_3_addr_7 = getelementptr i1 %visited_3, i64 0, i64 3" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 30 'getelementptr' 'visited_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%visited_3_addr_8 = getelementptr i1 %visited_3, i64 0, i64 2" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 31 'getelementptr' 'visited_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%visited_3_addr_9 = getelementptr i1 %visited_3, i64 0, i64 1" [Graph.cpp:34->Graph.cpp:118]   --->   Operation 32 'getelementptr' 'visited_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i64 %front_1" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 34 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%icmp_ln37 = icmp_eq  i32 %trunc_ln37, i32 %rear_1" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 35 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %VITIS_LOOP_41_2.i, void %_Z10performBFSi.exit.exitStub" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 36 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.89ns)   --->   "%add_ln38 = add i64 %front_1, i64 1" [Graph.cpp:38->Graph.cpp:118]   --->   Operation 37 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i5 %queue, i64 0, i64 %add_ln38" [Graph.cpp:38->Graph.cpp:118]   --->   Operation 38 'getelementptr' 'queue_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.86ns)   --->   "%node = load i5 %queue_addr" [Graph.cpp:38->Graph.cpp:118]   --->   Operation 39 'load' 'node' <Predicate = (!icmp_ln37)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 40 [1/2] (0.86ns)   --->   "%node = load i5 %queue_addr" [Graph.cpp:38->Graph.cpp:118]   --->   Operation 40 'load' 'node' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%traversalSize_load = load i32 %traversalSize" [Graph.cpp:39->Graph.cpp:118]   --->   Operation 41 'load' 'traversalSize_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln39 = add i32 %traversalSize_load, i32 1" [Graph.cpp:39->Graph.cpp:118]   --->   Operation 42 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln39 = store i32 %add_ln39, i32 %traversalSize" [Graph.cpp:39->Graph.cpp:118]   --->   Operation 43 'store' 'store_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i32 %traversalSize_load" [Graph.cpp:39->Graph.cpp:118]   --->   Operation 44 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%allTraversal_addr = getelementptr i5 %allTraversal, i64 0, i64 %zext_ln39" [Graph.cpp:39->Graph.cpp:118]   --->   Operation 45 'getelementptr' 'allTraversal_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.86ns)   --->   "%store_ln39 = store i5 %node, i5 %allTraversal_addr" [Graph.cpp:39->Graph.cpp:118]   --->   Operation 46 'store' 'store_ln39' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%idxprom10_i_cast = zext i5 %node" [Graph.cpp:38->Graph.cpp:118]   --->   Operation 47 'zext' 'idxprom10_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%adjacencyList_1_addr = getelementptr i1 %adjacencyList_1, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 48 'getelementptr' 'adjacencyList_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.86ns)   --->   "%adjacencyList_1_load = load i5 %adjacencyList_1_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 49 'load' 'adjacencyList_1_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%adjacencyList_2_addr = getelementptr i1 %adjacencyList_2, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 50 'getelementptr' 'adjacencyList_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.86ns)   --->   "%adjacencyList_2_load = load i5 %adjacencyList_2_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 51 'load' 'adjacencyList_2_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%adjacencyList_3_addr = getelementptr i1 %adjacencyList_3, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 52 'getelementptr' 'adjacencyList_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.86ns)   --->   "%adjacencyList_3_load = load i5 %adjacencyList_3_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 53 'load' 'adjacencyList_3_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%adjacencyList_4_addr = getelementptr i1 %adjacencyList_4, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 54 'getelementptr' 'adjacencyList_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (0.86ns)   --->   "%adjacencyList_4_load = load i5 %adjacencyList_4_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 55 'load' 'adjacencyList_4_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%adjacencyList_7_addr = getelementptr i1 %adjacencyList_7, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 56 'getelementptr' 'adjacencyList_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.86ns)   --->   "%adjacencyList_7_load = load i5 %adjacencyList_7_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 57 'load' 'adjacencyList_7_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%adjacencyList_11_addr = getelementptr i1 %adjacencyList_11, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 58 'getelementptr' 'adjacencyList_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.86ns)   --->   "%adjacencyList_11_load = load i5 %adjacencyList_11_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 59 'load' 'adjacencyList_11_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%adjacencyList_13_addr = getelementptr i1 %adjacencyList_13, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 60 'getelementptr' 'adjacencyList_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.86ns)   --->   "%adjacencyList_13_load = load i5 %adjacencyList_13_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 61 'load' 'adjacencyList_13_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%adjacencyList_15_addr = getelementptr i1 %adjacencyList_15, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 62 'getelementptr' 'adjacencyList_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.86ns)   --->   "%adjacencyList_15_load = load i5 %adjacencyList_15_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 63 'load' 'adjacencyList_15_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%adjacencyList_16_addr = getelementptr i1 %adjacencyList_16, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 64 'getelementptr' 'adjacencyList_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (0.86ns)   --->   "%adjacencyList_16_load = load i5 %adjacencyList_16_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 65 'load' 'adjacencyList_16_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%adjacencyList_18_addr = getelementptr i1 %adjacencyList_18, i64 0, i64 %idxprom10_i_cast" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 66 'getelementptr' 'adjacencyList_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.86ns)   --->   "%adjacencyList_18_load = load i5 %adjacencyList_18_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 67 'load' 'adjacencyList_18_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 1.50>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 68 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.86ns)   --->   "%adjacencyList_1_load = load i5 %adjacencyList_1_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 69 'load' 'adjacencyList_1_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 70 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_1_load, void %for.body.i.split.1, void %land.lhs.true.i.0" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 70 'br' 'br_ln42' <Predicate = true> <Delay = 0.63>
ST_4 : Operation 71 [2/2] (0.86ns)   --->   "%visited_3_load = load i5 %visited_3_addr_9" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 71 'load' 'visited_3_load' <Predicate = (adjacencyList_1_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 72 [1/2] (0.86ns)   --->   "%adjacencyList_2_load = load i5 %adjacencyList_2_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 72 'load' 'adjacencyList_2_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 73 [2/2] (0.86ns)   --->   "%visited_3_load_1 = load i5 %visited_3_addr_8" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 73 'load' 'visited_3_load_1' <Predicate = (adjacencyList_2_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 74 [1/2] (0.86ns)   --->   "%adjacencyList_3_load = load i5 %adjacencyList_3_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 74 'load' 'adjacencyList_3_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 75 [1/2] (0.86ns)   --->   "%adjacencyList_4_load = load i5 %adjacencyList_4_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 75 'load' 'adjacencyList_4_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 76 [1/2] (0.86ns)   --->   "%adjacencyList_7_load = load i5 %adjacencyList_7_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 76 'load' 'adjacencyList_7_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 77 [1/2] (0.86ns)   --->   "%adjacencyList_11_load = load i5 %adjacencyList_11_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 77 'load' 'adjacencyList_11_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 78 [1/2] (0.86ns)   --->   "%adjacencyList_13_load = load i5 %adjacencyList_13_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 78 'load' 'adjacencyList_13_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 79 [1/2] (0.86ns)   --->   "%adjacencyList_15_load = load i5 %adjacencyList_15_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 79 'load' 'adjacencyList_15_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 80 [1/2] (0.86ns)   --->   "%adjacencyList_16_load = load i5 %adjacencyList_16_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 80 'load' 'adjacencyList_16_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_4 : Operation 81 [1/2] (0.86ns)   --->   "%adjacencyList_18_load = load i5 %adjacencyList_18_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 81 'load' 'adjacencyList_18_load' <Predicate = true> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 4.84>
ST_5 : Operation 82 [1/2] (0.86ns)   --->   "%visited_3_load = load i5 %visited_3_addr_9" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 82 'load' 'visited_3_load' <Predicate = (!icmp_ln37 & adjacencyList_1_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_5 : Operation 83 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load, void %if.then.i.0, void %for.body.i.split.1" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 83 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_1_load)> <Delay = 0.63>
ST_5 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln44 = add i32 %rear_1, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 84 'add' 'add_ln44' <Predicate = (!icmp_ln37 & adjacencyList_1_load & !visited_3_load)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %add_ln44" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 85 'zext' 'zext_ln44' <Predicate = (!icmp_ln37 & adjacencyList_1_load & !visited_3_load)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%queue_addr_1 = getelementptr i5 %queue, i64 0, i64 %zext_ln44" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 86 'getelementptr' 'queue_addr_1' <Predicate = (!icmp_ln37 & adjacencyList_1_load & !visited_3_load)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 1, i5 %queue_addr_1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 87 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_1_load & !visited_3_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 88 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.1" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 88 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_1_load & !visited_3_load)> <Delay = 0.63>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%rear_3_0 = phi i32 %add_ln44, void %if.then.i.0, i32 %rear_1, void %VITIS_LOOP_41_2.i, i32 %rear_1, void %land.lhs.true.i.0"   --->   Operation 89 'phi' 'rear_3_0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_2_load, void %for.body.i.split.2, void %land.lhs.true.i.1" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 90 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_5 : Operation 91 [1/2] (0.86ns)   --->   "%visited_3_load_1 = load i5 %visited_3_addr_8" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 91 'load' 'visited_3_load_1' <Predicate = (!icmp_ln37 & adjacencyList_2_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_5 : Operation 92 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_1, void %if.then.i.1, void %for.body.i.split.2" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 92 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_2_load)> <Delay = 0.63>
ST_5 : Operation 93 [1/1] (1.78ns)   --->   "%add_ln44_1 = add i32 %rear_3_0, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 93 'add' 'add_ln44_1' <Predicate = (!icmp_ln37 & adjacencyList_2_load & !visited_3_load_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.2" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 94 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_2_load & !visited_3_load_1)> <Delay = 0.63>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rear_3_1 = phi i32 %add_ln44_1, void %if.then.i.1, i32 %rear_3_0, void %for.body.i.split.1, i32 %rear_3_0, void %land.lhs.true.i.1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 95 'phi' 'rear_3_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_3_load, void %for.body.i.split.3, void %land.lhs.true.i.2" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 96 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_5 : Operation 97 [2/2] (0.86ns)   --->   "%visited_3_load_2 = load i5 %visited_3_addr_7" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 97 'load' 'visited_3_load_2' <Predicate = (!icmp_ln37 & adjacencyList_3_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_5 : Operation 98 [2/2] (0.86ns)   --->   "%visited_3_load_3 = load i5 %visited_3_addr_6" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 98 'load' 'visited_3_load_3' <Predicate = (!icmp_ln37 & adjacencyList_4_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 4.84>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i32 %add_ln44_1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 99 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln37 & adjacencyList_2_load & !visited_3_load_1)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%queue_addr_2 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 100 'getelementptr' 'queue_addr_2' <Predicate = (!icmp_ln37 & adjacencyList_2_load & !visited_3_load_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 2, i5 %queue_addr_2" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 101 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_2_load & !visited_3_load_1)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 102 [1/2] (0.86ns)   --->   "%visited_3_load_2 = load i5 %visited_3_addr_7" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 102 'load' 'visited_3_load_2' <Predicate = (!icmp_ln37 & adjacencyList_3_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_6 : Operation 103 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_2, void %if.then.i.2, void %for.body.i.split.3" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 103 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_3_load)> <Delay = 0.63>
ST_6 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln44_2 = add i32 %rear_3_1, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 104 'add' 'add_ln44_2' <Predicate = (!icmp_ln37 & adjacencyList_3_load & !visited_3_load_2)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.3" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 105 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_3_load & !visited_3_load_2)> <Delay = 0.63>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%rear_3_2 = phi i32 %add_ln44_2, void %if.then.i.2, i32 %rear_3_1, void %for.body.i.split.2, i32 %rear_3_1, void %land.lhs.true.i.2" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 106 'phi' 'rear_3_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_4_load, void %for.body.i.split.4, void %land.lhs.true.i.3" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 107 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_6 : Operation 108 [1/2] (0.86ns)   --->   "%visited_3_load_3 = load i5 %visited_3_addr_6" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 108 'load' 'visited_3_load_3' <Predicate = (!icmp_ln37 & adjacencyList_4_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_6 : Operation 109 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_3, void %if.then.i.3, void %for.body.i.split.4" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 109 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_4_load)> <Delay = 0.63>
ST_6 : Operation 110 [1/1] (1.78ns)   --->   "%add_ln44_3 = add i32 %rear_3_2, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 110 'add' 'add_ln44_3' <Predicate = (!icmp_ln37 & adjacencyList_4_load & !visited_3_load_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.4" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 111 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_4_load & !visited_3_load_3)> <Delay = 0.63>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%rear_3_3 = phi i32 %add_ln44_3, void %if.then.i.3, i32 %rear_3_2, void %for.body.i.split.3, i32 %rear_3_2, void %land.lhs.true.i.3" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 112 'phi' 'rear_3_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_7_load, void %for.body.i.split.7, void %land.lhs.true.i.6" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 113 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_6 : Operation 114 [2/2] (0.86ns)   --->   "%visited_3_load_4 = load i5 %visited_3_addr_5" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 114 'load' 'visited_3_load_4' <Predicate = (!icmp_ln37 & adjacencyList_7_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_6 : Operation 115 [2/2] (0.86ns)   --->   "%visited_3_load_5 = load i5 %visited_3_addr_4" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 115 'load' 'visited_3_load_5' <Predicate = (!icmp_ln37 & adjacencyList_11_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 1.50>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i32 %add_ln44_2" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 116 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln37 & adjacencyList_3_load & !visited_3_load_2)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%queue_addr_3 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_2" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 117 'getelementptr' 'queue_addr_3' <Predicate = (!icmp_ln37 & adjacencyList_3_load & !visited_3_load_2)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 3, i5 %queue_addr_3" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 118 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_3_load & !visited_3_load_2)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 119 [1/2] (0.86ns)   --->   "%visited_3_load_4 = load i5 %visited_3_addr_5" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 119 'load' 'visited_3_load_4' <Predicate = (!icmp_ln37 & adjacencyList_7_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_7 : Operation 120 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_4, void %if.then.i.6, void %for.body.i.split.7" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 120 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_7_load)> <Delay = 0.63>
ST_7 : Operation 121 [1/2] (0.86ns)   --->   "%visited_3_load_5 = load i5 %visited_3_addr_4" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 121 'load' 'visited_3_load_5' <Predicate = (!icmp_ln37 & adjacencyList_11_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_7 : Operation 122 [2/2] (0.86ns)   --->   "%visited_3_load_6 = load i5 %visited_3_addr_3" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 122 'load' 'visited_3_load_6' <Predicate = (!icmp_ln37 & adjacencyList_13_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_7 : Operation 123 [2/2] (0.86ns)   --->   "%visited_3_load_7 = load i5 %visited_3_addr_2" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 123 'load' 'visited_3_load_7' <Predicate = (!icmp_ln37 & adjacencyList_15_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 8 <SV = 7> <Delay = 1.78>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i32 %add_ln44_3" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 124 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln37 & adjacencyList_4_load & !visited_3_load_3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%queue_addr_4 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_3" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 125 'getelementptr' 'queue_addr_4' <Predicate = (!icmp_ln37 & adjacencyList_4_load & !visited_3_load_3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 4, i5 %queue_addr_4" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 126 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_4_load & !visited_3_load_3)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln44_4 = add i32 %rear_3_3, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 127 'add' 'add_ln44_4' <Predicate = (!icmp_ln37 & adjacencyList_7_load & !visited_3_load_4)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.7" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 128 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_7_load & !visited_3_load_4)> <Delay = 0.63>
ST_8 : Operation 129 [1/2] (0.86ns)   --->   "%visited_3_load_6 = load i5 %visited_3_addr_3" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 129 'load' 'visited_3_load_6' <Predicate = (!icmp_ln37 & adjacencyList_13_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_8 : Operation 130 [1/2] (0.86ns)   --->   "%visited_3_load_7 = load i5 %visited_3_addr_2" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 130 'load' 'visited_3_load_7' <Predicate = (!icmp_ln37 & adjacencyList_15_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_8 : Operation 131 [2/2] (0.86ns)   --->   "%visited_3_load_8 = load i5 %visited_3_addr_1" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 131 'load' 'visited_3_load_8' <Predicate = (!icmp_ln37 & adjacencyList_16_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_8 : Operation 132 [2/2] (0.86ns)   --->   "%visited_3_load_9 = load i5 %visited_3_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 132 'load' 'visited_3_load_9' <Predicate = (!icmp_ln37 & adjacencyList_18_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 9 <SV = 8> <Delay = 0.86>
ST_9 : Operation 133 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_9" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 133 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_1_load & !visited_3_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_9 : Operation 134 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_8" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 134 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_2_load & !visited_3_load_1)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i32 %add_ln44_4" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 135 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln37 & adjacencyList_7_load & !visited_3_load_4)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%queue_addr_5 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_4" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 136 'getelementptr' 'queue_addr_5' <Predicate = (!icmp_ln37 & adjacencyList_7_load & !visited_3_load_4)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 7, i5 %queue_addr_5" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 137 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_7_load & !visited_3_load_4)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%rear_3_6 = phi i32 %add_ln44_4, void %if.then.i.6, i32 %rear_3_3, void %for.body.i.split.4, i32 %rear_3_3, void %land.lhs.true.i.6" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 138 'phi' 'rear_3_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_11_load, void %for.body.i.split.11, void %land.lhs.true.i.10" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 139 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_9 : Operation 140 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_5, void %if.then.i.10, void %for.body.i.split.11" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 140 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_11_load)> <Delay = 0.63>
ST_9 : Operation 141 [1/2] (0.86ns)   --->   "%visited_3_load_8 = load i5 %visited_3_addr_1" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 141 'load' 'visited_3_load_8' <Predicate = (!icmp_ln37 & adjacencyList_16_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_9 : Operation 142 [1/2] (0.86ns)   --->   "%visited_3_load_9 = load i5 %visited_3_addr" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 142 'load' 'visited_3_load_9' <Predicate = (!icmp_ln37 & adjacencyList_18_load)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 2.65>
ST_10 : Operation 143 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_7" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 143 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_3_load & !visited_3_load_2)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_10 : Operation 144 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_6" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 144 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_4_load & !visited_3_load_3)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_10 : Operation 145 [1/1] (1.78ns)   --->   "%add_ln44_5 = add i32 %rear_3_6, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 145 'add' 'add_ln44_5' <Predicate = (!icmp_ln37 & adjacencyList_11_load & !visited_3_load_5)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i32 %add_ln44_5" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 146 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln37 & adjacencyList_11_load & !visited_3_load_5)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%queue_addr_6 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_5" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 147 'getelementptr' 'queue_addr_6' <Predicate = (!icmp_ln37 & adjacencyList_11_load & !visited_3_load_5)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 11, i5 %queue_addr_6" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 148 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_11_load & !visited_3_load_5)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 3.28>
ST_11 : Operation 149 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_5" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 149 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_7_load & !visited_3_load_4)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_11 : Operation 150 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_4" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 150 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_11_load & !visited_3_load_5)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_11 : Operation 151 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.11" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 151 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_11_load & !visited_3_load_5)> <Delay = 0.63>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%rear_3_10 = phi i32 %add_ln44_5, void %if.then.i.10, i32 %rear_3_6, void %for.body.i.split.7, i32 %rear_3_6, void %land.lhs.true.i.10" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 152 'phi' 'rear_3_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_13_load, void %for.body.i.split.13, void %land.lhs.true.i.12" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 153 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_11 : Operation 154 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_6, void %if.then.i.12, void %for.body.i.split.13" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 154 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_13_load)> <Delay = 0.63>
ST_11 : Operation 155 [1/1] (1.78ns)   --->   "%add_ln44_6 = add i32 %rear_3_10, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 155 'add' 'add_ln44_6' <Predicate = (!icmp_ln37 & adjacencyList_13_load & !visited_3_load_6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i32 %add_ln44_6" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 156 'zext' 'zext_ln44_6' <Predicate = (!icmp_ln37 & adjacencyList_13_load & !visited_3_load_6)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%queue_addr_7 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_6" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 157 'getelementptr' 'queue_addr_7' <Predicate = (!icmp_ln37 & adjacencyList_13_load & !visited_3_load_6)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 13, i5 %queue_addr_7" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 158 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_13_load & !visited_3_load_6)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 3.28>
ST_12 : Operation 159 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_3" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 159 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_13_load & !visited_3_load_6)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_12 : Operation 160 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.13" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 160 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_13_load & !visited_3_load_6)> <Delay = 0.63>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%rear_3_12 = phi i32 %add_ln44_6, void %if.then.i.12, i32 %rear_3_10, void %for.body.i.split.11, i32 %rear_3_10, void %land.lhs.true.i.12" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 161 'phi' 'rear_3_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_15_load, void %for.body.i.split.15, void %land.lhs.true.i.14" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 162 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_12 : Operation 163 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_7, void %if.then.i.14, void %for.body.i.split.15" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 163 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_15_load)> <Delay = 0.63>
ST_12 : Operation 164 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_2" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 164 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_15_load & !visited_3_load_7)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_12 : Operation 165 [1/1] (1.78ns)   --->   "%add_ln44_7 = add i32 %rear_3_12, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 165 'add' 'add_ln44_7' <Predicate = (!icmp_ln37 & adjacencyList_15_load & !visited_3_load_7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i32 %add_ln44_7" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 166 'zext' 'zext_ln44_7' <Predicate = (!icmp_ln37 & adjacencyList_15_load & !visited_3_load_7)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%queue_addr_8 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_7" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 167 'getelementptr' 'queue_addr_8' <Predicate = (!icmp_ln37 & adjacencyList_15_load & !visited_3_load_7)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 15, i5 %queue_addr_8" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 168 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_15_load & !visited_3_load_7)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_12 : Operation 169 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.15" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 169 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_15_load & !visited_3_load_7)> <Delay = 0.63>

State 13 <SV = 12> <Delay = 2.65>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%rear_3_14 = phi i32 %add_ln44_7, void %if.then.i.14, i32 %rear_3_12, void %for.body.i.split.13, i32 %rear_3_12, void %land.lhs.true.i.14" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 170 'phi' 'rear_3_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_16_load, void %for.body.i.split.16, void %land.lhs.true.i.15" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 171 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_13 : Operation 172 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_8, void %if.then.i.15, void %for.body.i.split.16" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 172 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_16_load)> <Delay = 0.63>
ST_13 : Operation 173 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr_1" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 173 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_16_load & !visited_3_load_8)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>
ST_13 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln44_8 = add i32 %rear_3_14, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 174 'add' 'add_ln44_8' <Predicate = (!icmp_ln37 & adjacencyList_16_load & !visited_3_load_8)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i32 %add_ln44_8" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 175 'zext' 'zext_ln44_8' <Predicate = (!icmp_ln37 & adjacencyList_16_load & !visited_3_load_8)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%queue_addr_9 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_8" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 176 'getelementptr' 'queue_addr_9' <Predicate = (!icmp_ln37 & adjacencyList_16_load & !visited_3_load_8)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 16, i5 %queue_addr_9" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 177 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_16_load & !visited_3_load_8)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_13 : Operation 178 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.16" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 178 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_16_load & !visited_3_load_8)> <Delay = 0.63>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%rear_3_15 = phi i32 %add_ln44_8, void %if.then.i.15, i32 %rear_3_14, void %for.body.i.split.15, i32 %rear_3_14, void %land.lhs.true.i.15" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 179 'phi' 'rear_3_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %adjacencyList_18_load, void %for.body.i.split.18, void %land.lhs.true.i.17" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 180 'br' 'br_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_13 : Operation 181 [1/1] (0.63ns)   --->   "%br_ln42 = br i1 %visited_3_load_9, void %if.then.i.17, void %for.body.i.split.18" [Graph.cpp:42->Graph.cpp:118]   --->   Operation 181 'br' 'br_ln42' <Predicate = (!icmp_ln37 & adjacencyList_18_load)> <Delay = 0.63>
ST_13 : Operation 182 [1/1] (0.86ns)   --->   "%store_ln43 = store i1 1, i5 %visited_3_addr" [Graph.cpp:43->Graph.cpp:118]   --->   Operation 182 'store' 'store_ln43' <Predicate = (!icmp_ln37 & adjacencyList_18_load & !visited_3_load_9)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 3.05>
ST_14 : Operation 183 [1/1] (1.78ns)   --->   "%add_ln44_9 = add i32 %rear_3_15, i32 1" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 183 'add' 'add_ln44_9' <Predicate = (!icmp_ln37 & adjacencyList_18_load & !visited_3_load_9)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i32 %add_ln44_9" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 184 'zext' 'zext_ln44_9' <Predicate = (!icmp_ln37 & adjacencyList_18_load & !visited_3_load_9)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%queue_addr_10 = getelementptr i5 %queue, i64 0, i64 %zext_ln44_9" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 185 'getelementptr' 'queue_addr_10' <Predicate = (!icmp_ln37 & adjacencyList_18_load & !visited_3_load_9)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.86ns)   --->   "%store_ln44 = store i5 18, i5 %queue_addr_10" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 186 'store' 'store_ln44' <Predicate = (!icmp_ln37 & adjacencyList_18_load & !visited_3_load_9)> <Delay = 0.86> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_14 : Operation 187 [1/1] (0.63ns)   --->   "%br_ln45 = br void %for.body.i.split.18" [Graph.cpp:45->Graph.cpp:118]   --->   Operation 187 'br' 'br_ln45' <Predicate = (!icmp_ln37 & adjacencyList_18_load & !visited_3_load_9)> <Delay = 0.63>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%rear_3_17 = phi i32 %add_ln44_9, void %if.then.i.17, i32 %rear_3_15, void %for.body.i.split.16, i32 %rear_3_15, void %land.lhs.true.i.17" [Graph.cpp:44->Graph.cpp:118]   --->   Operation 188 'phi' 'rear_3_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.63ns)   --->   "%store_ln37 = store i32 %rear_3_17, i32 %rear" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 189 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_14 : Operation 190 [1/1] (0.63ns)   --->   "%store_ln37 = store i64 %add_ln38, i64 %front" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 190 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.63>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln37 = br void %while.cond.i" [Graph.cpp:37->Graph.cpp:118]   --->   Operation 191 'br' 'br_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.636ns
The critical path consists of the following:
	'alloca' operation ('rear') [16]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'rear' [17]  (0.636 ns)

 <State 2>: 2.763ns
The critical path consists of the following:
	'load' operation ('front', Graph.cpp:37->Graph.cpp:118) on local variable 'front' [21]  (0.000 ns)
	'add' operation ('add_ln38', Graph.cpp:38->Graph.cpp:118) [39]  (1.896 ns)
	'getelementptr' operation ('queue_addr', Graph.cpp:38->Graph.cpp:118) [40]  (0.000 ns)
	'load' operation ('node', Graph.cpp:38->Graph.cpp:118) on array 'queue' [41]  (0.867 ns)

 <State 3>: 1.784ns
The critical path consists of the following:
	'load' operation ('traversalSize_load', Graph.cpp:39->Graph.cpp:118) on static variable 'traversalSize' [42]  (0.000 ns)
	'add' operation ('add_ln39', Graph.cpp:39->Graph.cpp:118) [43]  (1.784 ns)

 <State 4>: 1.503ns
The critical path consists of the following:
	'load' operation ('adjacencyList_1_load', Graph.cpp:42->Graph.cpp:118) on array 'adjacencyList_1' [50]  (0.867 ns)
	multiplexor before 'phi' operation ('rear') with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) [63]  (0.636 ns)

 <State 5>: 4.840ns
The critical path consists of the following:
	'add' operation ('add_ln44', Graph.cpp:44->Graph.cpp:118) [57]  (1.784 ns)
	multiplexor before 'phi' operation ('rear') with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) [63]  (0.636 ns)
	'phi' operation ('rear') with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) [63]  (0.000 ns)
	'add' operation ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) [72]  (1.784 ns)
	multiplexor before 'phi' operation ('rear_3_1', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) [78]  (0.636 ns)
	'phi' operation ('rear_3_1', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) [78]  (0.000 ns)

 <State 6>: 4.840ns
The critical path consists of the following:
	'add' operation ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) [87]  (1.784 ns)
	multiplexor before 'phi' operation ('rear_3_2', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) [93]  (0.636 ns)
	'phi' operation ('rear_3_2', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) [93]  (0.000 ns)
	'add' operation ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) [102]  (1.784 ns)
	multiplexor before 'phi' operation ('rear_3_3', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) [108]  (0.636 ns)
	'phi' operation ('rear_3_3', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) [108]  (0.000 ns)

 <State 7>: 1.503ns
The critical path consists of the following:
	'load' operation ('visited_3_load_4', Graph.cpp:42->Graph.cpp:118) on array 'visited_3' [113]  (0.867 ns)
	multiplexor before 'phi' operation ('rear_3_6', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) [123]  (0.636 ns)

 <State 8>: 1.784ns
The critical path consists of the following:
	'add' operation ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) [117]  (1.784 ns)

 <State 9>: 0.867ns
The critical path consists of the following:
	'load' operation ('visited_3_load_8', Graph.cpp:42->Graph.cpp:118) on array 'visited_3' [173]  (0.867 ns)

 <State 10>: 2.651ns
The critical path consists of the following:
	'add' operation ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) [132]  (1.784 ns)
	'getelementptr' operation ('queue_addr_6', Graph.cpp:44->Graph.cpp:118) [134]  (0.000 ns)
	'store' operation ('store_ln44', Graph.cpp:44->Graph.cpp:118) of constant 11 on array 'queue' [135]  (0.867 ns)

 <State 11>: 3.287ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('rear_3_10', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) [138]  (0.636 ns)
	'phi' operation ('rear_3_10', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) [138]  (0.000 ns)
	'add' operation ('add_ln44_6', Graph.cpp:44->Graph.cpp:118) [147]  (1.784 ns)
	'getelementptr' operation ('queue_addr_7', Graph.cpp:44->Graph.cpp:118) [149]  (0.000 ns)
	'store' operation ('store_ln44', Graph.cpp:44->Graph.cpp:118) of constant 13 on array 'queue' [150]  (0.867 ns)

 <State 12>: 3.287ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('rear_3_12', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) ('add_ln44_6', Graph.cpp:44->Graph.cpp:118) [153]  (0.636 ns)
	'phi' operation ('rear_3_12', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) ('add_ln44_6', Graph.cpp:44->Graph.cpp:118) [153]  (0.000 ns)
	'add' operation ('add_ln44_7', Graph.cpp:44->Graph.cpp:118) [162]  (1.784 ns)
	'getelementptr' operation ('queue_addr_8', Graph.cpp:44->Graph.cpp:118) [164]  (0.000 ns)
	'store' operation ('store_ln44', Graph.cpp:44->Graph.cpp:118) of constant 15 on array 'queue' [165]  (0.867 ns)

 <State 13>: 2.651ns
The critical path consists of the following:
	'phi' operation ('rear_3_14', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) ('add_ln44_6', Graph.cpp:44->Graph.cpp:118) ('add_ln44_7', Graph.cpp:44->Graph.cpp:118) [168]  (0.000 ns)
	'add' operation ('add_ln44_8', Graph.cpp:44->Graph.cpp:118) [177]  (1.784 ns)
	'getelementptr' operation ('queue_addr_9', Graph.cpp:44->Graph.cpp:118) [179]  (0.000 ns)
	'store' operation ('store_ln44', Graph.cpp:44->Graph.cpp:118) of constant 16 on array 'queue' [180]  (0.867 ns)

 <State 14>: 3.056ns
The critical path consists of the following:
	'add' operation ('add_ln44_9', Graph.cpp:44->Graph.cpp:118) [192]  (1.784 ns)
	multiplexor before 'phi' operation ('rear_3_17', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) ('add_ln44_6', Graph.cpp:44->Graph.cpp:118) ('add_ln44_7', Graph.cpp:44->Graph.cpp:118) ('add_ln44_8', Graph.cpp:44->Graph.cpp:118) ('add_ln44_9', Graph.cpp:44->Graph.cpp:118) [198]  (0.636 ns)
	'phi' operation ('rear_3_17', Graph.cpp:44->Graph.cpp:118) with incoming values : ('rear', Graph.cpp:44->Graph.cpp:118) ('add_ln44', Graph.cpp:44->Graph.cpp:118) ('add_ln44_1', Graph.cpp:44->Graph.cpp:118) ('add_ln44_2', Graph.cpp:44->Graph.cpp:118) ('add_ln44_3', Graph.cpp:44->Graph.cpp:118) ('add_ln44_4', Graph.cpp:44->Graph.cpp:118) ('add_ln44_5', Graph.cpp:44->Graph.cpp:118) ('add_ln44_6', Graph.cpp:44->Graph.cpp:118) ('add_ln44_7', Graph.cpp:44->Graph.cpp:118) ('add_ln44_8', Graph.cpp:44->Graph.cpp:118) ('add_ln44_9', Graph.cpp:44->Graph.cpp:118) [198]  (0.000 ns)
	'store' operation ('store_ln37', Graph.cpp:37->Graph.cpp:118) of variable 'rear_3_17', Graph.cpp:44->Graph.cpp:118 on local variable 'rear' [199]  (0.636 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
