INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Addressable_Delay_Line.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Addressable_Delay_Line
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Addressable_Delay_Line_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Addressable_Delay_Line_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Addressable_Delay_Line_block1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Addressable_Delay_Line_block1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Addressable_Delay_Line_block2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Addressable_Delay_Line_block2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Detect_Change.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Detect_Change
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_HDL_Reciprocal_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_HDL_Reciprocal_core
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_HDL_Reciprocal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_HDL_Reciprocal
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_goldSequences.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_goldSequences
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gs_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gs_selector
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_fir_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_fir_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_fir_q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_fir_q
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peak_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peak_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_running_max.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_running_max
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_store_index.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_store_index
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_pd_ch1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_pd_ch1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_select_inputs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_rd_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ram_rd_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ram_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_fir_i_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_fir_i_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_fir_q_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_fir_q_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peak_fsm_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peak_fsm_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_running_max_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_running_max_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_store_index_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_store_index_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_pd_ch2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_pd_ch2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_state_machine
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_q_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_q_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_i_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_i_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_in_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_in_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_bram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_select_inputs_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_calc_inverse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_calc_inverse
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_local_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_local_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_update_csi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_update_csi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ch_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ch_est
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_channel_estimator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_channel_estimator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/simulation/ZynqBF_2tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2tx_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Detect_Change.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Detect_Change
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_HDL_Reciprocal_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_HDL_Reciprocal_core
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_HDL_Reciprocal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_HDL_Reciprocal
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_goldSequences.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_goldSequences
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gs_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gs_selector
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_data_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_data_in
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlation_config.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlation_config
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_get_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_get_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_ram_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_ram_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gold_sequences.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gold_sequences
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_shift_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_shift_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_en.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator_en
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_sum_elements_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_sum_elements_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_all_u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_all_u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peak_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peak_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_running_max.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_running_max
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_store_index.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_store_index
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peakdetect_ch1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peakdetect_ch1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_select_inputs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_rd_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ram_rd_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ram_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_data_in_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_data_in_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlation_config_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlation_config_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gold_sequences_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gold_sequences_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_en_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator_en_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peak_fsm_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peak_fsm_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_running_max_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_running_max_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_store_index_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_store_index_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peakdetect_ch2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peakdetect_ch2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_state_machine
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_q_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_q_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_i_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_i_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_in_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_in_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_bram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_select_inputs_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_calc_inverse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_calc_inverse
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_local_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_local_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_update_csi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_update_csi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ch_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ch_est
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_channel_estimator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_channel_estimator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_sim.srcs/sources_1/imports/ZynqBF_2tx/simulation/ZynqBF_2tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2tx_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_tc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_goldSequences.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_goldSequences
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gs_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gs_selector
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_data_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_data_in
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlation_config.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlation_config
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_get_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_get_bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_ram_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_ram_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gold_sequences.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gold_sequences
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_shift_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_shift_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_en.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator_en
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_sum_elements_i.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_sum_elements_i
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_all_u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_all_u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peak_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peak_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_running_max.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_running_max
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_store_index.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_store_index
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peakdetect_ch1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peakdetect_ch1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_select_inputs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_rd_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ram_rd_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ram_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_data_in_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_data_in_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlation_config_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlation_config_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_gold_sequences_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_gold_sequences_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_en_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator_en_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_correlator2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peak_fsm_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peak_fsm_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_running_max_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_running_max_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_store_index_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_store_index_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peakdetect_ch2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_peakdetect_ch2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_state_machine
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_q_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_q_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_i_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_i_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_in_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_in_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_rx_bram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_Detect_Change.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_Detect_Change
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_select_inputs_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_HDL_Reciprocal_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_HDL_Reciprocal_core
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_HDL_Reciprocal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_HDL_Reciprocal
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_calc_inverse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_calc_inverse
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_local_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_local_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_update_csi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_update_csi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ch_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ch_est
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_channel_estimator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_channel_estimator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2tx_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2tx_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jason/matlab/Projects/ZynqBF_2tx/simulation/ZynqBF_2tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZynqBF_2tx_tb
