// Seed: 3285800065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  assign module_1.id_6 = 0;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd73,
    parameter id_2  = 32'd76,
    parameter id_22 = 32'd50
) (
    input tri id_0,
    input tri0 id_1,
    input supply0 _id_2
    , _id_22,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    input wand id_10,
    output wand id_11,
    input tri0 id_12,
    input tri0 _id_13,
    input wand id_14,
    input supply0 id_15,
    output wand id_16,
    input uwire id_17,
    input supply0 id_18,
    output tri id_19,
    input tri id_20
);
  integer [id_13 : id_2] id_23;
  logic id_24;
  logic [1 : id_22] id_25;
  ;
  assign id_24 = id_17 ? -1'd0 : id_6;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_25,
      id_24,
      id_24,
      id_25,
      id_23,
      id_23,
      id_23,
      id_23,
      id_24,
      id_25,
      id_25
  );
endmodule
