/**
  * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
  *
  * SPDX-License-Identifier: Apache-2.0
  ******************************************************************************
  * @file    gc9306_ctc28_panel_cfg.h
  * @version V0.1
  * @brief   display panel config for gc9306 ctc 2.8'
  *
  * Change Logs:
  * Date           Author          Notes
  * 2019-02-20     Huang Jiachai   first implementation
  *
  ******************************************************************************
  */

#ifndef __GC9306_CTC28_PANEL_CFG__
#define __GC9306_CTC28_PANEL_CFG__

#define RT_HW_LCD_XRES                240     /* LCD PIXEL WIDTH             */
#define RT_HW_LCD_YRES                320     /* LCD PIXEL HEIGHT            */
#define RT_HW_LCD_PIXEL_CLOCK         150000  /* Pixel clock Khz             */
#define RT_HW_LCD_LANE_MBPS           0       /* DSI per lane Mbps           */
#define RT_HW_LCD_LEFT_MARGIN         10      /* Horizontal back porch       */
#define RT_HW_LCD_RIGHT_MARGIN        10      /* Horizontal front porch      */
#define RT_HW_LCD_UPPER_MARGIN        10      /* Vertical back porch         */
#define RT_HW_LCD_LOWER_MARGIN        10      /* Vertical front porch        */
#define RT_HW_LCD_HSYNC_LEN           10      /* Horizontal synchronization  */
#define RT_HW_LCD_VSYNC_LEN           10      /* Vertical synchronization    */

#define RT_HW_LCD_CONN_TYPE           RK_DISPLAY_CONNECTOR_RGB
#define RT_HW_LCD_BUS_FORMAT          MEDIA_BUS_FMT_SRGB888_3X8
#define RT_HW_LCD_DSI_LANES           4
#define RT_HW_LCD_VMODE_FLAG          0
#define RT_HW_LCD_INIT_CMD_TYPE       CMD_TYPE_MCU
#define RT_HW_LCD_DISPLAY_MODE        DISPLAY_VIDEO_MODE
#define RT_HW_LCD_AREA_DISPLAY        DISABLE_AREA_DISPLAY

#define RT_HW_LCD_XACT_ALIGN          1
#define RT_HW_LCD_YACT_ALIGN          1
#define RT_HW_LCD_XPOS_ALIGN          1
#define RT_HW_LCD_YPOS_ALIGN          1

const static struct rockchip_cmd cmd_on[] =
{
    {0x00, 0x0, 0x01, {0xfe}},
    {0x00, 0x0, 0x01, {0xef}},
    {0x00, 0x0, 0x01, {0x36}},
    {0x01, 0x0, 0x01, {0x40}},
    {0x00, 0x0, 0x01, {0x3a}},
    {0x01, 0x0, 0x01, {0x06}},
    {0x00, 0x0, 0x01, {0xa4}},
    {0x01, 0x0, 0x01, {0x44}},
    {0x01, 0x0, 0x01, {0x44}},
    {0x00, 0x0, 0x01, {0xa5}},
    {0x01, 0x0, 0x01, {0x42}},
    {0x01, 0x0, 0x01, {0x42}},
    {0x00, 0x0, 0x01, {0xaa}},
    {0x01, 0x0, 0x01, {0x88}},
    {0x01, 0x0, 0x01, {0x88}},
    {0x00, 0x0, 0x01, {0xe8}},
    {0x01, 0x0, 0x01, {0x11}},
    {0x01, 0x0, 0x01, {0x72}},/* 68hz:0x0b, 60hz: 0x72 */
    {0x00, 0x0, 0x01, {0xe3}},
    {0x01, 0x0, 0x01, {0x01}},
    {0x01, 0x0, 0x01, {0x10}},
    {0x00, 0x0, 0x01, {0xff}},
    {0x01, 0x0, 0x01, {0x61}},
    {0x00, 0x0, 0x01, {0xAC}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x00, 0x0, 0x01, {0xAd}},
    {0x01, 0x0, 0x01, {0x33}},
    {0x00, 0x0, 0x01, {0xae}},
    {0x01, 0x0, 0x01, {0x2b}},
    {0x00, 0x0, 0x01, {0xAf}},
    {0x01, 0x0, 0x01, {0x55}},
    {0x00, 0x0, 0x01, {0xa6}},
    {0x01, 0x0, 0x01, {0x2a}},
    {0x01, 0x0, 0x01, {0x2a}},
    {0x00, 0x0, 0x01, {0xa7}},
    {0x01, 0x0, 0x01, {0x2b}},
    {0x01, 0x0, 0x01, {0x2b}},
    {0x00, 0x0, 0x01, {0xa8}},
    {0x01, 0x0, 0x01, {0x18}},
    {0x01, 0x0, 0x01, {0x18}},
    {0x00, 0x0, 0x01, {0xa9}},
    {0x01, 0x0, 0x01, {0x2a}},
    {0x01, 0x0, 0x01, {0x2a}},
    {0x00, 0x0, 0x01, {0x2a}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x01, 0x0, 0x01, {0xef}},
    {0x00, 0x0, 0x01, {0x2b}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x01, 0x0, 0x01, {0x01}},
    {0x01, 0x0, 0x01, {0x3f}},
    {0x00, 0x0, 0x01, {0x2c}},
    {0x00, 0x0, 0x01, {0x35}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x00, 0x0, 0x01, {0x44}},
    {0x01, 0x0, 0x01, {0x00}},
    {0x01, 0x0, 0x01, {0x0a}},
    {0x00, 0x0, 0x01, {0xf0}},
    {0x01, 0x0, 0x01, {0x2}},
    {0x01, 0x0, 0x01, {0x1}},
    {0x01, 0x0, 0x01, {0x0}},
    {0x01, 0x0, 0x01, {0x6}},
    {0x01, 0x0, 0x01, {0x9}},
    {0x01, 0x0, 0x01, {0xC}},
    {0x00, 0x0, 0x01, {0xf1}},
    {0x01, 0x0, 0x01, {0x1}},
    {0x01, 0x0, 0x01, {0x3}},
    {0x01, 0x0, 0x01, {0x0}},
    {0x01, 0x0, 0x01, {0x3A}},
    {0x01, 0x0, 0x01, {0x3E}},
    {0x01, 0x0, 0x01, {0x9}},
    {0x00, 0x0, 0x01, {0xf2}},
    {0x01, 0x0, 0x01, {0xC}},
    {0x01, 0x0, 0x01, {0x9}},
    {0x01, 0x0, 0x01, {0x26}},
    {0x01, 0x0, 0x01, {0x7}},
    {0x01, 0x0, 0x01, {0x7}},
    {0x01, 0x0, 0x01, {0x30}},
    {0x00, 0x0, 0x01, {0xf3}},
    {0x01, 0x0, 0x01, {0x9}},
    {0x01, 0x0, 0x01, {0x6}},
    {0x01, 0x0, 0x01, {0x57}},
    {0x01, 0x0, 0x01, {0x3}},
    {0x01, 0x0, 0x01, {0x3}},
    {0x01, 0x0, 0x01, {0x6b}},
    {0x00, 0x0, 0x01, {0xf4}},
    {0x01, 0x0, 0x01, {0xd}},
    {0x01, 0x0, 0x01, {0x1d}},
    {0x01, 0x0, 0x01, {0x1c}},
    {0x01, 0x0, 0x01, {0x6}},
    {0x01, 0x0, 0x01, {0x8}},//3
    {0x01, 0x0, 0x01, {0xF}},
    {0x00, 0x0, 0x01, {0xf5}},
    {0x01, 0x0, 0x01, {0xc}},
    {0x01, 0x0, 0x01, {0x5}},
    {0x01, 0x0, 0x01, {0x6}},
    {0x01, 0x0, 0x01, {0x33}},
    {0x01, 0x0, 0x01, {0x31}},
    {0x01, 0x0, 0x01, {0xF}},
    {0x00, 0x1, 0x01, {0x20}},
    {0x00, 0x1, 0x01, {0x11}},
    {0x00, 0x0, 0x01, {0x29}},
    {0x00, 0x0, 0x01, {0x2c}},
};

const static struct rockchip_cmd cmd_off[] =
{
    {0x00, 0x0, 0x01, {0xfe}},
    {0x00, 0x0, 0x01, {0xef}},
    {0x00, 0x10, 0x01, {0x28}},
    {0x01, 0x10, 0x01, {0x10}},
};

#endif /* __GC9306_CTC28_PANEL_CFG__ */
