# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" --include "../../../../../../Sources" --include "../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/ec67/hdl" --include "../../../../../../Sources/Block Diagrams/PYNQ_wrap/ipshared/2d50/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../../../Sources/General/FlipFlop.v" \
"../../../../../../Sources/General/ParallelBuffer.v" \
"../../../../../../Sources/General/dataSplit.v" \
"../../../../staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/sim/ps_Wrap_ParallelBuffer_0_0.v" \
"../../../../staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/sim/ps_Wrap_dataSplit_0_0.v" \
"../../../../staticXBarMulti.ip_user_files/bd/ps_Wrap/sim/ps_Wrap.v" \
"../../../../../../Sources/General/XBar.v" \
"../../../../../../Sources/Multiplier/dynamicMulti.v" \
"../../../../../../Sources/Multiplier/multiplyCompute.v" \
"../../../../../../Sources/General/multiplyXBar.v" \
"../../../../../../Sources/General/mux.v" \
"../../../../staticXBarMulti.srcs/sim_1/new/XBarMulti1mutliuse_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
