Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 29 Nov 2018 08:37:36 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 8D9EE5802E4
	for <like.xu@linux.intel.com>; Wed, 28 Nov 2018 06:59:06 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 28 Nov 2018 06:59:06 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AS8apQx2HVXgyAGgGsmDT+DRfVm0co7zxezQtwd8Z?=
 =?us-ascii?q?sesWLfvxwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QKsqUjq+8ahkVB7oiD?=
 =?us-ascii?q?8GNzEn9mHXltdwh79frB64uhBz35LYbISTOfFjfK3SYMkaSHJfUMZfVyJPAY2y?=
 =?us-ascii?q?YIUAAOUDIelWoJTzp0MMoBW8CgSgGe3ixiNWiX/txqA6z+csHBva0AA8Ed8Dsn?=
 =?us-ascii?q?LZp8j1OqcIVuC1ybHFwy/Db/NX3Tf96ZDIcgg/rv6UWrx/a9bRyUkuFwzbk1Wc?=
 =?us-ascii?q?sILrMCmI1usQqW+Q8u1tVfqvi24mrwFxpyWgy9w2iobXm40VykrL9TljzIkpIt?=
 =?us-ascii?q?24TVd2bNi5G5VTryGXL5V6Tt8hTm1ypSo2174LtYSlcCUEyJkr3QPTZv6ff4SW?=
 =?us-ascii?q?+B3vSPudLDJki31+Zb6wmhO//Eu6xeHgTMa51VhKoypZntXQs30A2B/e5dSaRv?=
 =?us-ascii?q?Z4/UquxyyA2BvW5+1aIU05lLDUJps9zbEqmJoetULOFTLslkrslq+ZbEAk9/Co?=
 =?us-ascii?q?6+v5ZrXmoYeRN4t1igHlLqQugdazAes+MggTRWSb/v681LL78U34RrVFkOE2n7?=
 =?us-ascii?q?HHvJzGJskXvLO1DxJW34o59RqyATer3M4FkXQFNF5FfQiIj4ntO1HAOvD4CvK/?=
 =?us-ascii?q?jky1kDh1wvDGI6TtDYjTIXjdjrjhea9x5FVbyAouy9BQ+4xbCqoGLPL3W0/xt8?=
 =?us-ascii?q?LXAgU2Mgyp2+vnDNR91oUDWWOAGKOZMaXSsUOW6eIrOeWDeIgVuDPmJvgj4P7u?=
 =?us-ascii?q?i3A5mVkAfaWz2psXcn+4Eux8I0qFeXrsnssBEWASswo6Tezqi0ONXSRcZnavRK?=
 =?us-ascii?q?884jA7CIS7DYbMXIytgbqB3DulEZ1SfGxJFleMEXK7P7iCQOoGPSKOPtd6wHtD?=
 =?us-ascii?q?Ubm6V5Rn0xaouwnnjb19Ia3R8ywcsJvlk99t++zUkwp17DFxEoGR3n+ASzJJmH?=
 =?us-ascii?q?gVTWoz1aF7vUsv01qGzO10juJVEZlJ6upUXxwmHZjbyeN8Fpb1QA2WZcqDSlut?=
 =?us-ascii?q?XoC7ByosRMk62d4EbhVBHICZkh3N1iziJrYPlLuVBZd8prnA0nb4IYB4wmzF07?=
 =?us-ascii?q?cghHE8Xo5VNiutgasps0DKCovU1kmUiauuXaIb2iHL6SGE12XdkltfVVtIUaTB?=
 =?us-ascii?q?XGgHa3zzpMj5507fCpOnFLimel9Zyc+GL6dicNDljVxaAvzkPYKNMCqKh26sCE?=
 =?us-ascii?q?PQlfu3Z43wdjBYhX2FBQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ALAADMrP5bhxHrdtBkGgEBAQEBAgEBA?=
 =?us-ascii?q?QEHAgEBAQGBVAIBAQEBCwGBMIJig3mId4sqgWAtmTUSAQEYFIduIjcGDQEDAQE?=
 =?us-ascii?q?BAQEBAgETAQEBCgsJCBsOL4I2BQIDGgEGglsBAQEBAwECIA8BEwopAwMBAgYBA?=
 =?us-ascii?q?QoVAwICIgQCAgMBMAEFARwGAQwGAgEBAYMcgXUNAQSbADyLDYEviTCBDRJ5hyW?=
 =?us-ascii?q?DZheBf4ERJ4JriAWCNSICoBsJkSsGGIlYhz2Ido8rAgQCBAUCBQ8hgTuBdzMiG?=
 =?us-ascii?q?xU7gmyCIi6ODHGBByGLG4F3AQE?=
X-IPAS-Result: =?us-ascii?q?A0ALAADMrP5bhxHrdtBkGgEBAQEBAgEBAQEHAgEBAQGBVAI?=
 =?us-ascii?q?BAQEBCwGBMIJig3mId4sqgWAtmTUSAQEYFIduIjcGDQEDAQEBAQEBAgETAQEBC?=
 =?us-ascii?q?gsJCBsOL4I2BQIDGgEGglsBAQEBAwECIA8BEwopAwMBAgYBAQoVAwICIgQCAgM?=
 =?us-ascii?q?BMAEFARwGAQwGAgEBAYMcgXUNAQSbADyLDYEviTCBDRJ5hyWDZheBf4ERJ4Jri?=
 =?us-ascii?q?AWCNSICoBsJkSsGGIlYhz2Ido8rAgQCBAUCBQ8hgTuBdzMiGxU7gmyCIi6ODHG?=
 =?us-ascii?q?BByGLG4F3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,290,1539673200"; 
   d="scan'208";a="64362298"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 28 Nov 2018 06:58:52 -0800
Received: from localhost ([::1]:48157 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gS1Ih-0001Hb-VY
	for like.xu@linux.intel.com; Wed, 28 Nov 2018 09:58:52 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:54261)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <philmd@redhat.com>) id 1gS1Cl-0003nn-LW
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 09:52:49 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <philmd@redhat.com>) id 1gS0xV-0003wH-2X
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 09:37:00 -0500
Received: from mail-wr1-f67.google.com ([209.85.221.67]:33328)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <philmd@redhat.com>) id 1gS0xU-0003vZ-SM
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 09:36:57 -0500
Received: by mail-wr1-f67.google.com with SMTP id c14so20902754wrr.0
	for <qemu-devel@nongnu.org>; Wed, 28 Nov 2018 06:36:56 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=ssZ5/rShCk0gaSFu7EWvQwCZ8iyJ96SDt7W3fMTg/VM=;
	b=t4Lu+eJfEcI2MSroN/rVke4gFPh1cjtVQQDCkLNwNgOfSitZhvR8VFFyE3VErfu2E5
	ycnTGGdN9Qcv0pUuSB6dGYPDZUqgm7H/Z64kxjj9YUtx9FDv71DjpANVc2UnmjJgm9oU
	1Jp06y+Kee+ARwon3RkLRiV7pBsnihidhLhKK/DybwVjXxTlVWiiUUIwvJN2R/Oie+25
	NEd1OlOAwunuG1pXf/CmrorJ4L7caPrpeS34kmr6NFZ4Vp3JJ24E4hFANnNCupJzPhv0
	lli1KsQGYNs+irwL5cGakC9zIflbe3+2B08bqzYJ43NWmfiYIQL4tjPzQG7NO6lhbNaA
	sh8g==
X-Gm-Message-State: AA+aEWay17+V7DqNof0zXsRVZfysOA2WbnIvoUsfSfNrUYCzERbrQhPo
	aTf3Gn87jfOq1y3jqdaRqC4i/Q==
X-Google-Smtp-Source: AFSGD/W8spEC7qK2EhQOk1P3N/Fq2FOS21YBimdEPGsq6JihdVpushPnVT1zCECWIuXISCO0hmA44g==
X-Received: by 2002:adf:80a9:: with SMTP id 38mr25569095wrl.137.1543415815866; 
	Wed, 28 Nov 2018 06:36:55 -0800 (PST)
Received: from ?IPv6:2a01:cb1d:8a0a:f500:48c1:8eab:256a:caf9?
	([2a01:cb1d:8a0a:f500:48c1:8eab:256a:caf9])
	by smtp.gmail.com with ESMTPSA id
	s81sm3115570wmf.14.2018.11.28.06.36.51
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Wed, 28 Nov 2018 06:36:52 -0800 (PST)
To: Stefan Markovic <stefan.markovic@rt-rk.com>, qemu-devel@nongnu.org
References: <1543412590-29716-1-git-send-email-stefan.markovic@rt-rk.com>
	<1543412590-29716-3-git-send-email-stefan.markovic@rt-rk.com>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Openpgp: id=89C1E78F601EE86C867495CBA2A3FD6EDEADC0DE;
	url=http://pgp.mit.edu/pks/lookup?op=get&search=0xA2A3FD6EDEADC0DE
Message-ID: <bea9f668-e0ee-1dde-4dfd-c6f45f6e17e1@redhat.com>
Date: Wed, 28 Nov 2018 15:36:50 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <1543412590-29716-3-git-send-email-stefan.markovic@rt-rk.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.85.221.67
Subject: Re: [Qemu-devel] [PATCH 2/2] docs/qemu-cpu-models: Add
 MIPS/nanoMIPS QEMU supported CPU models
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, pburton@wavecomp.com, smarkovic@wavecomp.com,
	jhogan@kernel.org, huth@tuxfamily.org, hpoussin@reactos.org,
	amarkovic@wavecomp.com, pjovanovic@wavecomp.com
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 28/11/18 14:43, Stefan Markovic wrote:
> From: Stefan Markovic <smarkovic@wavecomp.com>
> 
> Add list of supported and preferred CPU models for MIPS32, MIPS64
> and nanoMIPS hosts.
> 
> Signed-off-by: Stefan Markovic <smarkovic@wavecomp.com>

Reviewed-by: Philippe Mathieu-Daud√© <philmd@redhat.com>

> ---
>  docs/qemu-cpu-models.texi | 163 +++++++++++++++++++++++++++++++++++++++++++++-
>  1 file changed, 161 insertions(+), 2 deletions(-)
> 
> diff --git a/docs/qemu-cpu-models.texi b/docs/qemu-cpu-models.texi
> index 1935f98..475d434 100644
> --- a/docs/qemu-cpu-models.texi
> +++ b/docs/qemu-cpu-models.texi
> @@ -5,8 +5,9 @@ QEMU / KVM CPU model configuration
>  @c man begin DESCRIPTION
>  
>  @menu
> -* recommendations_cpu_models_x86:: Recommendations for KVM CPU model configuration on x86 hosts
> -* cpu_model_syntax_apps::          Syntax for configuring CPU models
> +* recommendations_cpu_models_x86::  Recommendations for KVM CPU model configuration on x86 hosts
> +* recommendations_cpu_models_MIPS:: Supported CPU model configurations on MIPS hosts
> +* cpu_model_syntax_apps::           Syntax for configuring CPU models
>  @end menu
>  
>  QEMU / KVM virtualization supports two ways to configure CPU models
> @@ -368,6 +369,164 @@ hardware assisted virtualization, that should thus not be required for
>  running virtual machines.
>  @end table
>  
> +@node recommendations_cpu_models_MIPS
> +@subsection Supported CPU model configurations on MIPS hosts
> +
> +QEMU supports variety of MIPS CPU models:
> +
> +@menu
> +* cpu_models_MIPS32::               Supported CPU models for MIPS32 hosts
> +* cpu_models_MIPS64::               Supported CPU models for MIPS64 hosts
> +* cpu_models_nanoMIPS::             Supported CPU models for nanoMIPS hosts
> +* preferred_cpu_models_MIPS::       Preferred CPU models for MIPS hosts
> +@end menu
> +
> +@node cpu_models_MIPS32
> +@subsubsection Supported CPU models for MIPS32 hosts
> +
> +The following CPU models are supported for use on MIPS32 hosts. Administrators /
> +applications are recommended to use the CPU model that matches the generation
> +of the host CPUs in use. In a deployment with a mixture of host CPU models
> +between machines, if live migration compatibility is required, use the newest
> +CPU model that is compatible across all desired hosts.
> +
> +@table @option
> +@item @code{mips32r6-generic}
> +
> +MIPS32 Processor (Release 6, 2015)
> +
> +
> +@item @code{P5600}
> +
> +MIPS32 Processor (P5600, 2014)
> +
> +
> +@item @code{M14K}
> +@item @code{M14Kc}
> +
> +MIPS32 Processor (M14K, 2009)
> +
> +
> +@item @code{74Kf}
> +
> +MIPS32 Processor (74K, 2007)
> +
> +
> +@item @code{34Kf}
> +
> +MIPS32 Processor (34K, 2006)
> +
> +
> +@item @code{24Kc}
> +@item @code{24KEc}
> +@item @code{24Kf}
> +
> +MIPS32 Processor (24K, 2003)
> +
> +
> +@item @code{4Kc}
> +@item @code{4Km}
> +@item @code{4KEcR1}
> +@item @code{4KEmR1}
> +@item @code{4KEc}
> +@item @code{4KEm}
> +
> +MIPS32 Processor (4K, 1999)
> +@end table
> +
> +@node cpu_models_MIPS64
> +@subsubsection Supported CPU models for MIPS64 hosts
> +
> +The following CPU models are supported for use on MIPS64 hosts. Administrators /
> +applications are recommended to use the CPU model that matches the generation
> +of the host CPUs in use. In a deployment with a mixture of host CPU models
> +between machines, if live migration compatibility is required, use the newest
> +CPU model that is compatible across all desired hosts.
> +
> +@table @option
> +@item @code{I6400}
> +
> +MIPS64 Processor (Release 6, 2014)
> +
> +
> +@item @code{Loongson-2F}
> +
> +MIPS64 Processor (Longsoon 2, 2008)
> +
> +
> +@item @code{Loongson-2E}
> +
> +MIPS64 Processor (Loongson 2, 2006)
> +
> +
> +@item @code{mips64dspr2}
> +
> +MIPS64 Processor (Release 2, 2006)
> +
> +
> +@item @code{MIPS64R2-generic}
> +@item @code{5KEc}
> +@item @code{5KEf}
> +
> +MIPS64 Processor (Release 2, 2002)
> +
> +
> +@item @code{20Kc}
> +
> +MIPS64 Processor (20K, 2000)
> +
> +
> +@item @code{5Kc}
> +@item @code{5Kf}
> +
> +MIPS64 Processor (5K, 1999)
> +
> +
> +@item @code{VR5432}
> +
> +MIPS64 Processor (VR, 1998)
> +
> +
> +@item @code{R4000}
> +
> +MIPS64 Processor (MIPS III, 1991)
> +@end table
> +
> +@node cpu_models_nanoMIPS
> +@subsubsection Supported CPU models for nanoMIPS hosts
> +
> +The following CPU models are supported for use on nanoMIPS hosts. Administrators /
> +applications are recommended to use the CPU model that matches the generation
> +of the host CPUs in use. In a deployment with a mixture of host CPU models
> +between machines, if live migration compatibility is required, use the newest
> +CPU model that is compatible across all desired hosts.
> +
> +@table @option
> +@item @code{I7200}
> +
> +MIPS I7200 (nanoMIPS, 2018)
> +
> +@end table
> +
> +@node preferred_cpu_models_MIPS
> +@subsubsection Preferred CPU models for MIPS hosts
> +
> +The following CPU models are preferred for use on different MIPS hosts:
> +
> +@table @option
> +@item @code{MIPS III}
> +R4000
> +
> +@item @code{MIPS32R2}
> +34Kf
> +
> +@item @code{MIPS64R6}
> +I6400
> +
> +@item @code{nanoMIPS}
> +I7200
> +@end table
> +
>  @node cpu_model_syntax_apps
>  @subsection Syntax for configuring CPU models
>  
> 

