{"vcs1":{"timestamp_begin":1750445360.578518679, "rt":1.01, "ut":0.45, "st":0.12}}
{"vcselab":{"timestamp_begin":1750445361.683717255, "rt":0.90, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1750445362.656754907, "rt":0.20, "ut":0.12, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750445360.174697406}
{"VCS_COMP_START_TIME": 1750445360.174697406}
{"VCS_COMP_END_TIME": 1750445365.446784234}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2543550}}
{"stitch_vcselab": {"peak_mem": 2543609}}
