// Seed: 2033768161
module module_0 #(
    parameter id_10 = 32'd79,
    parameter id_11 = 32'd88
) (
    output supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6
);
  wire id_8;
  id_9(
      .id_0(1), .id_1(id_2), .id_2(id_0)
  ); defparam id_10.id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output logic id_3,
    output logic id_4,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9
);
  always @(negedge 1 or 1 < 1) id_4 = #1 1;
  module_0(
      id_9, id_6, id_9, id_9, id_5, id_9, id_9
  );
  always @(id_6 or 1) begin
    id_3 <= (1);
  end
  wire id_11;
  xor (id_3, id_8, id_6, id_5);
endmodule
