$date
	Mon Jan  8 11:17:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module usewire_tb $end
$var wire 1 ! f $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
x!
1$
1#
#10
x!
0$
1"
#15
1!
1%
1$
#20
