INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P_G
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2458] undeclared symbol P0, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:45]
INFO: [VRFC 10-2458] undeclared symbol G0, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:45]
INFO: [VRFC 10-2458] undeclared symbol P1, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:46]
INFO: [VRFC 10-2458] undeclared symbol G1, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:46]
INFO: [VRFC 10-2458] undeclared symbol P2, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:47]
INFO: [VRFC 10-2458] undeclared symbol G2, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:47]
INFO: [VRFC 10-2458] undeclared symbol P3, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:48]
INFO: [VRFC 10-2458] undeclared symbol G3, assumed default net type wire [C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sources_1/new/HAS_circuit.v:48]
INFO: [VRFC 10-311] analyzing module HAS_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/lab3_CLA/lab3_CLA.srcs/sim_1/new/has_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module has_sim
