
Shaders-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006760  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08006930  08006930  00007930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e34  08006e34  00008070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e34  08006e34  00007e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e3c  08006e3c  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e3c  08006e3c  00007e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e40  08006e40  00007e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006e44  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b10  20000070  08006eb4  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b80  08006eb4  00008b80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009731  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ff  00000000  00000000  000117d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  000138d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000795  00000000  00000000  000142f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023046  00000000  00000000  00014a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d7bd  00000000  00000000  00037acb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb1e3  00000000  00000000  00045288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011046b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000341c  00000000  00000000  001104b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001138cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006918 	.word	0x08006918

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08006918 	.word	0x08006918

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <Game_Init>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void Game_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af02      	add	r7, sp, #8
    LCD_Init();
 80005e2:	f000 fd31 	bl	8001048 <LCD_Init>
    LCD_Clear(COLOR_SPACE);
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 fea8 	bl	800133c <LCD_Clear>

    LCD_FillRect(60, 100, 200, 40, COLOR_BLUE);
 80005ec:	231f      	movs	r3, #31
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	2328      	movs	r3, #40	@ 0x28
 80005f2:	22c8      	movs	r2, #200	@ 0xc8
 80005f4:	2164      	movs	r1, #100	@ 0x64
 80005f6:	203c      	movs	r0, #60	@ 0x3c
 80005f8:	f000 ff1a 	bl	8001430 <LCD_FillRect>
    HAL_Delay(500);
 80005fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000600:	f001 f9be 	bl	8001980 <HAL_Delay>

    float aspect = (float)LCD_WIDTH / (float)LCD_HEIGHT;
 8000604:	4b1e      	ldr	r3, [pc, #120]	@ (8000680 <Game_Init+0xa4>)
 8000606:	607b      	str	r3, [r7, #4]
    Camera_Init(&camera, 60.0f, aspect);
 8000608:	edd7 0a01 	vldr	s1, [r7, #4]
 800060c:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 8000684 <Game_Init+0xa8>
 8000610:	481d      	ldr	r0, [pc, #116]	@ (8000688 <Game_Init+0xac>)
 8000612:	f002 fbb1 	bl	8002d78 <Camera_Init>

    camera.distance = 200.0f;
 8000616:	4b1c      	ldr	r3, [pc, #112]	@ (8000688 <Game_Init+0xac>)
 8000618:	4a1c      	ldr	r2, [pc, #112]	@ (800068c <Game_Init+0xb0>)
 800061a:	639a      	str	r2, [r3, #56]	@ 0x38
    camera.height = 100.0f;
 800061c:	4b1a      	ldr	r3, [pc, #104]	@ (8000688 <Game_Init+0xac>)
 800061e:	4a1c      	ldr	r2, [pc, #112]	@ (8000690 <Game_Init+0xb4>)
 8000620:	63da      	str	r2, [r3, #60]	@ 0x3c
    camera.angle = 0.0f;
 8000622:	4b19      	ldr	r3, [pc, #100]	@ (8000688 <Game_Init+0xac>)
 8000624:	f04f 0200 	mov.w	r2, #0
 8000628:	635a      	str	r2, [r3, #52]	@ 0x34

    SolarSystem_Init(&solarSystem);
 800062a:	481a      	ldr	r0, [pc, #104]	@ (8000694 <Game_Init+0xb8>)
 800062c:	f003 f864 	bl	80036f8 <SolarSystem_Init>
    solarSystem.time_scale = 0.8f;
 8000630:	4b18      	ldr	r3, [pc, #96]	@ (8000694 <Game_Init+0xb8>)
 8000632:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 8000636:	4a18      	ldr	r2, [pc, #96]	@ (8000698 <Game_Init+0xbc>)
 8000638:	601a      	str	r2, [r3, #0]

    Renderer_Init();
 800063a:	f002 fa97 	bl	8002b6c <Renderer_Init>

    lastTick = HAL_GetTick();
 800063e:	f001 f993 	bl	8001968 <HAL_GetTick>
 8000642:	4603      	mov	r3, r0
 8000644:	4a15      	ldr	r2, [pc, #84]	@ (800069c <Game_Init+0xc0>)
 8000646:	6013      	str	r3, [r2, #0]
    fpsTimer = lastTick;
 8000648:	4b14      	ldr	r3, [pc, #80]	@ (800069c <Game_Init+0xc0>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a14      	ldr	r2, [pc, #80]	@ (80006a0 <Game_Init+0xc4>)
 800064e:	6013      	str	r3, [r2, #0]
    warpTimer = lastTick;
 8000650:	4b12      	ldr	r3, [pc, #72]	@ (800069c <Game_Init+0xc0>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a13      	ldr	r2, [pc, #76]	@ (80006a4 <Game_Init+0xc8>)
 8000656:	6013      	str	r3, [r2, #0]

    LCD_Clear(COLOR_SPACE);
 8000658:	2000      	movs	r0, #0
 800065a:	f000 fe6f 	bl	800133c <LCD_Clear>
    Renderer_DrawStars(12345, 80);
 800065e:	2150      	movs	r1, #80	@ 0x50
 8000660:	f243 0039 	movw	r0, #12345	@ 0x3039
 8000664:	f002 fa8e 	bl	8002b84 <Renderer_DrawStars>

    if (showOrbits) {
 8000668:	4b0f      	ldr	r3, [pc, #60]	@ (80006a8 <Game_Init+0xcc>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d003      	beq.n	8000678 <Game_Init+0x9c>
        SolarSystem_RenderOrbits(&solarSystem, &camera);
 8000670:	4905      	ldr	r1, [pc, #20]	@ (8000688 <Game_Init+0xac>)
 8000672:	4808      	ldr	r0, [pc, #32]	@ (8000694 <Game_Init+0xb8>)
 8000674:	f003 fbea 	bl	8003e4c <SolarSystem_RenderOrbits>
    }
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	3faaaaab 	.word	0x3faaaaab
 8000684:	42700000 	.word	0x42700000
 8000688:	200000e4 	.word	0x200000e4
 800068c:	43480000 	.word	0x43480000
 8000690:	42c80000 	.word	0x42c80000
 8000694:	20000208 	.word	0x20000208
 8000698:	3f4ccccd 	.word	0x3f4ccccd
 800069c:	200007b4 	.word	0x200007b4
 80006a0:	200007c4 	.word	0x200007c4
 80006a4:	200007c8 	.word	0x200007c8
 80006a8:	20000000 	.word	0x20000000

080006ac <Game_Update>:

void Game_Update(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
    uint32_t currentTick = HAL_GetTick();
 80006b2:	f001 f959 	bl	8001968 <HAL_GetTick>
 80006b6:	6078      	str	r0, [r7, #4]
    deltaTime = (currentTick - lastTick) / 1000.0f;
 80006b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000774 <Game_Update+0xc8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	687a      	ldr	r2, [r7, #4]
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	ee07 3a90 	vmov	s15, r3
 80006c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80006c8:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8000778 <Game_Update+0xcc>
 80006cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006d0:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <Game_Update+0xd0>)
 80006d2:	edc3 7a00 	vstr	s15, [r3]
    lastTick = currentTick;
 80006d6:	4a27      	ldr	r2, [pc, #156]	@ (8000774 <Game_Update+0xc8>)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6013      	str	r3, [r2, #0]

    if (deltaTime > 0.1f) deltaTime = 0.1f;
 80006dc:	4b27      	ldr	r3, [pc, #156]	@ (800077c <Game_Update+0xd0>)
 80006de:	edd3 7a00 	vldr	s15, [r3]
 80006e2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000780 <Game_Update+0xd4>
 80006e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ee:	dd02      	ble.n	80006f6 <Game_Update+0x4a>
 80006f0:	4b22      	ldr	r3, [pc, #136]	@ (800077c <Game_Update+0xd0>)
 80006f2:	4a24      	ldr	r2, [pc, #144]	@ (8000784 <Game_Update+0xd8>)
 80006f4:	601a      	str	r2, [r3, #0]
    if (deltaTime < 0.001f) deltaTime = 0.001f;
 80006f6:	4b21      	ldr	r3, [pc, #132]	@ (800077c <Game_Update+0xd0>)
 80006f8:	edd3 7a00 	vldr	s15, [r3]
 80006fc:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000788 <Game_Update+0xdc>
 8000700:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000708:	d502      	bpl.n	8000710 <Game_Update+0x64>
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <Game_Update+0xd0>)
 800070c:	4a1f      	ldr	r2, [pc, #124]	@ (800078c <Game_Update+0xe0>)
 800070e:	601a      	str	r2, [r3, #0]

    Game_ProcessInput();
 8000710:	f000 f874 	bl	80007fc <Game_ProcessInput>

    Camera_Update(&camera, deltaTime);
 8000714:	4b19      	ldr	r3, [pc, #100]	@ (800077c <Game_Update+0xd0>)
 8000716:	edd3 7a00 	vldr	s15, [r3]
 800071a:	eeb0 0a67 	vmov.f32	s0, s15
 800071e:	481c      	ldr	r0, [pc, #112]	@ (8000790 <Game_Update+0xe4>)
 8000720:	f002 fbba 	bl	8002e98 <Camera_Update>
    SolarSystem_Update(&solarSystem, deltaTime);
 8000724:	4b15      	ldr	r3, [pc, #84]	@ (800077c <Game_Update+0xd0>)
 8000726:	edd3 7a00 	vldr	s15, [r3]
 800072a:	eeb0 0a67 	vmov.f32	s0, s15
 800072e:	4819      	ldr	r0, [pc, #100]	@ (8000794 <Game_Update+0xe8>)
 8000730:	f003 fa12 	bl	8003b58 <SolarSystem_Update>

    frameCount++;
 8000734:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <Game_Update+0xec>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	3301      	adds	r3, #1
 800073a:	4a17      	ldr	r2, [pc, #92]	@ (8000798 <Game_Update+0xec>)
 800073c:	6013      	str	r3, [r2, #0]
    if (currentTick - fpsTimer >= 1000) {
 800073e:	4b17      	ldr	r3, [pc, #92]	@ (800079c <Game_Update+0xf0>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800074a:	d30e      	bcc.n	800076a <Game_Update+0xbe>
        fps = frameCount;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <Game_Update+0xec>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	ee07 3a90 	vmov	s15, r3
 8000754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000758:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <Game_Update+0xf4>)
 800075a:	edc3 7a00 	vstr	s15, [r3]
        frameCount = 0;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <Game_Update+0xec>)
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
        fpsTimer = currentTick;
 8000764:	4a0d      	ldr	r2, [pc, #52]	@ (800079c <Game_Update+0xf0>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6013      	str	r3, [r2, #0]
    }
}
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	200007b4 	.word	0x200007b4
 8000778:	447a0000 	.word	0x447a0000
 800077c:	200007b8 	.word	0x200007b8
 8000780:	3dcccccd 	.word	0x3dcccccd
 8000784:	3dcccccd 	.word	0x3dcccccd
 8000788:	3a83126f 	.word	0x3a83126f
 800078c:	3a83126f 	.word	0x3a83126f
 8000790:	200000e4 	.word	0x200000e4
 8000794:	20000208 	.word	0x20000208
 8000798:	200007bc 	.word	0x200007bc
 800079c:	200007c4 	.word	0x200007c4
 80007a0:	200007c0 	.word	0x200007c0

080007a4 <Game_Render>:

void Game_Render(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af02      	add	r7, sp, #8
    SolarSystem_Render(&solarSystem, &camera);
 80007aa:	4911      	ldr	r1, [pc, #68]	@ (80007f0 <Game_Render+0x4c>)
 80007ac:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <Game_Render+0x50>)
 80007ae:	f003 fad1 	bl	8003d54 <SolarSystem_Render>

    if (mode3D) {
 80007b2:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <Game_Render+0x54>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d009      	beq.n	80007ce <Game_Render+0x2a>
        LCD_FillRect(LCD_WIDTH - 30, 5, 25, 10, COLOR_GREEN);
 80007ba:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80007be:	9300      	str	r3, [sp, #0]
 80007c0:	230a      	movs	r3, #10
 80007c2:	2219      	movs	r2, #25
 80007c4:	2105      	movs	r1, #5
 80007c6:	f44f 7091 	mov.w	r0, #290	@ 0x122
 80007ca:	f000 fe31 	bl	8001430 <LCD_FillRect>
    }

    if (camera.is_warping) {
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <Game_Render+0x4c>)
 80007d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d008      	beq.n	80007ea <Game_Render+0x46>
        LCD_FillRect(5, LCD_HEIGHT - 15, 40, 10, COLOR_CYAN);
 80007d8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	230a      	movs	r3, #10
 80007e0:	2228      	movs	r2, #40	@ 0x28
 80007e2:	21e1      	movs	r1, #225	@ 0xe1
 80007e4:	2005      	movs	r0, #5
 80007e6:	f000 fe23 	bl	8001430 <LCD_FillRect>
    }
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	200000e4 	.word	0x200000e4
 80007f4:	20000208 	.word	0x20000208
 80007f8:	200007cc 	.word	0x200007cc

080007fc <Game_ProcessInput>:

void Game_ProcessInput(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr

0800080a <main>:

/* USER CODE END 0 */

int main(void)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	af00      	add	r7, sp, #0
  HAL_Init();
 800080e:	f001 f845 	bl	800189c <HAL_Init>
  SystemClock_Config();
 8000812:	f000 f80d 	bl	8000830 <SystemClock_Config>
  MX_GPIO_Init();
 8000816:	f000 f8af 	bl	8000978 <MX_GPIO_Init>
  MX_SPI1_Init();
 800081a:	f000 f877 	bl	800090c <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */
  Game_Init();
 800081e:	f7ff fedd 	bl	80005dc <Game_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
    Game_Update();
 8000822:	f7ff ff43 	bl	80006ac <Game_Update>
    Game_Render();
 8000826:	f7ff ffbd 	bl	80007a4 <Game_Render>
    Game_Update();
 800082a:	bf00      	nop
 800082c:	e7f9      	b.n	8000822 <main+0x18>
	...

08000830 <SystemClock_Config>:
  }
  /* USER CODE END 3 */
}

void SystemClock_Config(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b094      	sub	sp, #80	@ 0x50
 8000834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	2234      	movs	r2, #52	@ 0x34
 800083c:	2100      	movs	r1, #0
 800083e:	4618      	mov	r0, r3
 8000840:	f005 f9b1 	bl	8005ba6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000844:	f107 0308 	add.w	r3, r7, #8
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	605a      	str	r2, [r3, #4]
 800084e:	609a      	str	r2, [r3, #8]
 8000850:	60da      	str	r2, [r3, #12]
 8000852:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	4b2a      	ldr	r3, [pc, #168]	@ (8000904 <SystemClock_Config+0xd4>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	4a29      	ldr	r2, [pc, #164]	@ (8000904 <SystemClock_Config+0xd4>)
 800085e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000862:	6413      	str	r3, [r2, #64]	@ 0x40
 8000864:	4b27      	ldr	r3, [pc, #156]	@ (8000904 <SystemClock_Config+0xd4>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000870:	2300      	movs	r3, #0
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	4b24      	ldr	r3, [pc, #144]	@ (8000908 <SystemClock_Config+0xd8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800087c:	4a22      	ldr	r2, [pc, #136]	@ (8000908 <SystemClock_Config+0xd8>)
 800087e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000882:	6013      	str	r3, [r2, #0]
 8000884:	4b20      	ldr	r3, [pc, #128]	@ (8000908 <SystemClock_Config+0xd8>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800088c:	603b      	str	r3, [r7, #0]
 800088e:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000890:	2302      	movs	r3, #2
 8000892:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000894:	2301      	movs	r3, #1
 8000896:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000898:	2310      	movs	r3, #16
 800089a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089c:	2302      	movs	r3, #2
 800089e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a0:	2300      	movs	r3, #0
 80008a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008a4:	2310      	movs	r3, #16
 80008a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008ae:	2304      	movs	r3, #4
 80008b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008b2:	2302      	movs	r3, #2
 80008b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4618      	mov	r0, r3
 80008c0:	f001 fe2c 	bl	800251c <HAL_RCC_OscConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008ca:	f000 f8d5 	bl	8000a78 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ce:	230f      	movs	r3, #15
 80008d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d2:	2302      	movs	r3, #2
 80008d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d6:	2300      	movs	r3, #0
 80008d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e4:	f107 0308 	add.w	r3, r7, #8
 80008e8:	2102      	movs	r1, #2
 80008ea:	4618      	mov	r0, r3
 80008ec:	f001 fb00 	bl	8001ef0 <HAL_RCC_ClockConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008f6:	f000 f8bf 	bl	8000a78 <Error_Handler>
  }
}
 80008fa:	bf00      	nop
 80008fc:	3750      	adds	r7, #80	@ 0x50
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40023800 	.word	0x40023800
 8000908:	40007000 	.word	0x40007000

0800090c <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000910:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000912:	4a18      	ldr	r2, [pc, #96]	@ (8000974 <MX_SPI1_Init+0x68>)
 8000914:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000916:	4b16      	ldr	r3, [pc, #88]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000918:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800091c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800091e:	4b14      	ldr	r3, [pc, #80]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000924:	4b12      	ldr	r3, [pc, #72]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800092a:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <MX_SPI1_Init+0x64>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000930:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000932:	2200      	movs	r2, #0
 8000934:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000936:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000938:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800093c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800093e:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000944:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800094a:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <MX_SPI1_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000950:	4b07      	ldr	r3, [pc, #28]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000952:	2200      	movs	r2, #0
 8000954:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <MX_SPI1_Init+0x64>)
 8000958:	220a      	movs	r2, #10
 800095a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800095c:	4804      	ldr	r0, [pc, #16]	@ (8000970 <MX_SPI1_Init+0x64>)
 800095e:	f002 f87b 	bl	8002a58 <HAL_SPI_Init>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000968:	f000 f886 	bl	8000a78 <Error_Handler>
  }
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	2000008c 	.word	0x2000008c
 8000974:	40013000 	.word	0x40013000

08000978 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b08a      	sub	sp, #40	@ 0x28
 800097c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	4b35      	ldr	r3, [pc, #212]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	4a34      	ldr	r2, [pc, #208]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 8000998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800099c:	6313      	str	r3, [r2, #48]	@ 0x30
 800099e:	4b32      	ldr	r3, [pc, #200]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b2e      	ldr	r3, [pc, #184]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	4a2d      	ldr	r2, [pc, #180]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009b4:	f043 0304 	orr.w	r3, r3, #4
 80009b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ba:	4b2b      	ldr	r3, [pc, #172]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	f003 0304 	and.w	r3, r3, #4
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	4b27      	ldr	r3, [pc, #156]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	4a26      	ldr	r2, [pc, #152]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d6:	4b24      	ldr	r3, [pc, #144]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	4b20      	ldr	r3, [pc, #128]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	4a1f      	ldr	r2, [pc, #124]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a68 <MX_GPIO_Init+0xf0>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin|LCD_D1_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2182      	movs	r1, #130	@ 0x82
 8000a02:	481a      	ldr	r0, [pc, #104]	@ (8000a6c <MX_GPIO_Init+0xf4>)
 8000a04:	f001 fa5a 	bl	8001ebc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LCD_RD_Pin|LCD_WR_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D0_Pin|LCD_D2_Pin, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f240 7113 	movw	r1, #1811	@ 0x713
 8000a0e:	4818      	ldr	r0, [pc, #96]	@ (8000a70 <MX_GPIO_Init+0xf8>)
 8000a10:	f001 fa54 	bl	8001ebc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_D6_Pin|LCD_D3_Pin|LCD_D5_Pin|LCD_D4_Pin|SD_SS_Pin, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f240 4179 	movw	r1, #1145	@ 0x479
 8000a1a:	4816      	ldr	r0, [pc, #88]	@ (8000a74 <MX_GPIO_Init+0xfc>)
 8000a1c:	f001 fa4e 	bl	8001ebc <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_D1_Pin;
 8000a20:	2382      	movs	r3, #130	@ 0x82
 8000a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4619      	mov	r1, r3
 8000a36:	480d      	ldr	r0, [pc, #52]	@ (8000a6c <MX_GPIO_Init+0xf4>)
 8000a38:	f001 f8ac 	bl	8001b94 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_RD_Pin|LCD_WR_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D0_Pin|LCD_D2_Pin;
 8000a3c:	f240 7313 	movw	r3, #1811	@ 0x713
 8000a40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	4619      	mov	r1, r3
 8000a48:	4809      	ldr	r0, [pc, #36]	@ (8000a70 <MX_GPIO_Init+0xf8>)
 8000a4a:	f001 f8a3 	bl	8001b94 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_D6_Pin|LCD_D3_Pin|LCD_D5_Pin|LCD_D4_Pin|SD_SS_Pin;
 8000a4e:	f240 4379 	movw	r3, #1145	@ 0x479
 8000a52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4806      	ldr	r0, [pc, #24]	@ (8000a74 <MX_GPIO_Init+0xfc>)
 8000a5c:	f001 f89a 	bl	8001b94 <HAL_GPIO_Init>
}
 8000a60:	bf00      	nop
 8000a62:	3728      	adds	r7, #40	@ 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020800 	.word	0x40020800
 8000a70:	40020000 	.word	0x40020000
 8000a74:	40020400 	.word	0x40020400

08000a78 <Error_Handler>:

void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  __disable_irq();
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <Error_Handler+0x8>

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a92:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000a94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	4a08      	ldr	r2, [pc, #32]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ac2:	2007      	movs	r0, #7
 8000ac4:	f001 f832 	bl	8001b2c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40023800 	.word	0x40023800

08000ad4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	@ 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a19      	ldr	r2, [pc, #100]	@ (8000b58 <HAL_SPI_MspInit+0x84>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d12b      	bne.n	8000b4e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	4b18      	ldr	r3, [pc, #96]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afe:	4a17      	ldr	r2, [pc, #92]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b06:	4b15      	ldr	r3, [pc, #84]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a10      	ldr	r2, [pc, #64]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <HAL_SPI_MspInit+0x88>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b2e:	23e0      	movs	r3, #224	@ 0xe0
 8000b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b32:	2302      	movs	r3, #2
 8000b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b3e:	2305      	movs	r3, #5
 8000b40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	4619      	mov	r1, r3
 8000b48:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <HAL_SPI_MspInit+0x8c>)
 8000b4a:	f001 f823 	bl	8001b94 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b4e:	bf00      	nop
 8000b50:	3728      	adds	r7, #40	@ 0x28
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40013000 	.word	0x40013000
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020000 	.word	0x40020000

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <NMI_Handler+0x4>

08000b6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <HardFault_Handler+0x4>

08000b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <MemManage_Handler+0x4>

08000b7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bba:	f000 fec1 	bl	8001940 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  return 1;
 8000bc6:	2301      	movs	r3, #1
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <_kill>:

int _kill(int pid, int sig)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
 8000bda:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000bdc:	f005 f844 	bl	8005c68 <__errno>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2216      	movs	r2, #22
 8000be4:	601a      	str	r2, [r3, #0]
  return -1;
 8000be6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <_exit>:

void _exit (int status)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000bfa:	f04f 31ff 	mov.w	r1, #4294967295
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f7ff ffe7 	bl	8000bd2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <_exit+0x12>

08000c08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	e00a      	b.n	8000c30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c1a:	f3af 8000 	nop.w
 8000c1e:	4601      	mov	r1, r0
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	1c5a      	adds	r2, r3, #1
 8000c24:	60ba      	str	r2, [r7, #8]
 8000c26:	b2ca      	uxtb	r2, r1
 8000c28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	dbf0      	blt.n	8000c1a <_read+0x12>
  }

  return len;
 8000c38:	687b      	ldr	r3, [r7, #4]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b086      	sub	sp, #24
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	60f8      	str	r0, [r7, #12]
 8000c4a:	60b9      	str	r1, [r7, #8]
 8000c4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	e009      	b.n	8000c68 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	1c5a      	adds	r2, r3, #1
 8000c58:	60ba      	str	r2, [r7, #8]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	3301      	adds	r3, #1
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	dbf1      	blt.n	8000c54 <_write+0x12>
  }
  return len;
 8000c70:	687b      	ldr	r3, [r7, #4]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <_close>:

int _close(int file)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b083      	sub	sp, #12
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
 8000c9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ca2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr

08000cb2 <_isatty>:

int _isatty(int file)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	b083      	sub	sp, #12
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cba:	2301      	movs	r3, #1
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
	...

08000ce4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cec:	4a14      	ldr	r2, [pc, #80]	@ (8000d40 <_sbrk+0x5c>)
 8000cee:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <_sbrk+0x60>)
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf8:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d102      	bne.n	8000d06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <_sbrk+0x64>)
 8000d02:	4a12      	ldr	r2, [pc, #72]	@ (8000d4c <_sbrk+0x68>)
 8000d04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d207      	bcs.n	8000d24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d14:	f004 ffa8 	bl	8005c68 <__errno>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d22:	e009      	b.n	8000d38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d24:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <_sbrk+0x64>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	4a05      	ldr	r2, [pc, #20]	@ (8000d48 <_sbrk+0x64>)
 8000d34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d36:	68fb      	ldr	r3, [r7, #12]
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3718      	adds	r7, #24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20020000 	.word	0x20020000
 8000d44:	00000400 	.word	0x00000400
 8000d48:	200007d0 	.word	0x200007d0
 8000d4c:	20000b80 	.word	0x20000b80

08000d50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <SystemInit+0x20>)
 8000d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d5a:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <SystemInit+0x20>)
 8000d5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d78:	f7ff ffea 	bl	8000d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d7c:	480c      	ldr	r0, [pc, #48]	@ (8000db0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d7e:	490d      	ldr	r1, [pc, #52]	@ (8000db4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d80:	4a0d      	ldr	r2, [pc, #52]	@ (8000db8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d84:	e002      	b.n	8000d8c <LoopCopyDataInit>

08000d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8a:	3304      	adds	r3, #4

08000d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d90:	d3f9      	bcc.n	8000d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d94:	4c0a      	ldr	r4, [pc, #40]	@ (8000dc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d98:	e001      	b.n	8000d9e <LoopFillZerobss>

08000d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d9c:	3204      	adds	r2, #4

08000d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da0:	d3fb      	bcc.n	8000d9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000da2:	f004 ff67 	bl	8005c74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000da6:	f7ff fd30 	bl	800080a <main>
  bx  lr    
 8000daa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000db8:	08006e44 	.word	0x08006e44
  ldr r2, =_sbss
 8000dbc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000dc0:	20000b80 	.word	0x20000b80

08000dc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dc4:	e7fe      	b.n	8000dc4 <ADC_IRQHandler>
	...

08000dc8 <LCD_WriteDataBus>:
static uint16_t lcd_width = LCD_WIDTH;
static uint16_t lcd_height = LCD_HEIGHT;

// Escribir byte en el bus de datos paralelo
static void LCD_WriteDataBus(uint8_t data)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	f003 0301 	and.w	r3, r3, #1
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	461a      	mov	r2, r3
 8000ddc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000de0:	4831      	ldr	r0, [pc, #196]	@ (8000ea8 <LCD_WriteDataBus+0xe0>)
 8000de2:	f001 f86b 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	105b      	asrs	r3, r3, #1
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	f003 0301 	and.w	r3, r3, #1
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	2180      	movs	r1, #128	@ 0x80
 8000df6:	482d      	ldr	r0, [pc, #180]	@ (8000eac <LCD_WriteDataBus+0xe4>)
 8000df8:	f001 f860 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	109b      	asrs	r3, r3, #2
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	461a      	mov	r2, r3
 8000e0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e0e:	4826      	ldr	r0, [pc, #152]	@ (8000ea8 <LCD_WriteDataBus+0xe0>)
 8000e10:	f001 f854 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	10db      	asrs	r3, r3, #3
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	461a      	mov	r2, r3
 8000e22:	2108      	movs	r1, #8
 8000e24:	4822      	ldr	r0, [pc, #136]	@ (8000eb0 <LCD_WriteDataBus+0xe8>)
 8000e26:	f001 f849 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (data & 0x10) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	111b      	asrs	r3, r3, #4
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	461a      	mov	r2, r3
 8000e38:	2120      	movs	r1, #32
 8000e3a:	481d      	ldr	r0, [pc, #116]	@ (8000eb0 <LCD_WriteDataBus+0xe8>)
 8000e3c:	f001 f83e 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (data & 0x20) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	115b      	asrs	r3, r3, #5
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	2110      	movs	r1, #16
 8000e50:	4817      	ldr	r0, [pc, #92]	@ (8000eb0 <LCD_WriteDataBus+0xe8>)
 8000e52:	f001 f833 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (data & 0x40) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	119b      	asrs	r3, r3, #6
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	461a      	mov	r2, r3
 8000e64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e68:	4811      	ldr	r0, [pc, #68]	@ (8000eb0 <LCD_WriteDataBus+0xe8>)
 8000e6a:	f001 f827 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (data & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	09db      	lsrs	r3, r3, #7
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	461a      	mov	r2, r3
 8000e76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e7a:	480b      	ldr	r0, [pc, #44]	@ (8000ea8 <LCD_WriteDataBus+0xe0>)
 8000e7c:	f001 f81e 	bl	8001ebc <HAL_GPIO_WritePin>

    LCD_WR_LOW();
 8000e80:	2200      	movs	r2, #0
 8000e82:	2102      	movs	r1, #2
 8000e84:	4808      	ldr	r0, [pc, #32]	@ (8000ea8 <LCD_WriteDataBus+0xe0>)
 8000e86:	f001 f819 	bl	8001ebc <HAL_GPIO_WritePin>
    __NOP(); __NOP(); __NOP(); __NOP();
 8000e8a:	bf00      	nop
 8000e8c:	bf00      	nop
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
    LCD_WR_HIGH();
 8000e92:	2201      	movs	r2, #1
 8000e94:	2102      	movs	r1, #2
 8000e96:	4804      	ldr	r0, [pc, #16]	@ (8000ea8 <LCD_WriteDataBus+0xe0>)
 8000e98:	f001 f810 	bl	8001ebc <HAL_GPIO_WritePin>
    __NOP(); __NOP();
 8000e9c:	bf00      	nop
 8000e9e:	bf00      	nop
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40020000 	.word	0x40020000
 8000eac:	40020800 	.word	0x40020800
 8000eb0:	40020400 	.word	0x40020400

08000eb4 <LCD_WriteCommand>:

static void LCD_WriteCommand(uint8_t cmd)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
    LCD_CS_LOW();
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	480a      	ldr	r0, [pc, #40]	@ (8000eec <LCD_WriteCommand+0x38>)
 8000ec4:	f000 fffa 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_RS_LOW();
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2110      	movs	r1, #16
 8000ecc:	4808      	ldr	r0, [pc, #32]	@ (8000ef0 <LCD_WriteCommand+0x3c>)
 8000ece:	f000 fff5 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_WriteDataBus(cmd);
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff77 	bl	8000dc8 <LCD_WriteDataBus>
    LCD_CS_HIGH();
 8000eda:	2201      	movs	r2, #1
 8000edc:	2101      	movs	r1, #1
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <LCD_WriteCommand+0x38>)
 8000ee0:	f000 ffec 	bl	8001ebc <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	40020000 	.word	0x40020000

08000ef4 <LCD_WriteData>:

static void LCD_WriteData(uint8_t data)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
    LCD_CS_LOW();
 8000efe:	2200      	movs	r2, #0
 8000f00:	2101      	movs	r1, #1
 8000f02:	480a      	ldr	r0, [pc, #40]	@ (8000f2c <LCD_WriteData+0x38>)
 8000f04:	f000 ffda 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_RS_HIGH();
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2110      	movs	r1, #16
 8000f0c:	4808      	ldr	r0, [pc, #32]	@ (8000f30 <LCD_WriteData+0x3c>)
 8000f0e:	f000 ffd5 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_WriteDataBus(data);
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff ff57 	bl	8000dc8 <LCD_WriteDataBus>
    LCD_CS_HIGH();
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	4803      	ldr	r0, [pc, #12]	@ (8000f2c <LCD_WriteData+0x38>)
 8000f20:	f000 ffcc 	bl	8001ebc <HAL_GPIO_WritePin>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40020400 	.word	0x40020400
 8000f30:	40020000 	.word	0x40020000

08000f34 <LCD_WriteData16>:

static void LCD_WriteData16(uint16_t data)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
    LCD_CS_LOW();
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2101      	movs	r1, #1
 8000f42:	480e      	ldr	r0, [pc, #56]	@ (8000f7c <LCD_WriteData16+0x48>)
 8000f44:	f000 ffba 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_RS_HIGH();
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	480c      	ldr	r0, [pc, #48]	@ (8000f80 <LCD_WriteData16+0x4c>)
 8000f4e:	f000 ffb5 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_WriteDataBus(data >> 8);
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	0a1b      	lsrs	r3, r3, #8
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff ff34 	bl	8000dc8 <LCD_WriteDataBus>
    LCD_WriteDataBus(data & 0xFF);
 8000f60:	88fb      	ldrh	r3, [r7, #6]
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff2f 	bl	8000dc8 <LCD_WriteDataBus>
    LCD_CS_HIGH();
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	4803      	ldr	r0, [pc, #12]	@ (8000f7c <LCD_WriteData16+0x48>)
 8000f70:	f000 ffa4 	bl	8001ebc <HAL_GPIO_WritePin>
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40020400 	.word	0x40020400
 8000f80:	40020000 	.word	0x40020000

08000f84 <LCD_SetWindow>:

static void LCD_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4604      	mov	r4, r0
 8000f8c:	4608      	mov	r0, r1
 8000f8e:	4611      	mov	r1, r2
 8000f90:	461a      	mov	r2, r3
 8000f92:	4623      	mov	r3, r4
 8000f94:	80fb      	strh	r3, [r7, #6]
 8000f96:	4603      	mov	r3, r0
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	807b      	strh	r3, [r7, #2]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	803b      	strh	r3, [r7, #0]
    if (x1 >= lcd_width) x1 = lcd_width - 1;
 8000fa2:	4b27      	ldr	r3, [pc, #156]	@ (8001040 <LCD_SetWindow+0xbc>)
 8000fa4:	881b      	ldrh	r3, [r3, #0]
 8000fa6:	887a      	ldrh	r2, [r7, #2]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d303      	bcc.n	8000fb4 <LCD_SetWindow+0x30>
 8000fac:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <LCD_SetWindow+0xbc>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	3b01      	subs	r3, #1
 8000fb2:	807b      	strh	r3, [r7, #2]
    if (y1 >= lcd_height) y1 = lcd_height - 1;
 8000fb4:	4b23      	ldr	r3, [pc, #140]	@ (8001044 <LCD_SetWindow+0xc0>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	883a      	ldrh	r2, [r7, #0]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d303      	bcc.n	8000fc6 <LCD_SetWindow+0x42>
 8000fbe:	4b21      	ldr	r3, [pc, #132]	@ (8001044 <LCD_SetWindow+0xc0>)
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	803b      	strh	r3, [r7, #0]

    LCD_WriteCommand(LCD_CMD_CASET);
 8000fc6:	202a      	movs	r0, #42	@ 0x2a
 8000fc8:	f7ff ff74 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(x0 >> 8);
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	0a1b      	lsrs	r3, r3, #8
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff8d 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(x0 & 0xFF);
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff ff88 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(x1 >> 8);
 8000fe4:	887b      	ldrh	r3, [r7, #2]
 8000fe6:	0a1b      	lsrs	r3, r3, #8
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff81 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(x1 & 0xFF);
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff7c 	bl	8000ef4 <LCD_WriteData>

    LCD_WriteCommand(LCD_CMD_PASET);
 8000ffc:	202b      	movs	r0, #43	@ 0x2b
 8000ffe:	f7ff ff59 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(y0 >> 8);
 8001002:	88bb      	ldrh	r3, [r7, #4]
 8001004:	0a1b      	lsrs	r3, r3, #8
 8001006:	b29b      	uxth	r3, r3
 8001008:	b2db      	uxtb	r3, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff ff72 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(y0 & 0xFF);
 8001010:	88bb      	ldrh	r3, [r7, #4]
 8001012:	b2db      	uxtb	r3, r3
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff6d 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(y1 >> 8);
 800101a:	883b      	ldrh	r3, [r7, #0]
 800101c:	0a1b      	lsrs	r3, r3, #8
 800101e:	b29b      	uxth	r3, r3
 8001020:	b2db      	uxtb	r3, r3
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff66 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(y1 & 0xFF);
 8001028:	883b      	ldrh	r3, [r7, #0]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff61 	bl	8000ef4 <LCD_WriteData>

    LCD_WriteCommand(LCD_CMD_RAMWR);
 8001032:	202c      	movs	r0, #44	@ 0x2c
 8001034:	f7ff ff3e 	bl	8000eb4 <LCD_WriteCommand>
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	bd90      	pop	{r4, r7, pc}
 8001040:	20000008 	.word	0x20000008
 8001044:	2000000a 	.word	0x2000000a

08001048 <LCD_Init>:

void LCD_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
    LCD_RD_HIGH();
 800104e:	2201      	movs	r2, #1
 8001050:	2101      	movs	r1, #1
 8001052:	48b5      	ldr	r0, [pc, #724]	@ (8001328 <LCD_Init+0x2e0>)
 8001054:	f000 ff32 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001058:	2201      	movs	r2, #1
 800105a:	2101      	movs	r1, #1
 800105c:	48b3      	ldr	r0, [pc, #716]	@ (800132c <LCD_Init+0x2e4>)
 800105e:	f000 ff2d 	bl	8001ebc <HAL_GPIO_WritePin>

    // Reset Hardware
    LCD_RST_HIGH();
 8001062:	2201      	movs	r2, #1
 8001064:	2102      	movs	r1, #2
 8001066:	48b2      	ldr	r0, [pc, #712]	@ (8001330 <LCD_Init+0x2e8>)
 8001068:	f000 ff28 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800106c:	200a      	movs	r0, #10
 800106e:	f000 fc87 	bl	8001980 <HAL_Delay>
    LCD_RST_LOW();
 8001072:	2200      	movs	r2, #0
 8001074:	2102      	movs	r1, #2
 8001076:	48ae      	ldr	r0, [pc, #696]	@ (8001330 <LCD_Init+0x2e8>)
 8001078:	f000 ff20 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800107c:	2014      	movs	r0, #20
 800107e:	f000 fc7f 	bl	8001980 <HAL_Delay>
    LCD_RST_HIGH();
 8001082:	2201      	movs	r2, #1
 8001084:	2102      	movs	r1, #2
 8001086:	48aa      	ldr	r0, [pc, #680]	@ (8001330 <LCD_Init+0x2e8>)
 8001088:	f000 ff18 	bl	8001ebc <HAL_GPIO_WritePin>
    HAL_Delay(120);
 800108c:	2078      	movs	r0, #120	@ 0x78
 800108e:	f000 fc77 	bl	8001980 <HAL_Delay>

    // Software Reset
    LCD_WriteCommand(0x01);
 8001092:	2001      	movs	r0, #1
 8001094:	f7ff ff0e 	bl	8000eb4 <LCD_WriteCommand>
    HAL_Delay(150);
 8001098:	2096      	movs	r0, #150	@ 0x96
 800109a:	f000 fc71 	bl	8001980 <HAL_Delay>

    // Power Control A
    LCD_WriteCommand(0xCB);
 800109e:	20cb      	movs	r0, #203	@ 0xcb
 80010a0:	f7ff ff08 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x39);
 80010a4:	2039      	movs	r0, #57	@ 0x39
 80010a6:	f7ff ff25 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x2C);
 80010aa:	202c      	movs	r0, #44	@ 0x2c
 80010ac:	f7ff ff22 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 80010b0:	2000      	movs	r0, #0
 80010b2:	f7ff ff1f 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x34);
 80010b6:	2034      	movs	r0, #52	@ 0x34
 80010b8:	f7ff ff1c 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x02);
 80010bc:	2002      	movs	r0, #2
 80010be:	f7ff ff19 	bl	8000ef4 <LCD_WriteData>

    // Power Control B
    LCD_WriteCommand(0xCF);
 80010c2:	20cf      	movs	r0, #207	@ 0xcf
 80010c4:	f7ff fef6 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 80010c8:	2000      	movs	r0, #0
 80010ca:	f7ff ff13 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0xC1);
 80010ce:	20c1      	movs	r0, #193	@ 0xc1
 80010d0:	f7ff ff10 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x30);
 80010d4:	2030      	movs	r0, #48	@ 0x30
 80010d6:	f7ff ff0d 	bl	8000ef4 <LCD_WriteData>

    // Driver timing control A
    LCD_WriteCommand(0xE8);
 80010da:	20e8      	movs	r0, #232	@ 0xe8
 80010dc:	f7ff feea 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x85);
 80010e0:	2085      	movs	r0, #133	@ 0x85
 80010e2:	f7ff ff07 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 80010e6:	2000      	movs	r0, #0
 80010e8:	f7ff ff04 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x78);
 80010ec:	2078      	movs	r0, #120	@ 0x78
 80010ee:	f7ff ff01 	bl	8000ef4 <LCD_WriteData>

    // Driver timing control B
    LCD_WriteCommand(0xEA);
 80010f2:	20ea      	movs	r0, #234	@ 0xea
 80010f4:	f7ff fede 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff fefb 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 80010fe:	2000      	movs	r0, #0
 8001100:	f7ff fef8 	bl	8000ef4 <LCD_WriteData>

    // Power on sequence control
    LCD_WriteCommand(0xED);
 8001104:	20ed      	movs	r0, #237	@ 0xed
 8001106:	f7ff fed5 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x64);
 800110a:	2064      	movs	r0, #100	@ 0x64
 800110c:	f7ff fef2 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x03);
 8001110:	2003      	movs	r0, #3
 8001112:	f7ff feef 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x12);
 8001116:	2012      	movs	r0, #18
 8001118:	f7ff feec 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x81);
 800111c:	2081      	movs	r0, #129	@ 0x81
 800111e:	f7ff fee9 	bl	8000ef4 <LCD_WriteData>

    // Pump ratio control
    LCD_WriteCommand(0xF7);
 8001122:	20f7      	movs	r0, #247	@ 0xf7
 8001124:	f7ff fec6 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x20);
 8001128:	2020      	movs	r0, #32
 800112a:	f7ff fee3 	bl	8000ef4 <LCD_WriteData>

    // Power Control 1
    LCD_WriteCommand(0xC0);
 800112e:	20c0      	movs	r0, #192	@ 0xc0
 8001130:	f7ff fec0 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x23);
 8001134:	2023      	movs	r0, #35	@ 0x23
 8001136:	f7ff fedd 	bl	8000ef4 <LCD_WriteData>

    // Power Control 2
    LCD_WriteCommand(0xC1);
 800113a:	20c1      	movs	r0, #193	@ 0xc1
 800113c:	f7ff feba 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x10);
 8001140:	2010      	movs	r0, #16
 8001142:	f7ff fed7 	bl	8000ef4 <LCD_WriteData>

    // VCOM Control 1
    LCD_WriteCommand(0xC5);
 8001146:	20c5      	movs	r0, #197	@ 0xc5
 8001148:	f7ff feb4 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x3e);
 800114c:	203e      	movs	r0, #62	@ 0x3e
 800114e:	f7ff fed1 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x28);
 8001152:	2028      	movs	r0, #40	@ 0x28
 8001154:	f7ff fece 	bl	8000ef4 <LCD_WriteData>

    // VCOM Control 2
    LCD_WriteCommand(0xC7);
 8001158:	20c7      	movs	r0, #199	@ 0xc7
 800115a:	f7ff feab 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x86);
 800115e:	2086      	movs	r0, #134	@ 0x86
 8001160:	f7ff fec8 	bl	8000ef4 <LCD_WriteData>

    // Memory Access Control
    LCD_WriteCommand(LCD_CMD_MADCTL);
 8001164:	2036      	movs	r0, #54	@ 0x36
 8001166:	f7ff fea5 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x28);
 800116a:	2028      	movs	r0, #40	@ 0x28
 800116c:	f7ff fec2 	bl	8000ef4 <LCD_WriteData>

    // Pixel Format Set
    LCD_WriteCommand(LCD_CMD_COLMOD);
 8001170:	203a      	movs	r0, #58	@ 0x3a
 8001172:	f7ff fe9f 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x55);
 8001176:	2055      	movs	r0, #85	@ 0x55
 8001178:	f7ff febc 	bl	8000ef4 <LCD_WriteData>

    // Frame Rate Control
    LCD_WriteCommand(0xB1);
 800117c:	20b1      	movs	r0, #177	@ 0xb1
 800117e:	f7ff fe99 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 8001182:	2000      	movs	r0, #0
 8001184:	f7ff feb6 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x1B);
 8001188:	201b      	movs	r0, #27
 800118a:	f7ff feb3 	bl	8000ef4 <LCD_WriteData>

    // Display Function Control
    LCD_WriteCommand(0xB6);
 800118e:	20b6      	movs	r0, #182	@ 0xb6
 8001190:	f7ff fe90 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x0A);
 8001194:	200a      	movs	r0, #10
 8001196:	f7ff fead 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0xA2);
 800119a:	20a2      	movs	r0, #162	@ 0xa2
 800119c:	f7ff feaa 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x27);
 80011a0:	2027      	movs	r0, #39	@ 0x27
 80011a2:	f7ff fea7 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff fea4 	bl	8000ef4 <LCD_WriteData>

    // Enable 3 gamma control
    LCD_WriteCommand(0xF2);
 80011ac:	20f2      	movs	r0, #242	@ 0xf2
 80011ae:	f7ff fe81 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 80011b2:	2000      	movs	r0, #0
 80011b4:	f7ff fe9e 	bl	8000ef4 <LCD_WriteData>

    // Gamma Set
    LCD_WriteCommand(0x26);
 80011b8:	2026      	movs	r0, #38	@ 0x26
 80011ba:	f7ff fe7b 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x01);
 80011be:	2001      	movs	r0, #1
 80011c0:	f7ff fe98 	bl	8000ef4 <LCD_WriteData>

    // Positive Gamma Correction
    LCD_WriteCommand(0xE0);
 80011c4:	20e0      	movs	r0, #224	@ 0xe0
 80011c6:	f7ff fe75 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x0F);
 80011ca:	200f      	movs	r0, #15
 80011cc:	f7ff fe92 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x31);
 80011d0:	2031      	movs	r0, #49	@ 0x31
 80011d2:	f7ff fe8f 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x2B);
 80011d6:	202b      	movs	r0, #43	@ 0x2b
 80011d8:	f7ff fe8c 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0C);
 80011dc:	200c      	movs	r0, #12
 80011de:	f7ff fe89 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0E);
 80011e2:	200e      	movs	r0, #14
 80011e4:	f7ff fe86 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x08);
 80011e8:	2008      	movs	r0, #8
 80011ea:	f7ff fe83 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x4E);
 80011ee:	204e      	movs	r0, #78	@ 0x4e
 80011f0:	f7ff fe80 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0xF1);
 80011f4:	20f1      	movs	r0, #241	@ 0xf1
 80011f6:	f7ff fe7d 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x37);
 80011fa:	2037      	movs	r0, #55	@ 0x37
 80011fc:	f7ff fe7a 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x07);
 8001200:	2007      	movs	r0, #7
 8001202:	f7ff fe77 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x10);
 8001206:	2010      	movs	r0, #16
 8001208:	f7ff fe74 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x03);
 800120c:	2003      	movs	r0, #3
 800120e:	f7ff fe71 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0E);
 8001212:	200e      	movs	r0, #14
 8001214:	f7ff fe6e 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x09);
 8001218:	2009      	movs	r0, #9
 800121a:	f7ff fe6b 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff fe68 	bl	8000ef4 <LCD_WriteData>

    // Negative Gamma Correction
    LCD_WriteCommand(0xE1);
 8001224:	20e1      	movs	r0, #225	@ 0xe1
 8001226:	f7ff fe45 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 800122a:	2000      	movs	r0, #0
 800122c:	f7ff fe62 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0E);
 8001230:	200e      	movs	r0, #14
 8001232:	f7ff fe5f 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x14);
 8001236:	2014      	movs	r0, #20
 8001238:	f7ff fe5c 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x03);
 800123c:	2003      	movs	r0, #3
 800123e:	f7ff fe59 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x11);
 8001242:	2011      	movs	r0, #17
 8001244:	f7ff fe56 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x07);
 8001248:	2007      	movs	r0, #7
 800124a:	f7ff fe53 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x31);
 800124e:	2031      	movs	r0, #49	@ 0x31
 8001250:	f7ff fe50 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0xC1);
 8001254:	20c1      	movs	r0, #193	@ 0xc1
 8001256:	f7ff fe4d 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x48);
 800125a:	2048      	movs	r0, #72	@ 0x48
 800125c:	f7ff fe4a 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x08);
 8001260:	2008      	movs	r0, #8
 8001262:	f7ff fe47 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0F);
 8001266:	200f      	movs	r0, #15
 8001268:	f7ff fe44 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0C);
 800126c:	200c      	movs	r0, #12
 800126e:	f7ff fe41 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x31);
 8001272:	2031      	movs	r0, #49	@ 0x31
 8001274:	f7ff fe3e 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x36);
 8001278:	2036      	movs	r0, #54	@ 0x36
 800127a:	f7ff fe3b 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x0F);
 800127e:	200f      	movs	r0, #15
 8001280:	f7ff fe38 	bl	8000ef4 <LCD_WriteData>

    // Column Address Set
    LCD_WriteCommand(LCD_CMD_CASET);
 8001284:	202a      	movs	r0, #42	@ 0x2a
 8001286:	f7ff fe15 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 800128a:	2000      	movs	r0, #0
 800128c:	f7ff fe32 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 8001290:	2000      	movs	r0, #0
 8001292:	f7ff fe2f 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData((lcd_width - 1) >> 8);
 8001296:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <LCD_Init+0x2ec>)
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	3b01      	subs	r3, #1
 800129c:	121b      	asrs	r3, r3, #8
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fe27 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData((lcd_width - 1) & 0xFF);
 80012a6:	4b23      	ldr	r3, [pc, #140]	@ (8001334 <LCD_Init+0x2ec>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	3b01      	subs	r3, #1
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fe1f 	bl	8000ef4 <LCD_WriteData>

    // Page Address Set
    LCD_WriteCommand(LCD_CMD_PASET);
 80012b6:	202b      	movs	r0, #43	@ 0x2b
 80012b8:	f7ff fdfc 	bl	8000eb4 <LCD_WriteCommand>
    LCD_WriteData(0x00);
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff fe19 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData(0x00);
 80012c2:	2000      	movs	r0, #0
 80012c4:	f7ff fe16 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData((lcd_height - 1) >> 8);
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <LCD_Init+0x2f0>)
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	121b      	asrs	r3, r3, #8
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fe0e 	bl	8000ef4 <LCD_WriteData>
    LCD_WriteData((lcd_height - 1) & 0xFF);
 80012d8:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <LCD_Init+0x2f0>)
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	3b01      	subs	r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fe06 	bl	8000ef4 <LCD_WriteData>

    // Sleep Out
    LCD_WriteCommand(LCD_CMD_SLPOUT);
 80012e8:	2011      	movs	r0, #17
 80012ea:	f7ff fde3 	bl	8000eb4 <LCD_WriteCommand>
    HAL_Delay(120);
 80012ee:	2078      	movs	r0, #120	@ 0x78
 80012f0:	f000 fb46 	bl	8001980 <HAL_Delay>

    // Display ON
    LCD_WriteCommand(LCD_CMD_DISPON);
 80012f4:	2029      	movs	r0, #41	@ 0x29
 80012f6:	f7ff fddd 	bl	8000eb4 <LCD_WriteCommand>
    HAL_Delay(50);
 80012fa:	2032      	movs	r0, #50	@ 0x32
 80012fc:	f000 fb40 	bl	8001980 <HAL_Delay>

    // Limpieza inicial
    for (int i = 0; i < 3; i++) {
 8001300:	2300      	movs	r3, #0
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	e008      	b.n	8001318 <LCD_Init+0x2d0>
        LCD_Clear(COLOR_BLACK);
 8001306:	2000      	movs	r0, #0
 8001308:	f000 f818 	bl	800133c <LCD_Clear>
        HAL_Delay(20);
 800130c:	2014      	movs	r0, #20
 800130e:	f000 fb37 	bl	8001980 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3301      	adds	r3, #1
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b02      	cmp	r3, #2
 800131c:	ddf3      	ble.n	8001306 <LCD_Init+0x2be>
    }
}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40020000 	.word	0x40020000
 800132c:	40020400 	.word	0x40020400
 8001330:	40020800 	.word	0x40020800
 8001334:	20000008 	.word	0x20000008
 8001338:	2000000a 	.word	0x2000000a

0800133c <LCD_Clear>:

void LCD_Clear(uint16_t color)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	80fb      	strh	r3, [r7, #6]
    LCD_SetWindow(0, 0, lcd_width - 1, lcd_height - 1);
 8001346:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <LCD_Clear+0x84>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	3b01      	subs	r3, #1
 800134c:	b29a      	uxth	r2, r3
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <LCD_Clear+0x88>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	3b01      	subs	r3, #1
 8001354:	b29b      	uxth	r3, r3
 8001356:	2100      	movs	r1, #0
 8001358:	2000      	movs	r0, #0
 800135a:	f7ff fe13 	bl	8000f84 <LCD_SetWindow>

    LCD_CS_LOW();
 800135e:	2200      	movs	r2, #0
 8001360:	2101      	movs	r1, #1
 8001362:	4819      	ldr	r0, [pc, #100]	@ (80013c8 <LCD_Clear+0x8c>)
 8001364:	f000 fdaa 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_RS_HIGH();
 8001368:	2201      	movs	r2, #1
 800136a:	2110      	movs	r1, #16
 800136c:	4817      	ldr	r0, [pc, #92]	@ (80013cc <LCD_Clear+0x90>)
 800136e:	f000 fda5 	bl	8001ebc <HAL_GPIO_WritePin>

    uint8_t hi = color >> 8;
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	b29b      	uxth	r3, r3
 8001378:	72fb      	strb	r3, [r7, #11]
    uint8_t lo = color & 0xFF;
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	72bb      	strb	r3, [r7, #10]

    for (uint32_t i = 0; i < (uint32_t)lcd_width * lcd_height; i++) {
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	e00a      	b.n	800139a <LCD_Clear+0x5e>
        LCD_WriteDataBus(hi);
 8001384:	7afb      	ldrb	r3, [r7, #11]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fd1e 	bl	8000dc8 <LCD_WriteDataBus>
        LCD_WriteDataBus(lo);
 800138c:	7abb      	ldrb	r3, [r7, #10]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff fd1a 	bl	8000dc8 <LCD_WriteDataBus>
    for (uint32_t i = 0; i < (uint32_t)lcd_width * lcd_height; i++) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	3301      	adds	r3, #1
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <LCD_Clear+0x84>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <LCD_Clear+0x88>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	fb02 f303 	mul.w	r3, r2, r3
 80013a8:	68fa      	ldr	r2, [r7, #12]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d3ea      	bcc.n	8001384 <LCD_Clear+0x48>
    }

    LCD_CS_HIGH();
 80013ae:	2201      	movs	r2, #1
 80013b0:	2101      	movs	r1, #1
 80013b2:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <LCD_Clear+0x8c>)
 80013b4:	f000 fd82 	bl	8001ebc <HAL_GPIO_WritePin>
}
 80013b8:	bf00      	nop
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000008 	.word	0x20000008
 80013c4:	2000000a 	.word	0x2000000a
 80013c8:	40020400 	.word	0x40020400
 80013cc:	40020000 	.word	0x40020000

080013d0 <LCD_DrawPixel>:

void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	460b      	mov	r3, r1
 80013dc:	80bb      	strh	r3, [r7, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	807b      	strh	r3, [r7, #2]
    if (x < 0 || x >= lcd_width || y < 0 || y >= lcd_height)
 80013e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	db1a      	blt.n	8001420 <LCD_DrawPixel+0x50>
 80013ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <LCD_DrawPixel+0x58>)
 80013f0:	8812      	ldrh	r2, [r2, #0]
 80013f2:	4293      	cmp	r3, r2
 80013f4:	da14      	bge.n	8001420 <LCD_DrawPixel+0x50>
 80013f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	db10      	blt.n	8001420 <LCD_DrawPixel+0x50>
 80013fe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <LCD_DrawPixel+0x5c>)
 8001404:	8812      	ldrh	r2, [r2, #0]
 8001406:	4293      	cmp	r3, r2
 8001408:	da0a      	bge.n	8001420 <LCD_DrawPixel+0x50>
        return;

    LCD_SetWindow(x, y, x, y);
 800140a:	88f8      	ldrh	r0, [r7, #6]
 800140c:	88b9      	ldrh	r1, [r7, #4]
 800140e:	88fa      	ldrh	r2, [r7, #6]
 8001410:	88bb      	ldrh	r3, [r7, #4]
 8001412:	f7ff fdb7 	bl	8000f84 <LCD_SetWindow>
    LCD_WriteData16(color);
 8001416:	887b      	ldrh	r3, [r7, #2]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fd8b 	bl	8000f34 <LCD_WriteData16>
 800141e:	e000      	b.n	8001422 <LCD_DrawPixel+0x52>
        return;
 8001420:	bf00      	nop
}
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000008 	.word	0x20000008
 800142c:	2000000a 	.word	0x2000000a

08001430 <LCD_FillRect>:

void LCD_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	4604      	mov	r4, r0
 8001438:	4608      	mov	r0, r1
 800143a:	4611      	mov	r1, r2
 800143c:	461a      	mov	r2, r3
 800143e:	4623      	mov	r3, r4
 8001440:	80fb      	strh	r3, [r7, #6]
 8001442:	4603      	mov	r3, r0
 8001444:	80bb      	strh	r3, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	807b      	strh	r3, [r7, #2]
 800144a:	4613      	mov	r3, r2
 800144c:	803b      	strh	r3, [r7, #0]
    if (x >= lcd_width || y >= lcd_height) return;
 800144e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001452:	4a45      	ldr	r2, [pc, #276]	@ (8001568 <LCD_FillRect+0x138>)
 8001454:	8812      	ldrh	r2, [r2, #0]
 8001456:	4293      	cmp	r3, r2
 8001458:	da7f      	bge.n	800155a <LCD_FillRect+0x12a>
 800145a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800145e:	4a43      	ldr	r2, [pc, #268]	@ (800156c <LCD_FillRect+0x13c>)
 8001460:	8812      	ldrh	r2, [r2, #0]
 8001462:	4293      	cmp	r3, r2
 8001464:	da79      	bge.n	800155a <LCD_FillRect+0x12a>
    if (x < 0) { w += x; x = 0; }
 8001466:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800146a:	2b00      	cmp	r3, #0
 800146c:	da06      	bge.n	800147c <LCD_FillRect+0x4c>
 800146e:	887a      	ldrh	r2, [r7, #2]
 8001470:	88fb      	ldrh	r3, [r7, #6]
 8001472:	4413      	add	r3, r2
 8001474:	b29b      	uxth	r3, r3
 8001476:	807b      	strh	r3, [r7, #2]
 8001478:	2300      	movs	r3, #0
 800147a:	80fb      	strh	r3, [r7, #6]
    if (y < 0) { h += y; y = 0; }
 800147c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	da06      	bge.n	8001492 <LCD_FillRect+0x62>
 8001484:	883a      	ldrh	r2, [r7, #0]
 8001486:	88bb      	ldrh	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	803b      	strh	r3, [r7, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	80bb      	strh	r3, [r7, #4]
    if (x + w > lcd_width) w = lcd_width - x;
 8001492:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001496:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800149a:	4413      	add	r3, r2
 800149c:	4a32      	ldr	r2, [pc, #200]	@ (8001568 <LCD_FillRect+0x138>)
 800149e:	8812      	ldrh	r2, [r2, #0]
 80014a0:	4293      	cmp	r3, r2
 80014a2:	dd05      	ble.n	80014b0 <LCD_FillRect+0x80>
 80014a4:	4b30      	ldr	r3, [pc, #192]	@ (8001568 <LCD_FillRect+0x138>)
 80014a6:	881a      	ldrh	r2, [r3, #0]
 80014a8:	88fb      	ldrh	r3, [r7, #6]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	807b      	strh	r3, [r7, #2]
    if (y + h > lcd_height) h = lcd_height - y;
 80014b0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014b4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a2c      	ldr	r2, [pc, #176]	@ (800156c <LCD_FillRect+0x13c>)
 80014bc:	8812      	ldrh	r2, [r2, #0]
 80014be:	4293      	cmp	r3, r2
 80014c0:	dd05      	ble.n	80014ce <LCD_FillRect+0x9e>
 80014c2:	4b2a      	ldr	r3, [pc, #168]	@ (800156c <LCD_FillRect+0x13c>)
 80014c4:	881a      	ldrh	r2, [r3, #0]
 80014c6:	88bb      	ldrh	r3, [r7, #4]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	803b      	strh	r3, [r7, #0]
    if (w <= 0 || h <= 0) return;
 80014ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	dd43      	ble.n	800155e <LCD_FillRect+0x12e>
 80014d6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	dd3f      	ble.n	800155e <LCD_FillRect+0x12e>

    LCD_SetWindow(x, y, x + w - 1, y + h - 1);
 80014de:	88f8      	ldrh	r0, [r7, #6]
 80014e0:	88b9      	ldrh	r1, [r7, #4]
 80014e2:	88fa      	ldrh	r2, [r7, #6]
 80014e4:	887b      	ldrh	r3, [r7, #2]
 80014e6:	4413      	add	r3, r2
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	3b01      	subs	r3, #1
 80014ec:	b29c      	uxth	r4, r3
 80014ee:	88ba      	ldrh	r2, [r7, #4]
 80014f0:	883b      	ldrh	r3, [r7, #0]
 80014f2:	4413      	add	r3, r2
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	3b01      	subs	r3, #1
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	4622      	mov	r2, r4
 80014fc:	f7ff fd42 	bl	8000f84 <LCD_SetWindow>

    LCD_CS_LOW();
 8001500:	2200      	movs	r2, #0
 8001502:	2101      	movs	r1, #1
 8001504:	481a      	ldr	r0, [pc, #104]	@ (8001570 <LCD_FillRect+0x140>)
 8001506:	f000 fcd9 	bl	8001ebc <HAL_GPIO_WritePin>
    LCD_RS_HIGH();
 800150a:	2201      	movs	r2, #1
 800150c:	2110      	movs	r1, #16
 800150e:	4819      	ldr	r0, [pc, #100]	@ (8001574 <LCD_FillRect+0x144>)
 8001510:	f000 fcd4 	bl	8001ebc <HAL_GPIO_WritePin>

    uint8_t hi = color >> 8;
 8001514:	8c3b      	ldrh	r3, [r7, #32]
 8001516:	0a1b      	lsrs	r3, r3, #8
 8001518:	b29b      	uxth	r3, r3
 800151a:	72fb      	strb	r3, [r7, #11]
    uint8_t lo = color & 0xFF;
 800151c:	8c3b      	ldrh	r3, [r7, #32]
 800151e:	72bb      	strb	r3, [r7, #10]

    for (int32_t i = 0; i < (int32_t)w * h; i++) {
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	e00a      	b.n	800153c <LCD_FillRect+0x10c>
        LCD_WriteDataBus(hi);
 8001526:	7afb      	ldrb	r3, [r7, #11]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fc4d 	bl	8000dc8 <LCD_WriteDataBus>
        LCD_WriteDataBus(lo);
 800152e:	7abb      	ldrb	r3, [r7, #10]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fc49 	bl	8000dc8 <LCD_WriteDataBus>
    for (int32_t i = 0; i < (int32_t)w * h; i++) {
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3301      	adds	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001540:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001544:	fb02 f303 	mul.w	r3, r2, r3
 8001548:	68fa      	ldr	r2, [r7, #12]
 800154a:	429a      	cmp	r2, r3
 800154c:	dbeb      	blt.n	8001526 <LCD_FillRect+0xf6>
    }

    LCD_CS_HIGH();
 800154e:	2201      	movs	r2, #1
 8001550:	2101      	movs	r1, #1
 8001552:	4807      	ldr	r0, [pc, #28]	@ (8001570 <LCD_FillRect+0x140>)
 8001554:	f000 fcb2 	bl	8001ebc <HAL_GPIO_WritePin>
 8001558:	e002      	b.n	8001560 <LCD_FillRect+0x130>
    if (x >= lcd_width || y >= lcd_height) return;
 800155a:	bf00      	nop
 800155c:	e000      	b.n	8001560 <LCD_FillRect+0x130>
    if (w <= 0 || h <= 0) return;
 800155e:	bf00      	nop
}
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bd90      	pop	{r4, r7, pc}
 8001566:	bf00      	nop
 8001568:	20000008 	.word	0x20000008
 800156c:	2000000a 	.word	0x2000000a
 8001570:	40020400 	.word	0x40020400
 8001574:	40020000 	.word	0x40020000

08001578 <LCD_DrawCircle>:
        }
    }
}

void LCD_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	4604      	mov	r4, r0
 8001580:	4608      	mov	r0, r1
 8001582:	4611      	mov	r1, r2
 8001584:	461a      	mov	r2, r3
 8001586:	4623      	mov	r3, r4
 8001588:	80fb      	strh	r3, [r7, #6]
 800158a:	4603      	mov	r3, r0
 800158c:	80bb      	strh	r3, [r7, #4]
 800158e:	460b      	mov	r3, r1
 8001590:	807b      	strh	r3, [r7, #2]
 8001592:	4613      	mov	r3, r2
 8001594:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 8001596:	887b      	ldrh	r3, [r7, #2]
 8001598:	f1c3 0301 	rsb	r3, r3, #1
 800159c:	b29b      	uxth	r3, r3
 800159e:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 80015a0:	2301      	movs	r3, #1
 80015a2:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 80015a4:	887b      	ldrh	r3, [r7, #2]
 80015a6:	461a      	mov	r2, r3
 80015a8:	03d2      	lsls	r2, r2, #15
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 80015b6:	887b      	ldrh	r3, [r7, #2]
 80015b8:	81fb      	strh	r3, [r7, #14]

    LCD_DrawPixel(x0, y0 + r, color);
 80015ba:	88ba      	ldrh	r2, [r7, #4]
 80015bc:	887b      	ldrh	r3, [r7, #2]
 80015be:	4413      	add	r3, r2
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	b219      	sxth	r1, r3
 80015c4:	883a      	ldrh	r2, [r7, #0]
 80015c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff ff00 	bl	80013d0 <LCD_DrawPixel>
    LCD_DrawPixel(x0, y0 - r, color);
 80015d0:	88ba      	ldrh	r2, [r7, #4]
 80015d2:	887b      	ldrh	r3, [r7, #2]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	b219      	sxth	r1, r3
 80015da:	883a      	ldrh	r2, [r7, #0]
 80015dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fef5 	bl	80013d0 <LCD_DrawPixel>
    LCD_DrawPixel(x0 + r, y0, color);
 80015e6:	88fa      	ldrh	r2, [r7, #6]
 80015e8:	887b      	ldrh	r3, [r7, #2]
 80015ea:	4413      	add	r3, r2
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	883a      	ldrh	r2, [r7, #0]
 80015f2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff feea 	bl	80013d0 <LCD_DrawPixel>
    LCD_DrawPixel(x0 - r, y0, color);
 80015fc:	88fa      	ldrh	r2, [r7, #6]
 80015fe:	887b      	ldrh	r3, [r7, #2]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	b29b      	uxth	r3, r3
 8001604:	b21b      	sxth	r3, r3
 8001606:	883a      	ldrh	r2, [r7, #0]
 8001608:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fedf 	bl	80013d0 <LCD_DrawPixel>

    while (x < y) {
 8001612:	e091      	b.n	8001738 <LCD_DrawCircle+0x1c0>
        if (f >= 0) {
 8001614:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0e      	blt.n	800163a <LCD_DrawCircle+0xc2>
            y--;
 800161c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001620:	b29b      	uxth	r3, r3
 8001622:	3b01      	subs	r3, #1
 8001624:	b29b      	uxth	r3, r3
 8001626:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8001628:	8a7b      	ldrh	r3, [r7, #18]
 800162a:	3302      	adds	r3, #2
 800162c:	b29b      	uxth	r3, r3
 800162e:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8001630:	8afa      	ldrh	r2, [r7, #22]
 8001632:	8a7b      	ldrh	r3, [r7, #18]
 8001634:	4413      	add	r3, r2
 8001636:	b29b      	uxth	r3, r3
 8001638:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800163a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800163e:	b29b      	uxth	r3, r3
 8001640:	3301      	adds	r3, #1
 8001642:	b29b      	uxth	r3, r3
 8001644:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8001646:	8abb      	ldrh	r3, [r7, #20]
 8001648:	3302      	adds	r3, #2
 800164a:	b29b      	uxth	r3, r3
 800164c:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 800164e:	8afa      	ldrh	r2, [r7, #22]
 8001650:	8abb      	ldrh	r3, [r7, #20]
 8001652:	4413      	add	r3, r2
 8001654:	b29b      	uxth	r3, r3
 8001656:	82fb      	strh	r3, [r7, #22]

        LCD_DrawPixel(x0 + x, y0 + y, color);
 8001658:	88fa      	ldrh	r2, [r7, #6]
 800165a:	8a3b      	ldrh	r3, [r7, #16]
 800165c:	4413      	add	r3, r2
 800165e:	b29b      	uxth	r3, r3
 8001660:	b218      	sxth	r0, r3
 8001662:	88ba      	ldrh	r2, [r7, #4]
 8001664:	89fb      	ldrh	r3, [r7, #14]
 8001666:	4413      	add	r3, r2
 8001668:	b29b      	uxth	r3, r3
 800166a:	b21b      	sxth	r3, r3
 800166c:	883a      	ldrh	r2, [r7, #0]
 800166e:	4619      	mov	r1, r3
 8001670:	f7ff feae 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 - x, y0 + y, color);
 8001674:	88fa      	ldrh	r2, [r7, #6]
 8001676:	8a3b      	ldrh	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	b29b      	uxth	r3, r3
 800167c:	b218      	sxth	r0, r3
 800167e:	88ba      	ldrh	r2, [r7, #4]
 8001680:	89fb      	ldrh	r3, [r7, #14]
 8001682:	4413      	add	r3, r2
 8001684:	b29b      	uxth	r3, r3
 8001686:	b21b      	sxth	r3, r3
 8001688:	883a      	ldrh	r2, [r7, #0]
 800168a:	4619      	mov	r1, r3
 800168c:	f7ff fea0 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 + x, y0 - y, color);
 8001690:	88fa      	ldrh	r2, [r7, #6]
 8001692:	8a3b      	ldrh	r3, [r7, #16]
 8001694:	4413      	add	r3, r2
 8001696:	b29b      	uxth	r3, r3
 8001698:	b218      	sxth	r0, r3
 800169a:	88ba      	ldrh	r2, [r7, #4]
 800169c:	89fb      	ldrh	r3, [r7, #14]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	883a      	ldrh	r2, [r7, #0]
 80016a6:	4619      	mov	r1, r3
 80016a8:	f7ff fe92 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 - x, y0 - y, color);
 80016ac:	88fa      	ldrh	r2, [r7, #6]
 80016ae:	8a3b      	ldrh	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	b218      	sxth	r0, r3
 80016b6:	88ba      	ldrh	r2, [r7, #4]
 80016b8:	89fb      	ldrh	r3, [r7, #14]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b21b      	sxth	r3, r3
 80016c0:	883a      	ldrh	r2, [r7, #0]
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff fe84 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 + y, y0 + x, color);
 80016c8:	88fa      	ldrh	r2, [r7, #6]
 80016ca:	89fb      	ldrh	r3, [r7, #14]
 80016cc:	4413      	add	r3, r2
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	b218      	sxth	r0, r3
 80016d2:	88ba      	ldrh	r2, [r7, #4]
 80016d4:	8a3b      	ldrh	r3, [r7, #16]
 80016d6:	4413      	add	r3, r2
 80016d8:	b29b      	uxth	r3, r3
 80016da:	b21b      	sxth	r3, r3
 80016dc:	883a      	ldrh	r2, [r7, #0]
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff fe76 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 - y, y0 + x, color);
 80016e4:	88fa      	ldrh	r2, [r7, #6]
 80016e6:	89fb      	ldrh	r3, [r7, #14]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	b218      	sxth	r0, r3
 80016ee:	88ba      	ldrh	r2, [r7, #4]
 80016f0:	8a3b      	ldrh	r3, [r7, #16]
 80016f2:	4413      	add	r3, r2
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	883a      	ldrh	r2, [r7, #0]
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fe68 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 + y, y0 - x, color);
 8001700:	88fa      	ldrh	r2, [r7, #6]
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	4413      	add	r3, r2
 8001706:	b29b      	uxth	r3, r3
 8001708:	b218      	sxth	r0, r3
 800170a:	88ba      	ldrh	r2, [r7, #4]
 800170c:	8a3b      	ldrh	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	b29b      	uxth	r3, r3
 8001712:	b21b      	sxth	r3, r3
 8001714:	883a      	ldrh	r2, [r7, #0]
 8001716:	4619      	mov	r1, r3
 8001718:	f7ff fe5a 	bl	80013d0 <LCD_DrawPixel>
        LCD_DrawPixel(x0 - y, y0 - x, color);
 800171c:	88fa      	ldrh	r2, [r7, #6]
 800171e:	89fb      	ldrh	r3, [r7, #14]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	b29b      	uxth	r3, r3
 8001724:	b218      	sxth	r0, r3
 8001726:	88ba      	ldrh	r2, [r7, #4]
 8001728:	8a3b      	ldrh	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	b29b      	uxth	r3, r3
 800172e:	b21b      	sxth	r3, r3
 8001730:	883a      	ldrh	r2, [r7, #0]
 8001732:	4619      	mov	r1, r3
 8001734:	f7ff fe4c 	bl	80013d0 <LCD_DrawPixel>
    while (x < y) {
 8001738:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800173c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001740:	429a      	cmp	r2, r3
 8001742:	f6ff af67 	blt.w	8001614 <LCD_DrawCircle+0x9c>
    }
}
 8001746:	bf00      	nop
 8001748:	bf00      	nop
 800174a:	371c      	adds	r7, #28
 800174c:	46bd      	mov	sp, r7
 800174e:	bd90      	pop	{r4, r7, pc}

08001750 <LCD_FillCircle>:

// NUEVA FUNCIN - FillCircle con clipping correcto
void LCD_FillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	4604      	mov	r4, r0
 8001758:	4608      	mov	r0, r1
 800175a:	4611      	mov	r1, r2
 800175c:	461a      	mov	r2, r3
 800175e:	4623      	mov	r3, r4
 8001760:	80fb      	strh	r3, [r7, #6]
 8001762:	4603      	mov	r3, r0
 8001764:	80bb      	strh	r3, [r7, #4]
 8001766:	460b      	mov	r3, r1
 8001768:	807b      	strh	r3, [r7, #2]
 800176a:	4613      	mov	r3, r2
 800176c:	803b      	strh	r3, [r7, #0]
    // Dibujar usando lneas verticales con clipping
    for (int16_t y = -r; y <= r; y++) {
 800176e:	887b      	ldrh	r3, [r7, #2]
 8001770:	425b      	negs	r3, r3
 8001772:	b29b      	uxth	r3, r3
 8001774:	82fb      	strh	r3, [r7, #22]
 8001776:	e063      	b.n	8001840 <LCD_FillCircle+0xf0>
        int16_t x_extent = (int16_t)sqrtf(r * r - y * y);
 8001778:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800177c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001780:	fb03 f202 	mul.w	r2, r3, r2
 8001784:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001788:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800178c:	fb01 f303 	mul.w	r3, r1, r3
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	ee07 3a90 	vmov	s15, r3
 8001796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179a:	eeb0 0a67 	vmov.f32	s0, s15
 800179e:	f003 f9ef 	bl	8004b80 <sqrtf>
 80017a2:	eef0 7a40 	vmov.f32	s15, s0
 80017a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017aa:	ee17 3a90 	vmov	r3, s15
 80017ae:	823b      	strh	r3, [r7, #16]

        int16_t y_pos = y0 + y;
 80017b0:	88ba      	ldrh	r2, [r7, #4]
 80017b2:	8afb      	ldrh	r3, [r7, #22]
 80017b4:	4413      	add	r3, r2
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	81fb      	strh	r3, [r7, #14]
        int16_t x_start = x0 - x_extent;
 80017ba:	88fa      	ldrh	r2, [r7, #6]
 80017bc:	8a3b      	ldrh	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	82bb      	strh	r3, [r7, #20]
        int16_t x_end = x0 + x_extent;
 80017c4:	88fa      	ldrh	r2, [r7, #6]
 80017c6:	8a3b      	ldrh	r3, [r7, #16]
 80017c8:	4413      	add	r3, r2
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	827b      	strh	r3, [r7, #18]

        // Clip Y
        if (y_pos < 0 || y_pos >= lcd_height) continue;
 80017ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	db2b      	blt.n	800182e <LCD_FillCircle+0xde>
 80017d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017da:	4a1f      	ldr	r2, [pc, #124]	@ (8001858 <LCD_FillCircle+0x108>)
 80017dc:	8812      	ldrh	r2, [r2, #0]
 80017de:	4293      	cmp	r3, r2
 80017e0:	da25      	bge.n	800182e <LCD_FillCircle+0xde>

        // Clip X
        if (x_start < 0) x_start = 0;
 80017e2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	da01      	bge.n	80017ee <LCD_FillCircle+0x9e>
 80017ea:	2300      	movs	r3, #0
 80017ec:	82bb      	strh	r3, [r7, #20]
        if (x_end >= lcd_width) x_end = lcd_width - 1;
 80017ee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017f2:	4a1a      	ldr	r2, [pc, #104]	@ (800185c <LCD_FillCircle+0x10c>)
 80017f4:	8812      	ldrh	r2, [r2, #0]
 80017f6:	4293      	cmp	r3, r2
 80017f8:	db04      	blt.n	8001804 <LCD_FillCircle+0xb4>
 80017fa:	4b18      	ldr	r3, [pc, #96]	@ (800185c <LCD_FillCircle+0x10c>)
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	3b01      	subs	r3, #1
 8001800:	b29b      	uxth	r3, r3
 8001802:	827b      	strh	r3, [r7, #18]

        // Si despus de clip no hay nada que dibujar, skip
        if (x_start > x_end) continue;
 8001804:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001808:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800180c:	429a      	cmp	r2, r3
 800180e:	dc10      	bgt.n	8001832 <LCD_FillCircle+0xe2>

        // Dibujar lnea horizontal
        LCD_DrawHLine(x_start, y_pos, x_end - x_start + 1, color);
 8001810:	8a7a      	ldrh	r2, [r7, #18]
 8001812:	8abb      	ldrh	r3, [r7, #20]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	b29b      	uxth	r3, r3
 8001818:	3301      	adds	r3, #1
 800181a:	b29b      	uxth	r3, r3
 800181c:	b21a      	sxth	r2, r3
 800181e:	883b      	ldrh	r3, [r7, #0]
 8001820:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001824:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8001828:	f000 f81a 	bl	8001860 <LCD_DrawHLine>
 800182c:	e002      	b.n	8001834 <LCD_FillCircle+0xe4>
        if (y_pos < 0 || y_pos >= lcd_height) continue;
 800182e:	bf00      	nop
 8001830:	e000      	b.n	8001834 <LCD_FillCircle+0xe4>
        if (x_start > x_end) continue;
 8001832:	bf00      	nop
    for (int16_t y = -r; y <= r; y++) {
 8001834:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001838:	b29b      	uxth	r3, r3
 800183a:	3301      	adds	r3, #1
 800183c:	b29b      	uxth	r3, r3
 800183e:	82fb      	strh	r3, [r7, #22]
 8001840:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001844:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001848:	429a      	cmp	r2, r3
 800184a:	dd95      	ble.n	8001778 <LCD_FillCircle+0x28>
    }
}
 800184c:	bf00      	nop
 800184e:	bf00      	nop
 8001850:	371c      	adds	r7, #28
 8001852:	46bd      	mov	sp, r7
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	bf00      	nop
 8001858:	2000000a 	.word	0x2000000a
 800185c:	20000008 	.word	0x20000008

08001860 <LCD_DrawHLine>:

void LCD_DrawHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8001860:	b590      	push	{r4, r7, lr}
 8001862:	b085      	sub	sp, #20
 8001864:	af02      	add	r7, sp, #8
 8001866:	4604      	mov	r4, r0
 8001868:	4608      	mov	r0, r1
 800186a:	4611      	mov	r1, r2
 800186c:	461a      	mov	r2, r3
 800186e:	4623      	mov	r3, r4
 8001870:	80fb      	strh	r3, [r7, #6]
 8001872:	4603      	mov	r3, r0
 8001874:	80bb      	strh	r3, [r7, #4]
 8001876:	460b      	mov	r3, r1
 8001878:	807b      	strh	r3, [r7, #2]
 800187a:	4613      	mov	r3, r2
 800187c:	803b      	strh	r3, [r7, #0]
    LCD_FillRect(x, y, w, 1, color);
 800187e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001882:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001886:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800188a:	883b      	ldrh	r3, [r7, #0]
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	2301      	movs	r3, #1
 8001890:	f7ff fdce 	bl	8001430 <LCD_FillRect>
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}

0800189c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018a0:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <HAL_Init+0x40>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a0d      	ldr	r2, [pc, #52]	@ (80018dc <HAL_Init+0x40>)
 80018a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018ac:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <HAL_Init+0x40>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <HAL_Init+0x40>)
 80018b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018b8:	4b08      	ldr	r3, [pc, #32]	@ (80018dc <HAL_Init+0x40>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a07      	ldr	r2, [pc, #28]	@ (80018dc <HAL_Init+0x40>)
 80018be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c4:	2003      	movs	r0, #3
 80018c6:	f000 f931 	bl	8001b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ca:	2000      	movs	r0, #0
 80018cc:	f000 f808 	bl	80018e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018d0:	f7ff f8d8 	bl	8000a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40023c00 	.word	0x40023c00

080018e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018e8:	4b12      	ldr	r3, [pc, #72]	@ (8001934 <HAL_InitTick+0x54>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <HAL_InitTick+0x58>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	4619      	mov	r1, r3
 80018f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 f93b 	bl	8001b7a <HAL_SYSTICK_Config>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e00e      	b.n	800192c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2b0f      	cmp	r3, #15
 8001912:	d80a      	bhi.n	800192a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001914:	2200      	movs	r2, #0
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	f04f 30ff 	mov.w	r0, #4294967295
 800191c:	f000 f911 	bl	8001b42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001920:	4a06      	ldr	r2, [pc, #24]	@ (800193c <HAL_InitTick+0x5c>)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	e000      	b.n	800192c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
}
 800192c:	4618      	mov	r0, r3
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000004 	.word	0x20000004
 8001938:	20000010 	.word	0x20000010
 800193c:	2000000c 	.word	0x2000000c

08001940 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_IncTick+0x20>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	461a      	mov	r2, r3
 800194a:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <HAL_IncTick+0x24>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4413      	add	r3, r2
 8001950:	4a04      	ldr	r2, [pc, #16]	@ (8001964 <HAL_IncTick+0x24>)
 8001952:	6013      	str	r3, [r2, #0]
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	20000010 	.word	0x20000010
 8001964:	200007d4 	.word	0x200007d4

08001968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return uwTick;
 800196c:	4b03      	ldr	r3, [pc, #12]	@ (800197c <HAL_GetTick+0x14>)
 800196e:	681b      	ldr	r3, [r3, #0]
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	200007d4 	.word	0x200007d4

08001980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001988:	f7ff ffee 	bl	8001968 <HAL_GetTick>
 800198c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001998:	d005      	beq.n	80019a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800199a:	4b0a      	ldr	r3, [pc, #40]	@ (80019c4 <HAL_Delay+0x44>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4413      	add	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019a6:	bf00      	nop
 80019a8:	f7ff ffde 	bl	8001968 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d8f7      	bhi.n	80019a8 <HAL_Delay+0x28>
  {
  }
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000010 	.word	0x20000010

080019c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fa:	4a04      	ldr	r2, [pc, #16]	@ (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	60d3      	str	r3, [r2, #12]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <__NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	6039      	str	r1, [r7, #0]
 8001a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	db0a      	blt.n	8001a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	490c      	ldr	r1, [pc, #48]	@ (8001a78 <__NVIC_SetPriority+0x4c>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	0112      	lsls	r2, r2, #4
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	440b      	add	r3, r1
 8001a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a54:	e00a      	b.n	8001a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	4908      	ldr	r1, [pc, #32]	@ (8001a7c <__NVIC_SetPriority+0x50>)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	3b04      	subs	r3, #4
 8001a64:	0112      	lsls	r2, r2, #4
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	440b      	add	r3, r1
 8001a6a:	761a      	strb	r2, [r3, #24]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000e100 	.word	0xe000e100
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	@ 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f1c3 0307 	rsb	r3, r3, #7
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	bf28      	it	cs
 8001a9e:	2304      	movcs	r3, #4
 8001aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	2b06      	cmp	r3, #6
 8001aa8:	d902      	bls.n	8001ab0 <NVIC_EncodePriority+0x30>
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3b03      	subs	r3, #3
 8001aae:	e000      	b.n	8001ab2 <NVIC_EncodePriority+0x32>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	43d9      	mvns	r1, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	4313      	orrs	r3, r2
         );
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	@ 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001af8:	d301      	bcc.n	8001afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001afa:	2301      	movs	r3, #1
 8001afc:	e00f      	b.n	8001b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afe:	4a0a      	ldr	r2, [pc, #40]	@ (8001b28 <SysTick_Config+0x40>)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b06:	210f      	movs	r1, #15
 8001b08:	f04f 30ff 	mov.w	r0, #4294967295
 8001b0c:	f7ff ff8e 	bl	8001a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <SysTick_Config+0x40>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b16:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <SysTick_Config+0x40>)
 8001b18:	2207      	movs	r2, #7
 8001b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	e000e010 	.word	0xe000e010

08001b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff ff47 	bl	80019c8 <__NVIC_SetPriorityGrouping>
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b086      	sub	sp, #24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
 8001b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b54:	f7ff ff5c 	bl	8001a10 <__NVIC_GetPriorityGrouping>
 8001b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	68b9      	ldr	r1, [r7, #8]
 8001b5e:	6978      	ldr	r0, [r7, #20]
 8001b60:	f7ff ff8e 	bl	8001a80 <NVIC_EncodePriority>
 8001b64:	4602      	mov	r2, r0
 8001b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6a:	4611      	mov	r1, r2
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff5d 	bl	8001a2c <__NVIC_SetPriority>
}
 8001b72:	bf00      	nop
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff ffb0 	bl	8001ae8 <SysTick_Config>
 8001b88:	4603      	mov	r3, r0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b089      	sub	sp, #36	@ 0x24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
 8001bae:	e165      	b.n	8001e7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	f040 8154 	bne.w	8001e76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d005      	beq.n	8001be6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d130      	bne.n	8001c48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	68da      	ldr	r2, [r3, #12]
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	091b      	lsrs	r3, r3, #4
 8001c32:	f003 0201 	and.w	r2, r3, #1
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 0303 	and.w	r3, r3, #3
 8001c50:	2b03      	cmp	r3, #3
 8001c52:	d017      	beq.n	8001c84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	2203      	movs	r2, #3
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	43db      	mvns	r3, r3
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 0303 	and.w	r3, r3, #3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d123      	bne.n	8001cd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	08da      	lsrs	r2, r3, #3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3208      	adds	r2, #8
 8001c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	220f      	movs	r2, #15
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	691a      	ldr	r2, [r3, #16]
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	08da      	lsrs	r2, r3, #3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3208      	adds	r2, #8
 8001cd2:	69b9      	ldr	r1, [r7, #24]
 8001cd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 0203 	and.w	r2, r3, #3
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 80ae 	beq.w	8001e76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	4b5d      	ldr	r3, [pc, #372]	@ (8001e94 <HAL_GPIO_Init+0x300>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d22:	4a5c      	ldr	r2, [pc, #368]	@ (8001e94 <HAL_GPIO_Init+0x300>)
 8001d24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d2a:	4b5a      	ldr	r3, [pc, #360]	@ (8001e94 <HAL_GPIO_Init+0x300>)
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d36:	4a58      	ldr	r2, [pc, #352]	@ (8001e98 <HAL_GPIO_Init+0x304>)
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	089b      	lsrs	r3, r3, #2
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	220f      	movs	r2, #15
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	4013      	ands	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4f      	ldr	r2, [pc, #316]	@ (8001e9c <HAL_GPIO_Init+0x308>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d025      	beq.n	8001dae <HAL_GPIO_Init+0x21a>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4e      	ldr	r2, [pc, #312]	@ (8001ea0 <HAL_GPIO_Init+0x30c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d01f      	beq.n	8001daa <HAL_GPIO_Init+0x216>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4d      	ldr	r2, [pc, #308]	@ (8001ea4 <HAL_GPIO_Init+0x310>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d019      	beq.n	8001da6 <HAL_GPIO_Init+0x212>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4c      	ldr	r2, [pc, #304]	@ (8001ea8 <HAL_GPIO_Init+0x314>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0x20e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4b      	ldr	r2, [pc, #300]	@ (8001eac <HAL_GPIO_Init+0x318>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_GPIO_Init+0x20a>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb0 <HAL_GPIO_Init+0x31c>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_Init+0x206>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a49      	ldr	r2, [pc, #292]	@ (8001eb4 <HAL_GPIO_Init+0x320>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_GPIO_Init+0x202>
 8001d92:	2306      	movs	r3, #6
 8001d94:	e00c      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001d96:	2307      	movs	r3, #7
 8001d98:	e00a      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001d9a:	2305      	movs	r3, #5
 8001d9c:	e008      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001d9e:	2304      	movs	r3, #4
 8001da0:	e006      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001da2:	2303      	movs	r3, #3
 8001da4:	e004      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001da6:	2302      	movs	r3, #2
 8001da8:	e002      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_GPIO_Init+0x21c>
 8001dae:	2300      	movs	r3, #0
 8001db0:	69fa      	ldr	r2, [r7, #28]
 8001db2:	f002 0203 	and.w	r2, r2, #3
 8001db6:	0092      	lsls	r2, r2, #2
 8001db8:	4093      	lsls	r3, r2
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dc0:	4935      	ldr	r1, [pc, #212]	@ (8001e98 <HAL_GPIO_Init+0x304>)
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	089b      	lsrs	r3, r3, #2
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dce:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001df2:	4a31      	ldr	r2, [pc, #196]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001df8:	4b2f      	ldr	r3, [pc, #188]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e1c:	4a26      	ldr	r2, [pc, #152]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e22:	4b25      	ldr	r3, [pc, #148]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e46:	4a1c      	ldr	r2, [pc, #112]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e70:	4a11      	ldr	r2, [pc, #68]	@ (8001eb8 <HAL_GPIO_Init+0x324>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	61fb      	str	r3, [r7, #28]
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	2b0f      	cmp	r3, #15
 8001e80:	f67f ae96 	bls.w	8001bb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	3724      	adds	r7, #36	@ 0x24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40013800 	.word	0x40013800
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	40020400 	.word	0x40020400
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	40020c00 	.word	0x40020c00
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40021400 	.word	0x40021400
 8001eb4:	40021800 	.word	0x40021800
 8001eb8:	40013c00 	.word	0x40013c00

08001ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	807b      	strh	r3, [r7, #2]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ecc:	787b      	ldrb	r3, [r7, #1]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ed2:	887a      	ldrh	r2, [r7, #2]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ed8:	e003      	b.n	8001ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eda:	887b      	ldrh	r3, [r7, #2]
 8001edc:	041a      	lsls	r2, r3, #16
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	619a      	str	r2, [r3, #24]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
	...

08001ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e0cc      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f04:	4b68      	ldr	r3, [pc, #416]	@ (80020a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 030f 	and.w	r3, r3, #15
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d90c      	bls.n	8001f2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f12:	4b65      	ldr	r3, [pc, #404]	@ (80020a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f1a:	4b63      	ldr	r3, [pc, #396]	@ (80020a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d001      	beq.n	8001f2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0b8      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d020      	beq.n	8001f7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f44:	4b59      	ldr	r3, [pc, #356]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	4a58      	ldr	r2, [pc, #352]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0308 	and.w	r3, r3, #8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f5c:	4b53      	ldr	r3, [pc, #332]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	4a52      	ldr	r2, [pc, #328]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f68:	4b50      	ldr	r3, [pc, #320]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	494d      	ldr	r1, [pc, #308]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d044      	beq.n	8002010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d107      	bne.n	8001f9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8e:	4b47      	ldr	r3, [pc, #284]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d119      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e07f      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d003      	beq.n	8001fae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001faa:	2b03      	cmp	r3, #3
 8001fac:	d107      	bne.n	8001fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fae:	4b3f      	ldr	r3, [pc, #252]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d109      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e06f      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e067      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fce:	4b37      	ldr	r3, [pc, #220]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f023 0203 	bic.w	r2, r3, #3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4934      	ldr	r1, [pc, #208]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fe0:	f7ff fcc2 	bl	8001968 <HAL_GetTick>
 8001fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe8:	f7ff fcbe 	bl	8001968 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e04f      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 020c 	and.w	r2, r3, #12
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	429a      	cmp	r2, r3
 800200e:	d1eb      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002010:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 030f 	and.w	r3, r3, #15
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d20c      	bcs.n	8002038 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b22      	ldr	r3, [pc, #136]	@ (80020a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d001      	beq.n	8002038 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e032      	b.n	800209e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002044:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	4916      	ldr	r1, [pc, #88]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d009      	beq.n	8002076 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002062:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	490e      	ldr	r1, [pc, #56]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002076:	f000 f821 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 800207a:	4602      	mov	r2, r0
 800207c:	4b0b      	ldr	r3, [pc, #44]	@ (80020ac <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	490a      	ldr	r1, [pc, #40]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002088:	5ccb      	ldrb	r3, [r1, r3]
 800208a:	fa22 f303 	lsr.w	r3, r2, r3
 800208e:	4a09      	ldr	r2, [pc, #36]	@ (80020b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff fc22 	bl	80018e0 <HAL_InitTick>

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40023c00 	.word	0x40023c00
 80020ac:	40023800 	.word	0x40023800
 80020b0:	08006974 	.word	0x08006974
 80020b4:	20000004 	.word	0x20000004
 80020b8:	2000000c 	.word	0x2000000c

080020bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020c0:	b0ae      	sub	sp, #184	@ 0xb8
 80020c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80020d6:	2300      	movs	r3, #0
 80020d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020e2:	4bcb      	ldr	r3, [pc, #812]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	2b0c      	cmp	r3, #12
 80020ec:	f200 8206 	bhi.w	80024fc <HAL_RCC_GetSysClockFreq+0x440>
 80020f0:	a201      	add	r2, pc, #4	@ (adr r2, 80020f8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80020f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f6:	bf00      	nop
 80020f8:	0800212d 	.word	0x0800212d
 80020fc:	080024fd 	.word	0x080024fd
 8002100:	080024fd 	.word	0x080024fd
 8002104:	080024fd 	.word	0x080024fd
 8002108:	08002135 	.word	0x08002135
 800210c:	080024fd 	.word	0x080024fd
 8002110:	080024fd 	.word	0x080024fd
 8002114:	080024fd 	.word	0x080024fd
 8002118:	0800213d 	.word	0x0800213d
 800211c:	080024fd 	.word	0x080024fd
 8002120:	080024fd 	.word	0x080024fd
 8002124:	080024fd 	.word	0x080024fd
 8002128:	0800232d 	.word	0x0800232d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800212c:	4bb9      	ldr	r3, [pc, #740]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x358>)
 800212e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002132:	e1e7      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002134:	4bb8      	ldr	r3, [pc, #736]	@ (8002418 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002136:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800213a:	e1e3      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800213c:	4bb4      	ldr	r3, [pc, #720]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002148:	4bb1      	ldr	r3, [pc, #708]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d071      	beq.n	8002238 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002154:	4bae      	ldr	r3, [pc, #696]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	099b      	lsrs	r3, r3, #6
 800215a:	2200      	movs	r2, #0
 800215c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002160:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002164:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800216c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002170:	2300      	movs	r3, #0
 8002172:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002176:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800217a:	4622      	mov	r2, r4
 800217c:	462b      	mov	r3, r5
 800217e:	f04f 0000 	mov.w	r0, #0
 8002182:	f04f 0100 	mov.w	r1, #0
 8002186:	0159      	lsls	r1, r3, #5
 8002188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800218c:	0150      	lsls	r0, r2, #5
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	4621      	mov	r1, r4
 8002194:	1a51      	subs	r1, r2, r1
 8002196:	6439      	str	r1, [r7, #64]	@ 0x40
 8002198:	4629      	mov	r1, r5
 800219a:	eb63 0301 	sbc.w	r3, r3, r1
 800219e:	647b      	str	r3, [r7, #68]	@ 0x44
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80021ac:	4649      	mov	r1, r9
 80021ae:	018b      	lsls	r3, r1, #6
 80021b0:	4641      	mov	r1, r8
 80021b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021b6:	4641      	mov	r1, r8
 80021b8:	018a      	lsls	r2, r1, #6
 80021ba:	4641      	mov	r1, r8
 80021bc:	1a51      	subs	r1, r2, r1
 80021be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80021c0:	4649      	mov	r1, r9
 80021c2:	eb63 0301 	sbc.w	r3, r3, r1
 80021c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80021d4:	4649      	mov	r1, r9
 80021d6:	00cb      	lsls	r3, r1, #3
 80021d8:	4641      	mov	r1, r8
 80021da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021de:	4641      	mov	r1, r8
 80021e0:	00ca      	lsls	r2, r1, #3
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	4603      	mov	r3, r0
 80021e8:	4622      	mov	r2, r4
 80021ea:	189b      	adds	r3, r3, r2
 80021ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80021ee:	462b      	mov	r3, r5
 80021f0:	460a      	mov	r2, r1
 80021f2:	eb42 0303 	adc.w	r3, r2, r3
 80021f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002204:	4629      	mov	r1, r5
 8002206:	024b      	lsls	r3, r1, #9
 8002208:	4621      	mov	r1, r4
 800220a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800220e:	4621      	mov	r1, r4
 8002210:	024a      	lsls	r2, r1, #9
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800221a:	2200      	movs	r2, #0
 800221c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002220:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002224:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002228:	f7fe f842 	bl	80002b0 <__aeabi_uldivmod>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4613      	mov	r3, r2
 8002232:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002236:	e067      	b.n	8002308 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002238:	4b75      	ldr	r3, [pc, #468]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	099b      	lsrs	r3, r3, #6
 800223e:	2200      	movs	r2, #0
 8002240:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002244:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800224c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002250:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002252:	2300      	movs	r3, #0
 8002254:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002256:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800225a:	4622      	mov	r2, r4
 800225c:	462b      	mov	r3, r5
 800225e:	f04f 0000 	mov.w	r0, #0
 8002262:	f04f 0100 	mov.w	r1, #0
 8002266:	0159      	lsls	r1, r3, #5
 8002268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800226c:	0150      	lsls	r0, r2, #5
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4621      	mov	r1, r4
 8002274:	1a51      	subs	r1, r2, r1
 8002276:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002278:	4629      	mov	r1, r5
 800227a:	eb63 0301 	sbc.w	r3, r3, r1
 800227e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800228c:	4649      	mov	r1, r9
 800228e:	018b      	lsls	r3, r1, #6
 8002290:	4641      	mov	r1, r8
 8002292:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002296:	4641      	mov	r1, r8
 8002298:	018a      	lsls	r2, r1, #6
 800229a:	4641      	mov	r1, r8
 800229c:	ebb2 0a01 	subs.w	sl, r2, r1
 80022a0:	4649      	mov	r1, r9
 80022a2:	eb63 0b01 	sbc.w	fp, r3, r1
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022b2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022ba:	4692      	mov	sl, r2
 80022bc:	469b      	mov	fp, r3
 80022be:	4623      	mov	r3, r4
 80022c0:	eb1a 0303 	adds.w	r3, sl, r3
 80022c4:	623b      	str	r3, [r7, #32]
 80022c6:	462b      	mov	r3, r5
 80022c8:	eb4b 0303 	adc.w	r3, fp, r3
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	f04f 0300 	mov.w	r3, #0
 80022d6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80022da:	4629      	mov	r1, r5
 80022dc:	028b      	lsls	r3, r1, #10
 80022de:	4621      	mov	r1, r4
 80022e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022e4:	4621      	mov	r1, r4
 80022e6:	028a      	lsls	r2, r1, #10
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022f0:	2200      	movs	r2, #0
 80022f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80022f4:	677a      	str	r2, [r7, #116]	@ 0x74
 80022f6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80022fa:	f7fd ffd9 	bl	80002b0 <__aeabi_uldivmod>
 80022fe:	4602      	mov	r2, r0
 8002300:	460b      	mov	r3, r1
 8002302:	4613      	mov	r3, r2
 8002304:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002308:	4b41      	ldr	r3, [pc, #260]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	0c1b      	lsrs	r3, r3, #16
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	3301      	adds	r3, #1
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800231a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800231e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002322:	fbb2 f3f3 	udiv	r3, r2, r3
 8002326:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800232a:	e0eb      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800232c:	4b38      	ldr	r3, [pc, #224]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002334:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002338:	4b35      	ldr	r3, [pc, #212]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d06b      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002344:	4b32      	ldr	r3, [pc, #200]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x354>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	2200      	movs	r2, #0
 800234c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800234e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002350:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002356:	663b      	str	r3, [r7, #96]	@ 0x60
 8002358:	2300      	movs	r3, #0
 800235a:	667b      	str	r3, [r7, #100]	@ 0x64
 800235c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002360:	4622      	mov	r2, r4
 8002362:	462b      	mov	r3, r5
 8002364:	f04f 0000 	mov.w	r0, #0
 8002368:	f04f 0100 	mov.w	r1, #0
 800236c:	0159      	lsls	r1, r3, #5
 800236e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002372:	0150      	lsls	r0, r2, #5
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4621      	mov	r1, r4
 800237a:	1a51      	subs	r1, r2, r1
 800237c:	61b9      	str	r1, [r7, #24]
 800237e:	4629      	mov	r1, r5
 8002380:	eb63 0301 	sbc.w	r3, r3, r1
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	f04f 0200 	mov.w	r2, #0
 800238a:	f04f 0300 	mov.w	r3, #0
 800238e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002392:	4659      	mov	r1, fp
 8002394:	018b      	lsls	r3, r1, #6
 8002396:	4651      	mov	r1, sl
 8002398:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800239c:	4651      	mov	r1, sl
 800239e:	018a      	lsls	r2, r1, #6
 80023a0:	4651      	mov	r1, sl
 80023a2:	ebb2 0801 	subs.w	r8, r2, r1
 80023a6:	4659      	mov	r1, fp
 80023a8:	eb63 0901 	sbc.w	r9, r3, r1
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023c0:	4690      	mov	r8, r2
 80023c2:	4699      	mov	r9, r3
 80023c4:	4623      	mov	r3, r4
 80023c6:	eb18 0303 	adds.w	r3, r8, r3
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	462b      	mov	r3, r5
 80023ce:	eb49 0303 	adc.w	r3, r9, r3
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	f04f 0200 	mov.w	r2, #0
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80023e0:	4629      	mov	r1, r5
 80023e2:	024b      	lsls	r3, r1, #9
 80023e4:	4621      	mov	r1, r4
 80023e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023ea:	4621      	mov	r1, r4
 80023ec:	024a      	lsls	r2, r1, #9
 80023ee:	4610      	mov	r0, r2
 80023f0:	4619      	mov	r1, r3
 80023f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023f6:	2200      	movs	r2, #0
 80023f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80023fa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80023fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002400:	f7fd ff56 	bl	80002b0 <__aeabi_uldivmod>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4613      	mov	r3, r2
 800240a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800240e:	e065      	b.n	80024dc <HAL_RCC_GetSysClockFreq+0x420>
 8002410:	40023800 	.word	0x40023800
 8002414:	00f42400 	.word	0x00f42400
 8002418:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800241c:	4b3d      	ldr	r3, [pc, #244]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x458>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	099b      	lsrs	r3, r3, #6
 8002422:	2200      	movs	r2, #0
 8002424:	4618      	mov	r0, r3
 8002426:	4611      	mov	r1, r2
 8002428:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800242c:	653b      	str	r3, [r7, #80]	@ 0x50
 800242e:	2300      	movs	r3, #0
 8002430:	657b      	str	r3, [r7, #84]	@ 0x54
 8002432:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002436:	4642      	mov	r2, r8
 8002438:	464b      	mov	r3, r9
 800243a:	f04f 0000 	mov.w	r0, #0
 800243e:	f04f 0100 	mov.w	r1, #0
 8002442:	0159      	lsls	r1, r3, #5
 8002444:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002448:	0150      	lsls	r0, r2, #5
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4641      	mov	r1, r8
 8002450:	1a51      	subs	r1, r2, r1
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	4649      	mov	r1, r9
 8002456:	eb63 0301 	sbc.w	r3, r3, r1
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	f04f 0200 	mov.w	r2, #0
 8002460:	f04f 0300 	mov.w	r3, #0
 8002464:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002468:	4659      	mov	r1, fp
 800246a:	018b      	lsls	r3, r1, #6
 800246c:	4651      	mov	r1, sl
 800246e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002472:	4651      	mov	r1, sl
 8002474:	018a      	lsls	r2, r1, #6
 8002476:	4651      	mov	r1, sl
 8002478:	1a54      	subs	r4, r2, r1
 800247a:	4659      	mov	r1, fp
 800247c:	eb63 0501 	sbc.w	r5, r3, r1
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	f04f 0300 	mov.w	r3, #0
 8002488:	00eb      	lsls	r3, r5, #3
 800248a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800248e:	00e2      	lsls	r2, r4, #3
 8002490:	4614      	mov	r4, r2
 8002492:	461d      	mov	r5, r3
 8002494:	4643      	mov	r3, r8
 8002496:	18e3      	adds	r3, r4, r3
 8002498:	603b      	str	r3, [r7, #0]
 800249a:	464b      	mov	r3, r9
 800249c:	eb45 0303 	adc.w	r3, r5, r3
 80024a0:	607b      	str	r3, [r7, #4]
 80024a2:	f04f 0200 	mov.w	r2, #0
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024ae:	4629      	mov	r1, r5
 80024b0:	028b      	lsls	r3, r1, #10
 80024b2:	4621      	mov	r1, r4
 80024b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024b8:	4621      	mov	r1, r4
 80024ba:	028a      	lsls	r2, r1, #10
 80024bc:	4610      	mov	r0, r2
 80024be:	4619      	mov	r1, r3
 80024c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024c4:	2200      	movs	r2, #0
 80024c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024c8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80024ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024ce:	f7fd feef 	bl	80002b0 <__aeabi_uldivmod>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4613      	mov	r3, r2
 80024d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80024dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x458>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	0f1b      	lsrs	r3, r3, #28
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80024ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80024ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80024fa:	e003      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024fc:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x45c>)
 80024fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002502:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002504:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002508:	4618      	mov	r0, r3
 800250a:	37b8      	adds	r7, #184	@ 0xb8
 800250c:	46bd      	mov	sp, r7
 800250e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002512:	bf00      	nop
 8002514:	40023800 	.word	0x40023800
 8002518:	00f42400 	.word	0x00f42400

0800251c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e28d      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 8083 	beq.w	8002642 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800253c:	4b94      	ldr	r3, [pc, #592]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	2b04      	cmp	r3, #4
 8002546:	d019      	beq.n	800257c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002548:	4b91      	ldr	r3, [pc, #580]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002550:	2b08      	cmp	r3, #8
 8002552:	d106      	bne.n	8002562 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002554:	4b8e      	ldr	r3, [pc, #568]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800255c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002560:	d00c      	beq.n	800257c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002562:	4b8b      	ldr	r3, [pc, #556]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800256a:	2b0c      	cmp	r3, #12
 800256c:	d112      	bne.n	8002594 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800256e:	4b88      	ldr	r3, [pc, #544]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800257a:	d10b      	bne.n	8002594 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800257c:	4b84      	ldr	r3, [pc, #528]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d05b      	beq.n	8002640 <HAL_RCC_OscConfig+0x124>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d157      	bne.n	8002640 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e25a      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800259c:	d106      	bne.n	80025ac <HAL_RCC_OscConfig+0x90>
 800259e:	4b7c      	ldr	r3, [pc, #496]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a7b      	ldr	r2, [pc, #492]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e01d      	b.n	80025e8 <HAL_RCC_OscConfig+0xcc>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0xb4>
 80025b6:	4b76      	ldr	r3, [pc, #472]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a75      	ldr	r2, [pc, #468]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b73      	ldr	r3, [pc, #460]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a72      	ldr	r2, [pc, #456]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e00b      	b.n	80025e8 <HAL_RCC_OscConfig+0xcc>
 80025d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a6e      	ldr	r2, [pc, #440]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80025e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d013      	beq.n	8002618 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f0:	f7ff f9ba 	bl	8001968 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f8:	f7ff f9b6 	bl	8001968 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b64      	cmp	r3, #100	@ 0x64
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e21f      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	4b61      	ldr	r3, [pc, #388]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f0      	beq.n	80025f8 <HAL_RCC_OscConfig+0xdc>
 8002616:	e014      	b.n	8002642 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002618:	f7ff f9a6 	bl	8001968 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002620:	f7ff f9a2 	bl	8001968 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b64      	cmp	r3, #100	@ 0x64
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e20b      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002632:	4b57      	ldr	r3, [pc, #348]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0x104>
 800263e:	e000      	b.n	8002642 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d06f      	beq.n	800272e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800264e:	4b50      	ldr	r3, [pc, #320]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 030c 	and.w	r3, r3, #12
 8002656:	2b00      	cmp	r3, #0
 8002658:	d017      	beq.n	800268a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800265a:	4b4d      	ldr	r3, [pc, #308]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002662:	2b08      	cmp	r3, #8
 8002664:	d105      	bne.n	8002672 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002666:	4b4a      	ldr	r3, [pc, #296]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00b      	beq.n	800268a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002672:	4b47      	ldr	r3, [pc, #284]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800267a:	2b0c      	cmp	r3, #12
 800267c:	d11c      	bne.n	80026b8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800267e:	4b44      	ldr	r3, [pc, #272]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d116      	bne.n	80026b8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800268a:	4b41      	ldr	r3, [pc, #260]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d005      	beq.n	80026a2 <HAL_RCC_OscConfig+0x186>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d001      	beq.n	80026a2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e1d3      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	4937      	ldr	r1, [pc, #220]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026b6:	e03a      	b.n	800272e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d020      	beq.n	8002702 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026c0:	4b34      	ldr	r3, [pc, #208]	@ (8002794 <HAL_RCC_OscConfig+0x278>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7ff f94f 	bl	8001968 <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ce:	f7ff f94b 	bl	8001968 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e1b4      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0f0      	beq.n	80026ce <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ec:	4b28      	ldr	r3, [pc, #160]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	4925      	ldr	r1, [pc, #148]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	600b      	str	r3, [r1, #0]
 8002700:	e015      	b.n	800272e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002702:	4b24      	ldr	r3, [pc, #144]	@ (8002794 <HAL_RCC_OscConfig+0x278>)
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002708:	f7ff f92e 	bl	8001968 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002710:	f7ff f92a 	bl	8001968 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e193      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002722:	4b1b      	ldr	r3, [pc, #108]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1f0      	bne.n	8002710 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0308 	and.w	r3, r3, #8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d036      	beq.n	80027a8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d016      	beq.n	8002770 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002742:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <HAL_RCC_OscConfig+0x27c>)
 8002744:	2201      	movs	r2, #1
 8002746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002748:	f7ff f90e 	bl	8001968 <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800274e:	e008      	b.n	8002762 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002750:	f7ff f90a 	bl	8001968 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e173      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002762:	4b0b      	ldr	r3, [pc, #44]	@ (8002790 <HAL_RCC_OscConfig+0x274>)
 8002764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d0f0      	beq.n	8002750 <HAL_RCC_OscConfig+0x234>
 800276e:	e01b      	b.n	80027a8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002770:	4b09      	ldr	r3, [pc, #36]	@ (8002798 <HAL_RCC_OscConfig+0x27c>)
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002776:	f7ff f8f7 	bl	8001968 <HAL_GetTick>
 800277a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800277c:	e00e      	b.n	800279c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277e:	f7ff f8f3 	bl	8001968 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d907      	bls.n	800279c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e15c      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
 8002790:	40023800 	.word	0x40023800
 8002794:	42470000 	.word	0x42470000
 8002798:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800279c:	4b8a      	ldr	r3, [pc, #552]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800279e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1ea      	bne.n	800277e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8097 	beq.w	80028e4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b6:	2300      	movs	r3, #0
 80027b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ba:	4b83      	ldr	r3, [pc, #524]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10f      	bne.n	80027e6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	4b7f      	ldr	r3, [pc, #508]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	4a7e      	ldr	r2, [pc, #504]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80027d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d6:	4b7c      	ldr	r3, [pc, #496]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027e2:	2301      	movs	r3, #1
 80027e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e6:	4b79      	ldr	r3, [pc, #484]	@ (80029cc <HAL_RCC_OscConfig+0x4b0>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d118      	bne.n	8002824 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027f2:	4b76      	ldr	r3, [pc, #472]	@ (80029cc <HAL_RCC_OscConfig+0x4b0>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a75      	ldr	r2, [pc, #468]	@ (80029cc <HAL_RCC_OscConfig+0x4b0>)
 80027f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027fe:	f7ff f8b3 	bl	8001968 <HAL_GetTick>
 8002802:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002804:	e008      	b.n	8002818 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002806:	f7ff f8af 	bl	8001968 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e118      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002818:	4b6c      	ldr	r3, [pc, #432]	@ (80029cc <HAL_RCC_OscConfig+0x4b0>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f0      	beq.n	8002806 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d106      	bne.n	800283a <HAL_RCC_OscConfig+0x31e>
 800282c:	4b66      	ldr	r3, [pc, #408]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800282e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002830:	4a65      	ldr	r2, [pc, #404]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002832:	f043 0301 	orr.w	r3, r3, #1
 8002836:	6713      	str	r3, [r2, #112]	@ 0x70
 8002838:	e01c      	b.n	8002874 <HAL_RCC_OscConfig+0x358>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b05      	cmp	r3, #5
 8002840:	d10c      	bne.n	800285c <HAL_RCC_OscConfig+0x340>
 8002842:	4b61      	ldr	r3, [pc, #388]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002846:	4a60      	ldr	r2, [pc, #384]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002848:	f043 0304 	orr.w	r3, r3, #4
 800284c:	6713      	str	r3, [r2, #112]	@ 0x70
 800284e:	4b5e      	ldr	r3, [pc, #376]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002852:	4a5d      	ldr	r2, [pc, #372]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6713      	str	r3, [r2, #112]	@ 0x70
 800285a:	e00b      	b.n	8002874 <HAL_RCC_OscConfig+0x358>
 800285c:	4b5a      	ldr	r3, [pc, #360]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800285e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002860:	4a59      	ldr	r2, [pc, #356]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002862:	f023 0301 	bic.w	r3, r3, #1
 8002866:	6713      	str	r3, [r2, #112]	@ 0x70
 8002868:	4b57      	ldr	r3, [pc, #348]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800286a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800286c:	4a56      	ldr	r2, [pc, #344]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800286e:	f023 0304 	bic.w	r3, r3, #4
 8002872:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d015      	beq.n	80028a8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287c:	f7ff f874 	bl	8001968 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002882:	e00a      	b.n	800289a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002884:	f7ff f870 	bl	8001968 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002892:	4293      	cmp	r3, r2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e0d7      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289a:	4b4b      	ldr	r3, [pc, #300]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800289c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0ee      	beq.n	8002884 <HAL_RCC_OscConfig+0x368>
 80028a6:	e014      	b.n	80028d2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a8:	f7ff f85e 	bl	8001968 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ae:	e00a      	b.n	80028c6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b0:	f7ff f85a 	bl	8001968 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028be:	4293      	cmp	r3, r2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e0c1      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c6:	4b40      	ldr	r3, [pc, #256]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80028c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1ee      	bne.n	80028b0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028d2:	7dfb      	ldrb	r3, [r7, #23]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d105      	bne.n	80028e4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d8:	4b3b      	ldr	r3, [pc, #236]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	4a3a      	ldr	r2, [pc, #232]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80028de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 80ad 	beq.w	8002a48 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028ee:	4b36      	ldr	r3, [pc, #216]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 030c 	and.w	r3, r3, #12
 80028f6:	2b08      	cmp	r3, #8
 80028f8:	d060      	beq.n	80029bc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d145      	bne.n	800298e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002902:	4b33      	ldr	r3, [pc, #204]	@ (80029d0 <HAL_RCC_OscConfig+0x4b4>)
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7ff f82e 	bl	8001968 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002910:	f7ff f82a 	bl	8001968 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e093      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002922:	4b29      	ldr	r3, [pc, #164]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	69da      	ldr	r2, [r3, #28]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293c:	019b      	lsls	r3, r3, #6
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002944:	085b      	lsrs	r3, r3, #1
 8002946:	3b01      	subs	r3, #1
 8002948:	041b      	lsls	r3, r3, #16
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002950:	061b      	lsls	r3, r3, #24
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002958:	071b      	lsls	r3, r3, #28
 800295a:	491b      	ldr	r1, [pc, #108]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 800295c:	4313      	orrs	r3, r2
 800295e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002960:	4b1b      	ldr	r3, [pc, #108]	@ (80029d0 <HAL_RCC_OscConfig+0x4b4>)
 8002962:	2201      	movs	r2, #1
 8002964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002966:	f7fe ffff 	bl	8001968 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296e:	f7fe fffb 	bl	8001968 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e064      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002980:	4b11      	ldr	r3, [pc, #68]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x452>
 800298c:	e05c      	b.n	8002a48 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298e:	4b10      	ldr	r3, [pc, #64]	@ (80029d0 <HAL_RCC_OscConfig+0x4b4>)
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002994:	f7fe ffe8 	bl	8001968 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800299c:	f7fe ffe4 	bl	8001968 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e04d      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ae:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_RCC_OscConfig+0x4ac>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f0      	bne.n	800299c <HAL_RCC_OscConfig+0x480>
 80029ba:	e045      	b.n	8002a48 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d107      	bne.n	80029d4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e040      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40007000 	.word	0x40007000
 80029d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a54 <HAL_RCC_OscConfig+0x538>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d030      	beq.n	8002a44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d129      	bne.n	8002a44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d122      	bne.n	8002a44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a04:	4013      	ands	r3, r2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d119      	bne.n	8002a44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1a:	085b      	lsrs	r3, r3, #1
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d10f      	bne.n	8002a44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d107      	bne.n	8002a44 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d001      	beq.n	8002a48 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40023800 	.word	0x40023800

08002a58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e07b      	b.n	8002b62 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d108      	bne.n	8002a84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a7a:	d009      	beq.n	8002a90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	61da      	str	r2, [r3, #28]
 8002a82:	e005      	b.n	8002a90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d106      	bne.n	8002ab0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7fe f812 	bl	8000ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ac6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	431a      	orrs	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b00:	431a      	orrs	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b14:	ea42 0103 	orr.w	r1, r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	430a      	orrs	r2, r1
 8002b26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	0c1b      	lsrs	r3, r3, #16
 8002b2e:	f003 0104 	and.w	r1, r3, #4
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	f003 0210 	and.w	r2, r3, #16
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	69da      	ldr	r2, [r3, #28]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <Renderer_Init>:

static Star stars[100];
static uint8_t stars_initialized = 0;

void Renderer_Init(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
    stars_initialized = 0;
 8002b70:	4b03      	ldr	r3, [pc, #12]	@ (8002b80 <Renderer_Init+0x14>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
}
 8002b76:	bf00      	nop
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	20000a30 	.word	0x20000a30

08002b84 <Renderer_DrawStars>:

void Renderer_DrawStars(uint32_t seed, uint8_t count)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	70fb      	strb	r3, [r7, #3]
    if (count > 100) count = 100;
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	2b64      	cmp	r3, #100	@ 0x64
 8002b94:	d901      	bls.n	8002b9a <Renderer_DrawStars+0x16>
 8002b96:	2364      	movs	r3, #100	@ 0x64
 8002b98:	70fb      	strb	r3, [r7, #3]

    if (!stars_initialized) {
 8002b9a:	4b72      	ldr	r3, [pc, #456]	@ (8002d64 <Renderer_DrawStars+0x1e0>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d158      	bne.n	8002c54 <Renderer_DrawStars+0xd0>
        srand(seed);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f002 fe8e 	bl	80058c4 <srand>

        for (uint8_t i = 0; i < count; i++) {
 8002ba8:	2300      	movs	r3, #0
 8002baa:	73fb      	strb	r3, [r7, #15]
 8002bac:	e04b      	b.n	8002c46 <Renderer_DrawStars+0xc2>
            stars[i].x = rand() % LCD_WIDTH;
 8002bae:	f002 feb7 	bl	8005920 <rand>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8002d68 <Renderer_DrawStars+0x1e4>)
 8002bb6:	fb83 1302 	smull	r1, r3, r3, r2
 8002bba:	11d9      	asrs	r1, r3, #7
 8002bbc:	17d3      	asrs	r3, r2, #31
 8002bbe:	1ac9      	subs	r1, r1, r3
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	019b      	lsls	r3, r3, #6
 8002bc8:	1ad1      	subs	r1, r2, r3
 8002bca:	7bfa      	ldrb	r2, [r7, #15]
 8002bcc:	b208      	sxth	r0, r1
 8002bce:	4967      	ldr	r1, [pc, #412]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	440b      	add	r3, r1
 8002bda:	4602      	mov	r2, r0
 8002bdc:	801a      	strh	r2, [r3, #0]
            stars[i].y = rand() % LCD_HEIGHT;
 8002bde:	f002 fe9f 	bl	8005920 <rand>
 8002be2:	4602      	mov	r2, r0
 8002be4:	4b62      	ldr	r3, [pc, #392]	@ (8002d70 <Renderer_DrawStars+0x1ec>)
 8002be6:	fb83 1302 	smull	r1, r3, r3, r2
 8002bea:	4413      	add	r3, r2
 8002bec:	11d9      	asrs	r1, r3, #7
 8002bee:	17d3      	asrs	r3, r2, #31
 8002bf0:	1ac9      	subs	r1, r1, r3
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	1a5b      	subs	r3, r3, r1
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	1ad1      	subs	r1, r2, r3
 8002bfc:	7bfa      	ldrb	r2, [r7, #15]
 8002bfe:	b208      	sxth	r0, r1
 8002c00:	495a      	ldr	r1, [pc, #360]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	440b      	add	r3, r1
 8002c0c:	3302      	adds	r3, #2
 8002c0e:	4602      	mov	r2, r0
 8002c10:	801a      	strh	r2, [r3, #0]
            stars[i].brightness = 128 + (rand() % 128);
 8002c12:	f002 fe85 	bl	8005920 <rand>
 8002c16:	4603      	mov	r3, r0
 8002c18:	425a      	negs	r2, r3
 8002c1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c1e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c22:	bf58      	it	pl
 8002c24:	4253      	negpl	r3, r2
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	7bfa      	ldrb	r2, [r7, #15]
 8002c2a:	3b80      	subs	r3, #128	@ 0x80
 8002c2c:	b2d8      	uxtb	r0, r3
 8002c2e:	494f      	ldr	r1, [pc, #316]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002c30:	4613      	mov	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4413      	add	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	440b      	add	r3, r1
 8002c3a:	3304      	adds	r3, #4
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < count; i++) {
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
 8002c42:	3301      	adds	r3, #1
 8002c44:	73fb      	strb	r3, [r7, #15]
 8002c46:	7bfa      	ldrb	r2, [r7, #15]
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d3af      	bcc.n	8002bae <Renderer_DrawStars+0x2a>
        }

        stars_initialized = 1;
 8002c4e:	4b45      	ldr	r3, [pc, #276]	@ (8002d64 <Renderer_DrawStars+0x1e0>)
 8002c50:	2201      	movs	r2, #1
 8002c52:	701a      	strb	r2, [r3, #0]
    }

    for (uint8_t i = 0; i < count; i++) {
 8002c54:	2300      	movs	r3, #0
 8002c56:	73bb      	strb	r3, [r7, #14]
 8002c58:	e07a      	b.n	8002d50 <Renderer_DrawStars+0x1cc>
        uint8_t b = stars[i].brightness;
 8002c5a:	7bba      	ldrb	r2, [r7, #14]
 8002c5c:	4943      	ldr	r1, [pc, #268]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002c5e:	4613      	mov	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	4413      	add	r3, r2
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	440b      	add	r3, r1
 8002c68:	3304      	adds	r3, #4
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	737b      	strb	r3, [r7, #13]
        uint16_t star_color = ((b >> 3) << 11) | ((b >> 2) << 5) | (b >> 3);
 8002c6e:	7b7b      	ldrb	r3, [r7, #13]
 8002c70:	08db      	lsrs	r3, r3, #3
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	b21b      	sxth	r3, r3
 8002c76:	02db      	lsls	r3, r3, #11
 8002c78:	b21a      	sxth	r2, r3
 8002c7a:	7b7b      	ldrb	r3, [r7, #13]
 8002c7c:	089b      	lsrs	r3, r3, #2
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	b21b      	sxth	r3, r3
 8002c82:	015b      	lsls	r3, r3, #5
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	4313      	orrs	r3, r2
 8002c88:	b21a      	sxth	r2, r3
 8002c8a:	7b7b      	ldrb	r3, [r7, #13]
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	b21b      	sxth	r3, r3
 8002c92:	4313      	orrs	r3, r2
 8002c94:	b21b      	sxth	r3, r3
 8002c96:	817b      	strh	r3, [r7, #10]

        LCD_DrawPixel(stars[i].x, stars[i].y, star_color);
 8002c98:	7bba      	ldrb	r2, [r7, #14]
 8002c9a:	4934      	ldr	r1, [pc, #208]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	440b      	add	r3, r1
 8002ca6:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002caa:	7bba      	ldrb	r2, [r7, #14]
 8002cac:	492f      	ldr	r1, [pc, #188]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002cae:	4613      	mov	r3, r2
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4413      	add	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	440b      	add	r3, r1
 8002cb8:	3302      	adds	r3, #2
 8002cba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cbe:	897a      	ldrh	r2, [r7, #10]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f7fe fb85 	bl	80013d0 <LCD_DrawPixel>

        if (i % 5 == 0) {
 8002cc6:	7bba      	ldrb	r2, [r7, #14]
 8002cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d74 <Renderer_DrawStars+0x1f0>)
 8002cca:	fba3 1302 	umull	r1, r3, r3, r2
 8002cce:	0899      	lsrs	r1, r3, #2
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	440b      	add	r3, r1
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d135      	bne.n	8002d4a <Renderer_DrawStars+0x1c6>
            LCD_DrawPixel(stars[i].x + 1, stars[i].y, star_color);
 8002cde:	7bba      	ldrb	r2, [r7, #14]
 8002ce0:	4922      	ldr	r1, [pc, #136]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	4413      	add	r3, r2
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	440b      	add	r3, r1
 8002cec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	b218      	sxth	r0, r3
 8002cf8:	7bba      	ldrb	r2, [r7, #14]
 8002cfa:	491c      	ldr	r1, [pc, #112]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	4413      	add	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	440b      	add	r3, r1
 8002d06:	3302      	adds	r3, #2
 8002d08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d0c:	897a      	ldrh	r2, [r7, #10]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f7fe fb5e 	bl	80013d0 <LCD_DrawPixel>
            LCD_DrawPixel(stars[i].x, stars[i].y + 1, star_color);
 8002d14:	7bba      	ldrb	r2, [r7, #14]
 8002d16:	4915      	ldr	r1, [pc, #84]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	440b      	add	r3, r1
 8002d22:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002d26:	7bba      	ldrb	r2, [r7, #14]
 8002d28:	4910      	ldr	r1, [pc, #64]	@ (8002d6c <Renderer_DrawStars+0x1e8>)
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	4413      	add	r3, r2
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	440b      	add	r3, r1
 8002d34:	3302      	adds	r3, #2
 8002d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	b21b      	sxth	r3, r3
 8002d42:	897a      	ldrh	r2, [r7, #10]
 8002d44:	4619      	mov	r1, r3
 8002d46:	f7fe fb43 	bl	80013d0 <LCD_DrawPixel>
    for (uint8_t i = 0; i < count; i++) {
 8002d4a:	7bbb      	ldrb	r3, [r7, #14]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	73bb      	strb	r3, [r7, #14]
 8002d50:	7bba      	ldrb	r2, [r7, #14]
 8002d52:	78fb      	ldrb	r3, [r7, #3]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d380      	bcc.n	8002c5a <Renderer_DrawStars+0xd6>
        }
    }
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20000a30 	.word	0x20000a30
 8002d68:	66666667 	.word	0x66666667
 8002d6c:	200007d8 	.word	0x200007d8
 8002d70:	88888889 	.word	0x88888889
 8002d74:	cccccccd 	.word	0xcccccccd

08002d78 <Camera_Init>:
#include "camera.h"
#include "../Drivers/LCD/lcd_driver.h"

void Camera_Init(Camera* cam, float fov, float aspect)
{
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d84:	edc7 0a01 	vstr	s1, [r7, #4]
    cam->position = vec3_create(0, 50, 100);
 8002d88:	68fc      	ldr	r4, [r7, #12]
 8002d8a:	ed9f 1a3a 	vldr	s2, [pc, #232]	@ 8002e74 <Camera_Init+0xfc>
 8002d8e:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8002e78 <Camera_Init+0x100>
 8002d92:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 8002e7c <Camera_Init+0x104>
 8002d96:	f001 f9ab 	bl	80040f0 <vec3_create>
 8002d9a:	eef0 6a40 	vmov.f32	s13, s0
 8002d9e:	eeb0 7a60 	vmov.f32	s14, s1
 8002da2:	eef0 7a41 	vmov.f32	s15, s2
 8002da6:	edc4 6a00 	vstr	s13, [r4]
 8002daa:	ed84 7a01 	vstr	s14, [r4, #4]
 8002dae:	edc4 7a02 	vstr	s15, [r4, #8]
    cam->target = vec3_create(0, 0, 0);
 8002db2:	68fc      	ldr	r4, [r7, #12]
 8002db4:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 8002e7c <Camera_Init+0x104>
 8002db8:	eddf 0a30 	vldr	s1, [pc, #192]	@ 8002e7c <Camera_Init+0x104>
 8002dbc:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8002e7c <Camera_Init+0x104>
 8002dc0:	f001 f996 	bl	80040f0 <vec3_create>
 8002dc4:	eef0 6a40 	vmov.f32	s13, s0
 8002dc8:	eeb0 7a60 	vmov.f32	s14, s1
 8002dcc:	eef0 7a41 	vmov.f32	s15, s2
 8002dd0:	edc4 6a03 	vstr	s13, [r4, #12]
 8002dd4:	ed84 7a04 	vstr	s14, [r4, #16]
 8002dd8:	edc4 7a05 	vstr	s15, [r4, #20]
    cam->up = vec3_create(0, 1, 0);
 8002ddc:	68fc      	ldr	r4, [r7, #12]
 8002dde:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8002e7c <Camera_Init+0x104>
 8002de2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002de6:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8002e7c <Camera_Init+0x104>
 8002dea:	f001 f981 	bl	80040f0 <vec3_create>
 8002dee:	eef0 6a40 	vmov.f32	s13, s0
 8002df2:	eeb0 7a60 	vmov.f32	s14, s1
 8002df6:	eef0 7a41 	vmov.f32	s15, s2
 8002dfa:	edc4 6a06 	vstr	s13, [r4, #24]
 8002dfe:	ed84 7a07 	vstr	s14, [r4, #28]
 8002e02:	edc4 7a08 	vstr	s15, [r4, #32]

    cam->fov = DEG_TO_RAD(fov);
 8002e06:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e0a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002e80 <Camera_Init+0x108>
 8002e0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e12:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8002e84 <Camera_Init+0x10c>
 8002e16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    cam->aspect = aspect;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	629a      	str	r2, [r3, #40]	@ 0x28
    cam->near_plane = 0.1f;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4a17      	ldr	r2, [pc, #92]	@ (8002e88 <Camera_Init+0x110>)
 8002e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
    cam->far_plane = 1000.0f;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a17      	ldr	r2, [pc, #92]	@ (8002e8c <Camera_Init+0x114>)
 8002e30:	631a      	str	r2, [r3, #48]	@ 0x30

    cam->angle = 0.0f;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	635a      	str	r2, [r3, #52]	@ 0x34
    cam->distance = 150.0f;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	4a14      	ldr	r2, [pc, #80]	@ (8002e90 <Camera_Init+0x118>)
 8002e3e:	639a      	str	r2, [r3, #56]	@ 0x38
    cam->height = 50.0f;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4a14      	ldr	r2, [pc, #80]	@ (8002e94 <Camera_Init+0x11c>)
 8002e44:	63da      	str	r2, [r3, #60]	@ 0x3c

    cam->mode_3d = 0;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    cam->is_warping = 0;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    cam->warp_progress = 0.0f;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	65da      	str	r2, [r3, #92]	@ 0x5c
    cam->warp_duration = 1.0f;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e64:	661a      	str	r2, [r3, #96]	@ 0x60

    Camera_UpdateMatrices(cam);
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f8c9 	bl	8002ffe <Camera_UpdateMatrices>
}
 8002e6c:	bf00      	nop
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd90      	pop	{r4, r7, pc}
 8002e74:	42c80000 	.word	0x42c80000
 8002e78:	42480000 	.word	0x42480000
 8002e7c:	00000000 	.word	0x00000000
 8002e80:	40490fdb 	.word	0x40490fdb
 8002e84:	43340000 	.word	0x43340000
 8002e88:	3dcccccd 	.word	0x3dcccccd
 8002e8c:	447a0000 	.word	0x447a0000
 8002e90:	43160000 	.word	0x43160000
 8002e94:	42480000 	.word	0x42480000

08002e98 <Camera_Update>:

void Camera_Update(Camera* cam, float deltaTime)
{
 8002e98:	b590      	push	{r4, r7, lr}
 8002e9a:	ed2d 8b02 	vpush	{d8}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	ed87 0a00 	vstr	s0, [r7]
    // Procesar warp
    if (cam->is_warping) {
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d076      	beq.n	8002fa0 <Camera_Update+0x108>
        cam->warp_progress += deltaTime / cam->warp_duration;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8002ebe:	ed97 6a00 	vldr	s12, [r7]
 8002ec2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002ec6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c

        if (cam->warp_progress >= 1.0f) {
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002ed6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002eda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee2:	db10      	blt.n	8002f06 <Camera_Update+0x6e>
            cam->warp_progress = 1.0f;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002eea:	65da      	str	r2, [r3, #92]	@ 0x5c
            cam->is_warping = 0;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            cam->position = cam->warp_target_pos;
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4614      	mov	r4, r2
 8002efa:	3350      	adds	r3, #80	@ 0x50
 8002efc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002f04:	e072      	b.n	8002fec <Camera_Update+0x154>
        } else {
            // Interpolacin suave (ease in-out)
            float t = cam->warp_progress;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0a:	60fb      	str	r3, [r7, #12]
            t = t * t * (3.0f - 2.0f * t); // Smoothstep
 8002f0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f10:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f18:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f1c:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002f20:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f28:	edc7 7a03 	vstr	s15, [r7, #12]

            cam->position.x = lerp(cam->warp_start_pos.x, cam->warp_target_pos.x, t);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002f38:	ed97 1a03 	vldr	s2, [r7, #12]
 8002f3c:	eef0 0a47 	vmov.f32	s1, s14
 8002f40:	eeb0 0a67 	vmov.f32	s0, s15
 8002f44:	f001 f8b6 	bl	80040b4 <lerp>
 8002f48:	eef0 7a40 	vmov.f32	s15, s0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	edc3 7a00 	vstr	s15, [r3]
            cam->position.y = lerp(cam->warp_start_pos.y, cam->warp_target_pos.y, t);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8002f5e:	ed97 1a03 	vldr	s2, [r7, #12]
 8002f62:	eef0 0a47 	vmov.f32	s1, s14
 8002f66:	eeb0 0a67 	vmov.f32	s0, s15
 8002f6a:	f001 f8a3 	bl	80040b4 <lerp>
 8002f6e:	eef0 7a40 	vmov.f32	s15, s0
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	edc3 7a01 	vstr	s15, [r3, #4]
            cam->position.z = lerp(cam->warp_start_pos.z, cam->warp_target_pos.z, t);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8002f84:	ed97 1a03 	vldr	s2, [r7, #12]
 8002f88:	eef0 0a47 	vmov.f32	s1, s14
 8002f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f90:	f001 f890 	bl	80040b4 <lerp>
 8002f94:	eef0 7a40 	vmov.f32	s15, s0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	edc3 7a02 	vstr	s15, [r3, #8]
 8002f9e:	e025      	b.n	8002fec <Camera_Update+0x154>
        }
    } else {
        // Actualizar posicin basada en ngulo y distancia
        cam->position.x = cam->distance * fast_cos(cam->angle);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002fac:	eeb0 0a67 	vmov.f32	s0, s15
 8002fb0:	f001 f868 	bl	8004084 <fast_cos>
 8002fb4:	eef0 7a40 	vmov.f32	s15, s0
 8002fb8:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	edc3 7a00 	vstr	s15, [r3]
        cam->position.z = cam->distance * fast_sin(cam->angle);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002fce:	eeb0 0a67 	vmov.f32	s0, s15
 8002fd2:	f001 f801 	bl	8003fd8 <fast_sin>
 8002fd6:	eef0 7a40 	vmov.f32	s15, s0
 8002fda:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	edc3 7a02 	vstr	s15, [r3, #8]
        cam->position.y = cam->height;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	605a      	str	r2, [r3, #4]
    }

    // Actualizar matrices
    Camera_UpdateMatrices(cam);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f806 	bl	8002ffe <Camera_UpdateMatrices>
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	ecbd 8b02 	vpop	{d8}
 8002ffc:	bd90      	pop	{r4, r7, pc}

08002ffe <Camera_UpdateMatrices>:

void Camera_UpdateMatrices(Camera* cam)
{
 8002ffe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003000:	b0b3      	sub	sp, #204	@ 0xcc
 8003002:	af1e      	add	r7, sp, #120	@ 0x78
 8003004:	64f8      	str	r0, [r7, #76]	@ 0x4c
    // Matriz de vista (look at)
    cam->view_matrix = mat4_look_at(cam->position, cam->target, cam->up);
 8003006:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8003008:	f107 0208 	add.w	r2, r7, #8
 800300c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800300e:	edd3 3a06 	vldr	s7, [r3, #24]
 8003012:	ed93 4a07 	vldr	s8, [r3, #28]
 8003016:	edd3 4a08 	vldr	s9, [r3, #32]
 800301a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800301c:	ed93 5a03 	vldr	s10, [r3, #12]
 8003020:	edd3 5a04 	vldr	s11, [r3, #16]
 8003024:	ed93 6a05 	vldr	s12, [r3, #20]
 8003028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800302a:	edd3 6a00 	vldr	s13, [r3]
 800302e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003032:	edd3 7a02 	vldr	s15, [r3, #8]
 8003036:	eeb0 3a63 	vmov.f32	s6, s7
 800303a:	eef0 3a44 	vmov.f32	s7, s8
 800303e:	eeb0 4a64 	vmov.f32	s8, s9
 8003042:	eef0 1a45 	vmov.f32	s3, s10
 8003046:	eeb0 2a65 	vmov.f32	s4, s11
 800304a:	eef0 2a46 	vmov.f32	s5, s12
 800304e:	eeb0 0a66 	vmov.f32	s0, s13
 8003052:	eef0 0a47 	vmov.f32	s1, s14
 8003056:	eeb0 1a67 	vmov.f32	s2, s15
 800305a:	4610      	mov	r0, r2
 800305c:	f001 fc38 	bl	80048d0 <mat4_look_at>
 8003060:	3464      	adds	r4, #100	@ 0x64
 8003062:	f107 0508 	add.w	r5, r7, #8
 8003066:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003068:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800306a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800306c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800306e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003070:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003072:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003076:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Matriz de proyeccin
    cam->projection_matrix = mat4_perspective(cam->fov, cam->aspect,
 800307a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800307c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003082:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003088:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800308c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800308e:	ed93 6a0c 	vldr	s12, [r3, #48]	@ 0x30
 8003092:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8003094:	f107 0308 	add.w	r3, r7, #8
 8003098:	eef0 1a46 	vmov.f32	s3, s12
 800309c:	eeb0 1a66 	vmov.f32	s2, s13
 80030a0:	eef0 0a47 	vmov.f32	s1, s14
 80030a4:	eeb0 0a67 	vmov.f32	s0, s15
 80030a8:	4618      	mov	r0, r3
 80030aa:	f001 fba1 	bl	80047f0 <mat4_perspective>
 80030ae:	34a4      	adds	r4, #164	@ 0xa4
 80030b0:	f107 0508 	add.w	r5, r7, #8
 80030b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80030c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                              cam->near_plane, cam->far_plane);

    // Combinar ambas matrices
    cam->view_projection = mat4_multiply(cam->projection_matrix, cam->view_matrix);
 80030c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	f107 0c08 	add.w	ip, r7, #8
 80030d0:	6cfe      	ldr	r6, [r7, #76]	@ 0x4c
 80030d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030d4:	ad0d      	add	r5, sp, #52	@ 0x34
 80030d6:	f103 0464 	add.w	r4, r3, #100	@ 0x64
 80030da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80030ea:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80030ee:	466d      	mov	r5, sp
 80030f0:	f106 04b0 	add.w	r4, r6, #176	@ 0xb0
 80030f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	602b      	str	r3, [r5, #0]
 8003104:	f106 03a4 	add.w	r3, r6, #164	@ 0xa4
 8003108:	cb0e      	ldmia	r3, {r1, r2, r3}
 800310a:	4660      	mov	r0, ip
 800310c:	f001 fae5 	bl	80046da <mat4_multiply>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f103 04e4 	add.w	r4, r3, #228	@ 0xe4
 8003116:	f107 0508 	add.w	r5, r7, #8
 800311a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800311c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800311e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003120:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003122:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003124:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003126:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800312a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800312e:	bf00      	nop
 8003130:	3754      	adds	r7, #84	@ 0x54
 8003132:	46bd      	mov	sp, r7
 8003134:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003138 <Camera_WorldToScreen>:
    Camera_WarpTo(cam, target_pos, duration);
}

// Proyeccin ortogrfica con escala pequea para que TODO quepa
Vector2 Camera_WorldToScreen(Camera* cam, Vector3 world_pos, int screen_width, int screen_height)
{
 8003138:	b480      	push	{r7}
 800313a:	b093      	sub	sp, #76	@ 0x4c
 800313c:	af00      	add	r7, sp, #0
 800313e:	61f8      	str	r0, [r7, #28]
 8003140:	eef0 6a40 	vmov.f32	s13, s0
 8003144:	eeb0 7a60 	vmov.f32	s14, s1
 8003148:	eef0 7a41 	vmov.f32	s15, s2
 800314c:	60f9      	str	r1, [r7, #12]
 800314e:	60ba      	str	r2, [r7, #8]
 8003150:	edc7 6a04 	vstr	s13, [r7, #16]
 8003154:	ed87 7a05 	vstr	s14, [r7, #20]
 8003158:	edc7 7a06 	vstr	s15, [r7, #24]
    // Neptuno est en radio 340, necesitamos que quepa en ~95 pxeles de radio
    // Clculo: pantalla 240px de alto, centro en 120px, margen de 25px
    // Radio til = 120 - 25 = 95px
    // Escala = 95 / 340 = 0.279

    float scale = 0.28f;  // Escala pequea para que TODO quepa
 800315c:	4b25      	ldr	r3, [pc, #148]	@ (80031f4 <Camera_WorldToScreen+0xbc>)
 800315e:	647b      	str	r3, [r7, #68]	@ 0x44

    // Centrar perfectamente en pantalla
    float center_x = screen_width / 2.0f;   // 160 para 320px
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	ee07 3a90 	vmov	s15, r3
 8003166:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800316a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800316e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003172:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float center_y = screen_height / 2.0f;  // 120 para 240px
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	ee07 3a90 	vmov	s15, r3
 800317c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003180:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003184:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003188:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Aplicar transformacin ortogrfica (vista de arriba)
    float screen_x = (world_pos.x * scale) + center_x;
 800318c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003190:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003194:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003198:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800319c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031a0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float screen_y = (world_pos.z * scale) + center_y;
 80031a4:	ed97 7a06 	vldr	s14, [r7, #24]
 80031a8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80031ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80031b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    Vector2 result;
    result.x = screen_x;
 80031bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031be:	627b      	str	r3, [r7, #36]	@ 0x24
    result.y = screen_y;
 80031c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c2:	62bb      	str	r3, [r7, #40]	@ 0x28

    return result;
 80031c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80031c8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80031cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031d0:	e883 0003 	stmia.w	r3, {r0, r1}
 80031d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031d8:	ee07 2a10 	vmov	s14, r2
 80031dc:	ee07 3a90 	vmov	s15, r3
}
 80031e0:	eeb0 0a47 	vmov.f32	s0, s14
 80031e4:	eef0 0a67 	vmov.f32	s1, s15
 80031e8:	374c      	adds	r7, #76	@ 0x4c
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	3e8f5c29 	.word	0x3e8f5c29

080031f8 <CelestialBody_Init>:
#include "../Drivers/LCD/lcd_driver.h"
#include <string.h>
#include <math.h>

void CelestialBody_Init(CelestialBody* body, const char* name, BodyType type)
{
 80031f8:	b590      	push	{r4, r7, lr}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	4613      	mov	r3, r2
 8003204:	71fb      	strb	r3, [r7, #7]
    strncpy(body->name, name, MAX_NAME_LENGTH - 1);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2213      	movs	r2, #19
 800320a:	68b9      	ldr	r1, [r7, #8]
 800320c:	4618      	mov	r0, r3
 800320e:	f002 fcd2 	bl	8005bb6 <strncpy>
    body->name[MAX_NAME_LENGTH - 1] = '\0';
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	74da      	strb	r2, [r3, #19]
    body->type = type;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	79fa      	ldrb	r2, [r7, #7]
 800321c:	751a      	strb	r2, [r3, #20]

    body->position = vec3_create(0, 0, 0);
 800321e:	68fc      	ldr	r4, [r7, #12]
 8003220:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 80032e4 <CelestialBody_Init+0xec>
 8003224:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 80032e4 <CelestialBody_Init+0xec>
 8003228:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 80032e4 <CelestialBody_Init+0xec>
 800322c:	f000 ff60 	bl	80040f0 <vec3_create>
 8003230:	eef0 6a40 	vmov.f32	s13, s0
 8003234:	eeb0 7a60 	vmov.f32	s14, s1
 8003238:	eef0 7a41 	vmov.f32	s15, s2
 800323c:	edc4 6a09 	vstr	s13, [r4, #36]	@ 0x24
 8003240:	ed84 7a0a 	vstr	s14, [r4, #40]	@ 0x28
 8003244:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
    body->radius = 1.0f;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800324e:	619a      	str	r2, [r3, #24]
    body->mass = 1.0f;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003256:	61da      	str	r2, [r3, #28]

    body->orbit_radius = 0.0f;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	639a      	str	r2, [r3, #56]	@ 0x38
    body->orbit_speed = 0.0f;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	641a      	str	r2, [r3, #64]	@ 0x40
    body->orbit_angle = 0.0f;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	63da      	str	r2, [r3, #60]	@ 0x3c
    body->orbit_tilt = 0.0f;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	645a      	str	r2, [r3, #68]	@ 0x44

    body->rotation_angle = 0.0f;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	631a      	str	r2, [r3, #48]	@ 0x30
    body->rotation_speed = 0.0f;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	635a      	str	r2, [r3, #52]	@ 0x34

    body->color = 0xFFFF;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800328e:	841a      	strh	r2, [r3, #32]

    body->parent = NULL;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	649a      	str	r2, [r3, #72]	@ 0x48

    body->screen_x = 0;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    body->screen_y = 0;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    body->screen_radius = 0;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    body->is_visible = 0;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    body->distance_to_camera = 0.0f;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	659a      	str	r2, [r3, #88]	@ 0x58


    body->prev_screen_x = -1000;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f64f 4218 	movw	r2, #64536	@ 0xfc18
 80032c4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    body->prev_screen_y = -1000;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f64f 4218 	movw	r2, #64536	@ 0xfc18
 80032ce:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    body->prev_screen_radius = 0;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd90      	pop	{r4, r7, pc}
 80032e2:	bf00      	nop
 80032e4:	00000000 	.word	0x00000000

080032e8 <CelestialBody_SetVisuals>:

void CelestialBody_SetVisuals(CelestialBody* body, float radius, uint16_t color)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80032f4:	460b      	mov	r3, r1
 80032f6:	80fb      	strh	r3, [r7, #6]
    body->radius = radius;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	619a      	str	r2, [r3, #24]
    body->color = color;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	88fa      	ldrh	r2, [r7, #6]
 8003302:	841a      	strh	r2, [r3, #32]
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <CelestialBody_SetOrbitalParams>:

void CelestialBody_SetOrbitalParams(CelestialBody* body, float orbit_radius, float orbit_speed, float orbit_tilt)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	ed87 0a02 	vstr	s0, [r7, #8]
 800331c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003320:	ed87 1a00 	vstr	s2, [r7]
    body->orbit_radius = orbit_radius;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	639a      	str	r2, [r3, #56]	@ 0x38
    body->orbit_speed = orbit_speed;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	641a      	str	r2, [r3, #64]	@ 0x40
    body->orbit_tilt = orbit_tilt;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8003336:	bf00      	nop
 8003338:	3714      	adds	r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <CelestialBody_SetRotation>:

void CelestialBody_SetRotation(CelestialBody* body, float rotation_speed)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
 800334a:	ed87 0a00 	vstr	s0, [r7]
    body->rotation_speed = rotation_speed;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <CelestialBody_Update>:
{
    body->parent = parent;
}

void CelestialBody_Update(CelestialBody* body, float deltaTime)
{
 8003360:	b590      	push	{r4, r7, lr}
 8003362:	ed2d 8b02 	vpush	{d8}
 8003366:	b087      	sub	sp, #28
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	ed87 0a00 	vstr	s0, [r7]
    // Actualizar rbita
    body->orbit_angle += body->orbit_speed * deltaTime;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800337c:	edd7 7a00 	vldr	s15, [r7]
 8003380:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003384:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    if (body->orbit_angle > TWO_PI) {
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003394:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80034fc <CelestialBody_Update+0x19c>
 8003398:	eef4 7ac7 	vcmpe.f32	s15, s14
 800339c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a0:	dd09      	ble.n	80033b6 <CelestialBody_Update+0x56>
        body->orbit_angle -= TWO_PI;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80033a8:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80034fc <CelestialBody_Update+0x19c>
 80033ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    }


    if (body->orbit_radius > 0.0f) {
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80033bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c4:	dd6f      	ble.n	80034a6 <CelestialBody_Update+0x146>
        Vector3 orbit_pos;
        orbit_pos.x = body->orbit_radius * cosf(body->orbit_angle);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80033d2:	eeb0 0a67 	vmov.f32	s0, s15
 80033d6:	f001 fbf1 	bl	8004bbc <cosf>
 80033da:	eef0 7a40 	vmov.f32	s15, s0
 80033de:	ee68 7a27 	vmul.f32	s15, s16, s15
 80033e2:	edc7 7a03 	vstr	s15, [r7, #12]
        orbit_pos.z = body->orbit_radius * sinf(body->orbit_angle);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80033f2:	eeb0 0a67 	vmov.f32	s0, s15
 80033f6:	f001 fc25 	bl	8004c44 <sinf>
 80033fa:	eef0 7a40 	vmov.f32	s15, s0
 80033fe:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003402:	edc7 7a05 	vstr	s15, [r7, #20]
        orbit_pos.y = body->orbit_radius * sinf(body->orbit_tilt) * sinf(body->orbit_angle);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003412:	eeb0 0a67 	vmov.f32	s0, s15
 8003416:	f001 fc15 	bl	8004c44 <sinf>
 800341a:	eef0 7a40 	vmov.f32	s15, s0
 800341e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003428:	eeb0 0a67 	vmov.f32	s0, s15
 800342c:	f001 fc0a 	bl	8004c44 <sinf>
 8003430:	eef0 7a40 	vmov.f32	s15, s0
 8003434:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003438:	edc7 7a04 	vstr	s15, [r7, #16]

        // Posicin relativa al padre
        if (body->parent != NULL) {
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003440:	2b00      	cmp	r3, #0
 8003442:	d029      	beq.n	8003498 <CelestialBody_Update+0x138>
            body->position = vec3_add(body->parent->position, orbit_pos);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003448:	687c      	ldr	r4, [r7, #4]
 800344a:	ed97 5a03 	vldr	s10, [r7, #12]
 800344e:	edd7 5a04 	vldr	s11, [r7, #16]
 8003452:	ed97 6a05 	vldr	s12, [r7, #20]
 8003456:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800345a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800345e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003462:	eef0 1a45 	vmov.f32	s3, s10
 8003466:	eeb0 2a65 	vmov.f32	s4, s11
 800346a:	eef0 2a46 	vmov.f32	s5, s12
 800346e:	eeb0 0a66 	vmov.f32	s0, s13
 8003472:	eef0 0a47 	vmov.f32	s1, s14
 8003476:	eeb0 1a67 	vmov.f32	s2, s15
 800347a:	f000 fe63 	bl	8004144 <vec3_add>
 800347e:	eef0 6a40 	vmov.f32	s13, s0
 8003482:	eeb0 7a60 	vmov.f32	s14, s1
 8003486:	eef0 7a41 	vmov.f32	s15, s2
 800348a:	edc4 6a09 	vstr	s13, [r4, #36]	@ 0x24
 800348e:	ed84 7a0a 	vstr	s14, [r4, #40]	@ 0x28
 8003492:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 8003496:	e006      	b.n	80034a6 <CelestialBody_Update+0x146>
        } else {
            body->position = orbit_pos;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3324      	adds	r3, #36	@ 0x24
 800349c:	f107 020c 	add.w	r2, r7, #12
 80034a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80034a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Actualizar rotacin
    body->rotation_angle += body->rotation_speed * deltaTime;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 80034b2:	edd7 7a00 	vldr	s15, [r7]
 80034b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    if (body->rotation_angle > TWO_PI) {
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80034ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80034fc <CelestialBody_Update+0x19c>
 80034ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d6:	dc00      	bgt.n	80034da <CelestialBody_Update+0x17a>
        body->rotation_angle -= TWO_PI;
    }
}
 80034d8:	e009      	b.n	80034ee <CelestialBody_Update+0x18e>
        body->rotation_angle -= TWO_PI;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80034e0:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80034fc <CelestialBody_Update+0x19c>
 80034e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 80034ee:	bf00      	nop
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	ecbd 8b02 	vpop	{d8}
 80034f8:	bd90      	pop	{r4, r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40c90fdb 	.word	0x40c90fdb

08003500 <CelestialBody_Render>:

void CelestialBody_Render(CelestialBody* body)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	ed2d 8b02 	vpush	{d8}
 8003506:	b088      	sub	sp, #32
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
    if (!body->is_visible) return;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003512:	2b00      	cmp	r3, #0
 8003514:	f000 80e2 	beq.w	80036dc <CelestialBody_Render+0x1dc>


    if (body->type != BODY_TYPE_MOON &&
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	7d1b      	ldrb	r3, [r3, #20]
 800351c:	2b02      	cmp	r3, #2
 800351e:	f000 8097 	beq.w	8003650 <CelestialBody_Render+0x150>
        body->prev_screen_x >= 0 && body->prev_screen_x < LCD_WIDTH &&
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	@ 0x52
    if (body->type != BODY_TYPE_MOON &&
 8003528:	2b00      	cmp	r3, #0
 800352a:	f2c0 8091 	blt.w	8003650 <CelestialBody_Render+0x150>
        body->prev_screen_x >= 0 && body->prev_screen_x < LCD_WIDTH &&
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	@ 0x52
 8003534:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003538:	f280 808a 	bge.w	8003650 <CelestialBody_Render+0x150>
        body->prev_screen_y >= 0 && body->prev_screen_y < LCD_HEIGHT) {
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	@ 0x54
        body->prev_screen_x >= 0 && body->prev_screen_x < LCD_WIDTH &&
 8003542:	2b00      	cmp	r3, #0
 8003544:	f2c0 8084 	blt.w	8003650 <CelestialBody_Render+0x150>
        body->prev_screen_y >= 0 && body->prev_screen_y < LCD_HEIGHT) {
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	@ 0x54
 800354e:	2bef      	cmp	r3, #239	@ 0xef
 8003550:	dc7e      	bgt.n	8003650 <CelestialBody_Render+0x150>

        int16_t clear_radius = body->prev_screen_radius + 2;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	@ 0x56
 8003558:	b29b      	uxth	r3, r3
 800355a:	3302      	adds	r3, #2
 800355c:	b29b      	uxth	r3, r3
 800355e:	837b      	strh	r3, [r7, #26]
        LCD_FillCircle(body->prev_screen_x, body->prev_screen_y,
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f9b3 0052 	ldrsh.w	r0, [r3, #82]	@ 0x52
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f9b3 1054 	ldrsh.w	r1, [r3, #84]	@ 0x54
 800356c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8003570:	2300      	movs	r3, #0
 8003572:	f7fe f8ed 	bl	8001750 <LCD_FillCircle>
                      clear_radius, COLOR_SPACE);


        if (body->type == BODY_TYPE_PLANET && body->orbit_radius > 0) {
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	7d1b      	ldrb	r3, [r3, #20]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d168      	bne.n	8003650 <CelestialBody_Render+0x150>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003584:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358c:	dd60      	ble.n	8003650 <CelestialBody_Render+0x150>
            uint16_t orbit_color = 0x632C;
 800358e:	f246 332c 	movw	r3, #25388	@ 0x632c
 8003592:	833b      	strh	r3, [r7, #24]


            for (int i = -10; i <= 10; i++) {
 8003594:	f06f 0309 	mvn.w	r3, #9
 8003598:	61fb      	str	r3, [r7, #28]
 800359a:	e056      	b.n	800364a <CelestialBody_Render+0x14a>
                float angle = body->orbit_angle + (float)i * 0.05f;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	ee07 3a90 	vmov	s15, r3
 80035a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035ac:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80036e8 <CelestialBody_Render+0x1e8>
 80035b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035b8:	edc7 7a05 	vstr	s15, [r7, #20]

                float scale = 0.28f;
 80035bc:	4b4b      	ldr	r3, [pc, #300]	@ (80036ec <CelestialBody_Render+0x1ec>)
 80035be:	613b      	str	r3, [r7, #16]
                int16_t ox = (int16_t)(body->orbit_radius * cosf(angle) * scale + LCD_WIDTH / 2.0f);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 80035c6:	ed97 0a05 	vldr	s0, [r7, #20]
 80035ca:	f001 faf7 	bl	8004bbc <cosf>
 80035ce:	eef0 7a40 	vmov.f32	s15, s0
 80035d2:	ee28 7a27 	vmul.f32	s14, s16, s15
 80035d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80035da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035de:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80036f0 <CelestialBody_Render+0x1f0>
 80035e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035ea:	ee17 3a90 	vmov	r3, s15
 80035ee:	81fb      	strh	r3, [r7, #14]
                int16_t oy = (int16_t)(body->orbit_radius * sinf(angle) * scale + LCD_HEIGHT / 2.0f);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 80035f6:	ed97 0a05 	vldr	s0, [r7, #20]
 80035fa:	f001 fb23 	bl	8004c44 <sinf>
 80035fe:	eef0 7a40 	vmov.f32	s15, s0
 8003602:	ee28 7a27 	vmul.f32	s14, s16, s15
 8003606:	edd7 7a04 	vldr	s15, [r7, #16]
 800360a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360e:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80036f4 <CelestialBody_Render+0x1f4>
 8003612:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003616:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800361a:	ee17 3a90 	vmov	r3, s15
 800361e:	81bb      	strh	r3, [r7, #12]

                LCD_DrawPixel(ox, oy, orbit_color);
 8003620:	8b3a      	ldrh	r2, [r7, #24]
 8003622:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003626:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800362a:	4618      	mov	r0, r3
 800362c:	f7fd fed0 	bl	80013d0 <LCD_DrawPixel>
                LCD_DrawPixel(ox + 1, oy, orbit_color);
 8003630:	89fb      	ldrh	r3, [r7, #14]
 8003632:	3301      	adds	r3, #1
 8003634:	b29b      	uxth	r3, r3
 8003636:	b21b      	sxth	r3, r3
 8003638:	8b3a      	ldrh	r2, [r7, #24]
 800363a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fd fec6 	bl	80013d0 <LCD_DrawPixel>
            for (int i = -10; i <= 10; i++) {
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	3301      	adds	r3, #1
 8003648:	61fb      	str	r3, [r7, #28]
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	2b0a      	cmp	r3, #10
 800364e:	dda5      	ble.n	800359c <CelestialBody_Render+0x9c>
            }
        }
    }


    LCD_FillCircle(body->screen_x, body->screen_y,
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f9b3 004c 	ldrsh.w	r0, [r3, #76]	@ 0x4c
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f9b3 104e 	ldrsh.w	r1, [r3, #78]	@ 0x4e
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f9b3 2050 	ldrsh.w	r2, [r3, #80]	@ 0x50
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	8c1b      	ldrh	r3, [r3, #32]
 8003666:	f7fe f873 	bl	8001750 <LCD_FillCircle>
                   body->screen_radius, body->color);

    // Efecto especial para el Sol
    if (body->type == BODY_TYPE_SUN) {
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	7d1b      	ldrb	r3, [r3, #20]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d121      	bne.n	80036b6 <CelestialBody_Render+0x1b6>
        LCD_DrawCircle(body->screen_x, body->screen_y,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f9b3 004c 	ldrsh.w	r0, [r3, #76]	@ 0x4c
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f9b3 104e 	ldrsh.w	r1, [r3, #78]	@ 0x4e
                      body->screen_radius + 1, COLOR_YELLOW);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	@ 0x50
 8003684:	b29b      	uxth	r3, r3
 8003686:	3301      	adds	r3, #1
 8003688:	b29b      	uxth	r3, r3
        LCD_DrawCircle(body->screen_x, body->screen_y,
 800368a:	b21a      	sxth	r2, r3
 800368c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8003690:	f7fd ff72 	bl	8001578 <LCD_DrawCircle>
        LCD_DrawCircle(body->screen_x, body->screen_y,
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f9b3 004c 	ldrsh.w	r0, [r3, #76]	@ 0x4c
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f9b3 104e 	ldrsh.w	r1, [r3, #78]	@ 0x4e
                      body->screen_radius + 2, 0xFD20);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	@ 0x50
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3302      	adds	r3, #2
 80036aa:	b29b      	uxth	r3, r3
        LCD_DrawCircle(body->screen_x, body->screen_y,
 80036ac:	b21a      	sxth	r2, r3
 80036ae:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 80036b2:	f7fd ff61 	bl	8001578 <LCD_DrawCircle>
    }


    body->prev_screen_x = body->screen_x;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f9b3 204c 	ldrsh.w	r2, [r3, #76]	@ 0x4c
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    body->prev_screen_y = body->screen_y;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f9b3 204e 	ldrsh.w	r2, [r3, #78]	@ 0x4e
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    body->prev_screen_radius = body->screen_radius;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f9b3 2050 	ldrsh.w	r2, [r3, #80]	@ 0x50
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80036da:	e000      	b.n	80036de <CelestialBody_Render+0x1de>
    if (!body->is_visible) return;
 80036dc:	bf00      	nop
}
 80036de:	3720      	adds	r7, #32
 80036e0:	46bd      	mov	sp, r7
 80036e2:	ecbd 8b02 	vpop	{d8}
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	3d4ccccd 	.word	0x3d4ccccd
 80036ec:	3e8f5c29 	.word	0x3e8f5c29
 80036f0:	43200000 	.word	0x43200000
 80036f4:	42f00000 	.word	0x42f00000

080036f8 <SolarSystem_Init>:
#include <string.h>
#include <stdlib.h>
#include <math.h>

void SolarSystem_Init(SolarSystem* sys)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
    sys->body_count = 0;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 25a0 	strb.w	r2, [r3, #1440]	@ 0x5a0
    sys->time_scale = 1.0f;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 800370e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003712:	601a      	str	r2, [r3, #0]
    sys->total_time = 0.0f;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f503 63b5 	add.w	r3, r3, #1448	@ 0x5a8
 800371a:	f04f 0200 	mov.w	r2, #0
 800371e:	601a      	str	r2, [r3, #0]


    SolarSystem_CreateDefaultSystem(sys);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f805 	bl	8003730 <SolarSystem_CreateDefaultSystem>
}
 8003726:	bf00      	nop
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
	...

08003730 <SolarSystem_CreateDefaultSystem>:

void SolarSystem_CreateDefaultSystem(SolarSystem* sys)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b0b0      	sub	sp, #192	@ 0xc0
 8003734:	af16      	add	r7, sp, #88	@ 0x58
 8003736:	6078      	str	r0, [r7, #4]
    CelestialBody body;

    // SOL (ndice 0)
    CelestialBody_Init(&body, "Sun", BODY_TYPE_SUN);
 8003738:	f107 0308 	add.w	r3, r7, #8
 800373c:	2200      	movs	r2, #0
 800373e:	49ce      	ldr	r1, [pc, #824]	@ (8003a78 <SolarSystem_CreateDefaultSystem+0x348>)
 8003740:	4618      	mov	r0, r3
 8003742:	f7ff fd59 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 15.0f, COLOR_SUN);
 8003746:	f107 0308 	add.w	r3, r7, #8
 800374a:	f64f 61a0 	movw	r1, #65184	@ 0xfea0
 800374e:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff fdc8 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetRotation(&body, 0.1f);
 8003758:	f107 0308 	add.w	r3, r7, #8
 800375c:	ed9f 0ac7 	vldr	s0, [pc, #796]	@ 8003a7c <SolarSystem_CreateDefaultSystem+0x34c>
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff fdee 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 8003766:	4668      	mov	r0, sp
 8003768:	f107 0314 	add.w	r3, r7, #20
 800376c:	2254      	movs	r2, #84	@ 0x54
 800376e:	4619      	mov	r1, r3
 8003770:	f002 faa7 	bl	8005cc2 <memcpy>
 8003774:	f107 0308 	add.w	r3, r7, #8
 8003778:	cb0e      	ldmia	r3, {r1, r2, r3}
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f9be 	bl	8003afc <SolarSystem_AddBody>

    // MERCURIO (ndice 1)
    CelestialBody_Init(&body, "Mercury", BODY_TYPE_PLANET);
 8003780:	f107 0308 	add.w	r3, r7, #8
 8003784:	2201      	movs	r2, #1
 8003786:	49be      	ldr	r1, [pc, #760]	@ (8003a80 <SolarSystem_CreateDefaultSystem+0x350>)
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff fd35 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 3.0f, COLOR_MERCURY);
 800378e:	f107 0308 	add.w	r3, r7, #8
 8003792:	f248 4110 	movw	r1, #33808	@ 0x8410
 8003796:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff fda4 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 65.0f, 1.5f, 0.0f);
 80037a0:	f107 0308 	add.w	r3, r7, #8
 80037a4:	ed9f 1ab7 	vldr	s2, [pc, #732]	@ 8003a84 <SolarSystem_CreateDefaultSystem+0x354>
 80037a8:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 80037ac:	ed9f 0ab6 	vldr	s0, [pc, #728]	@ 8003a88 <SolarSystem_CreateDefaultSystem+0x358>
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fdad 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.3f);
 80037b6:	f107 0308 	add.w	r3, r7, #8
 80037ba:	ed9f 0ab4 	vldr	s0, [pc, #720]	@ 8003a8c <SolarSystem_CreateDefaultSystem+0x35c>
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fdbf 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 80037c4:	4668      	mov	r0, sp
 80037c6:	f107 0314 	add.w	r3, r7, #20
 80037ca:	2254      	movs	r2, #84	@ 0x54
 80037cc:	4619      	mov	r1, r3
 80037ce:	f002 fa78 	bl	8005cc2 <memcpy>
 80037d2:	f107 0308 	add.w	r3, r7, #8
 80037d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 f98f 	bl	8003afc <SolarSystem_AddBody>

    // VENUS (ndice 2)
    CelestialBody_Init(&body, "Venus", BODY_TYPE_PLANET);
 80037de:	f107 0308 	add.w	r3, r7, #8
 80037e2:	2201      	movs	r2, #1
 80037e4:	49aa      	ldr	r1, [pc, #680]	@ (8003a90 <SolarSystem_CreateDefaultSystem+0x360>)
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff fd06 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 5.0f, COLOR_VENUS);
 80037ec:	f107 0308 	add.w	r3, r7, #8
 80037f0:	f64f 71e0 	movw	r1, #65504	@ 0xffe0
 80037f4:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fd75 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 90.0f, 1.2f, 0.05f);
 80037fe:	f107 0308 	add.w	r3, r7, #8
 8003802:	ed9f 1aa4 	vldr	s2, [pc, #656]	@ 8003a94 <SolarSystem_CreateDefaultSystem+0x364>
 8003806:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8003a98 <SolarSystem_CreateDefaultSystem+0x368>
 800380a:	ed9f 0aa4 	vldr	s0, [pc, #656]	@ 8003a9c <SolarSystem_CreateDefaultSystem+0x36c>
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff fd7e 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.2f);
 8003814:	f107 0308 	add.w	r3, r7, #8
 8003818:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8003aa0 <SolarSystem_CreateDefaultSystem+0x370>
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff fd90 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 8003822:	4668      	mov	r0, sp
 8003824:	f107 0314 	add.w	r3, r7, #20
 8003828:	2254      	movs	r2, #84	@ 0x54
 800382a:	4619      	mov	r1, r3
 800382c:	f002 fa49 	bl	8005cc2 <memcpy>
 8003830:	f107 0308 	add.w	r3, r7, #8
 8003834:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f960 	bl	8003afc <SolarSystem_AddBody>

    // TIERRA (ndice 3)
    CelestialBody_Init(&body, "Earth", BODY_TYPE_PLANET);
 800383c:	f107 0308 	add.w	r3, r7, #8
 8003840:	2201      	movs	r2, #1
 8003842:	4998      	ldr	r1, [pc, #608]	@ (8003aa4 <SolarSystem_CreateDefaultSystem+0x374>)
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff fcd7 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 6.0f, COLOR_EARTH);
 800384a:	f107 0308 	add.w	r3, r7, #8
 800384e:	f240 417f 	movw	r1, #1151	@ 0x47f
 8003852:	eeb1 0a08 	vmov.f32	s0, #24	@ 0x40c00000  6.0
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff fd46 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 120.0f, 1.0f, 0.0f);
 800385c:	f107 0308 	add.w	r3, r7, #8
 8003860:	ed9f 1a88 	vldr	s2, [pc, #544]	@ 8003a84 <SolarSystem_CreateDefaultSystem+0x354>
 8003864:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003868:	ed9f 0a8f 	vldr	s0, [pc, #572]	@ 8003aa8 <SolarSystem_CreateDefaultSystem+0x378>
 800386c:	4618      	mov	r0, r3
 800386e:	f7ff fd4f 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.5f);
 8003872:	f107 0308 	add.w	r3, r7, #8
 8003876:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff fd61 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 8003880:	4668      	mov	r0, sp
 8003882:	f107 0314 	add.w	r3, r7, #20
 8003886:	2254      	movs	r2, #84	@ 0x54
 8003888:	4619      	mov	r1, r3
 800388a:	f002 fa1a 	bl	8005cc2 <memcpy>
 800388e:	f107 0308 	add.w	r3, r7, #8
 8003892:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 f931 	bl	8003afc <SolarSystem_AddBody>


    // MARTE (ndice 4)
    CelestialBody_Init(&body, "Mars", BODY_TYPE_PLANET);
 800389a:	f107 0308 	add.w	r3, r7, #8
 800389e:	2201      	movs	r2, #1
 80038a0:	4982      	ldr	r1, [pc, #520]	@ (8003aac <SolarSystem_CreateDefaultSystem+0x37c>)
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff fca8 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 4.5f, COLOR_MARS);
 80038a8:	f107 0308 	add.w	r3, r7, #8
 80038ac:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80038b0:	eeb1 0a02 	vmov.f32	s0, #18	@ 0x40900000  4.5
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fd17 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 155.0f, 0.8f, 0.03f);
 80038ba:	f107 0308 	add.w	r3, r7, #8
 80038be:	ed9f 1a7c 	vldr	s2, [pc, #496]	@ 8003ab0 <SolarSystem_CreateDefaultSystem+0x380>
 80038c2:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8003ab4 <SolarSystem_CreateDefaultSystem+0x384>
 80038c6:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 8003ab8 <SolarSystem_CreateDefaultSystem+0x388>
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff fd20 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.45f);
 80038d0:	f107 0308 	add.w	r3, r7, #8
 80038d4:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 8003abc <SolarSystem_CreateDefaultSystem+0x38c>
 80038d8:	4618      	mov	r0, r3
 80038da:	f7ff fd32 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 80038de:	4668      	mov	r0, sp
 80038e0:	f107 0314 	add.w	r3, r7, #20
 80038e4:	2254      	movs	r2, #84	@ 0x54
 80038e6:	4619      	mov	r1, r3
 80038e8:	f002 f9eb 	bl	8005cc2 <memcpy>
 80038ec:	f107 0308 	add.w	r3, r7, #8
 80038f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f902 	bl	8003afc <SolarSystem_AddBody>

    // JPITER (ndice 5)
    CelestialBody_Init(&body, "Jupiter", BODY_TYPE_PLANET);
 80038f8:	f107 0308 	add.w	r3, r7, #8
 80038fc:	2201      	movs	r2, #1
 80038fe:	4970      	ldr	r1, [pc, #448]	@ (8003ac0 <SolarSystem_CreateDefaultSystem+0x390>)
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fc79 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 12.0f, COLOR_JUPITER);
 8003906:	f107 0308 	add.w	r3, r7, #8
 800390a:	f64f 5140 	movw	r1, #64832	@ 0xfd40
 800390e:	eeb2 0a08 	vmov.f32	s0, #40	@ 0x41400000  12.0
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff fce8 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 200.0f, 0.5f, 0.02f);
 8003918:	f107 0308 	add.w	r3, r7, #8
 800391c:	ed9f 1a69 	vldr	s2, [pc, #420]	@ 8003ac4 <SolarSystem_CreateDefaultSystem+0x394>
 8003920:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8003924:	ed9f 0a68 	vldr	s0, [pc, #416]	@ 8003ac8 <SolarSystem_CreateDefaultSystem+0x398>
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff fcf1 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.8f);
 800392e:	f107 0308 	add.w	r3, r7, #8
 8003932:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8003ab4 <SolarSystem_CreateDefaultSystem+0x384>
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff fd03 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 800393c:	4668      	mov	r0, sp
 800393e:	f107 0314 	add.w	r3, r7, #20
 8003942:	2254      	movs	r2, #84	@ 0x54
 8003944:	4619      	mov	r1, r3
 8003946:	f002 f9bc 	bl	8005cc2 <memcpy>
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f8d3 	bl	8003afc <SolarSystem_AddBody>

    // SATURNO (ndice 6)
    CelestialBody_Init(&body, "Saturn", BODY_TYPE_PLANET);
 8003956:	f107 0308 	add.w	r3, r7, #8
 800395a:	2201      	movs	r2, #1
 800395c:	495b      	ldr	r1, [pc, #364]	@ (8003acc <SolarSystem_CreateDefaultSystem+0x39c>)
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff fc4a 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 10.0f, COLOR_SATURN);
 8003964:	f107 0308 	add.w	r3, r7, #8
 8003968:	f64f 6180 	movw	r1, #65152	@ 0xfe80
 800396c:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fcb9 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 250.0f, 0.4f, 0.04f);
 8003976:	f107 0308 	add.w	r3, r7, #8
 800397a:	ed9f 1a55 	vldr	s2, [pc, #340]	@ 8003ad0 <SolarSystem_CreateDefaultSystem+0x3a0>
 800397e:	eddf 0a55 	vldr	s1, [pc, #340]	@ 8003ad4 <SolarSystem_CreateDefaultSystem+0x3a4>
 8003982:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 8003ad8 <SolarSystem_CreateDefaultSystem+0x3a8>
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fcc2 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.7f);
 800398c:	f107 0308 	add.w	r3, r7, #8
 8003990:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8003adc <SolarSystem_CreateDefaultSystem+0x3ac>
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff fcd4 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 800399a:	4668      	mov	r0, sp
 800399c:	f107 0314 	add.w	r3, r7, #20
 80039a0:	2254      	movs	r2, #84	@ 0x54
 80039a2:	4619      	mov	r1, r3
 80039a4:	f002 f98d 	bl	8005cc2 <memcpy>
 80039a8:	f107 0308 	add.w	r3, r7, #8
 80039ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f8a4 	bl	8003afc <SolarSystem_AddBody>

    // URANO (ndice 7)
    CelestialBody_Init(&body, "Uranus", BODY_TYPE_PLANET);
 80039b4:	f107 0308 	add.w	r3, r7, #8
 80039b8:	2201      	movs	r2, #1
 80039ba:	4949      	ldr	r1, [pc, #292]	@ (8003ae0 <SolarSystem_CreateDefaultSystem+0x3b0>)
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff fc1b 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 8.0f, COLOR_URANUS);
 80039c2:	f107 0308 	add.w	r3, r7, #8
 80039c6:	f240 617f 	movw	r1, #1663	@ 0x67f
 80039ca:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff fc8a 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 300.0f, 0.3f, 0.01f);
 80039d4:	f107 0308 	add.w	r3, r7, #8
 80039d8:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8003ae4 <SolarSystem_CreateDefaultSystem+0x3b4>
 80039dc:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8003a8c <SolarSystem_CreateDefaultSystem+0x35c>
 80039e0:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8003ae8 <SolarSystem_CreateDefaultSystem+0x3b8>
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff fc93 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.6f);
 80039ea:	f107 0308 	add.w	r3, r7, #8
 80039ee:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8003aec <SolarSystem_CreateDefaultSystem+0x3bc>
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fca5 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 80039f8:	4668      	mov	r0, sp
 80039fa:	f107 0314 	add.w	r3, r7, #20
 80039fe:	2254      	movs	r2, #84	@ 0x54
 8003a00:	4619      	mov	r1, r3
 8003a02:	f002 f95e 	bl	8005cc2 <memcpy>
 8003a06:	f107 0308 	add.w	r3, r7, #8
 8003a0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f875 	bl	8003afc <SolarSystem_AddBody>

    // NEPTUNO (ndice 8)
    CelestialBody_Init(&body, "Neptune", BODY_TYPE_PLANET);
 8003a12:	f107 0308 	add.w	r3, r7, #8
 8003a16:	2201      	movs	r2, #1
 8003a18:	4935      	ldr	r1, [pc, #212]	@ (8003af0 <SolarSystem_CreateDefaultSystem+0x3c0>)
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff fbec 	bl	80031f8 <CelestialBody_Init>
    CelestialBody_SetVisuals(&body, 7.5f, COLOR_NEPTUNE);
 8003a20:	f107 0308 	add.w	r3, r7, #8
 8003a24:	211f      	movs	r1, #31
 8003a26:	eeb1 0a0e 	vmov.f32	s0, #30	@ 0x40f00000  7.5
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff fc5c 	bl	80032e8 <CelestialBody_SetVisuals>
    CelestialBody_SetOrbitalParams(&body, 350.0f, 0.2f, 0.02f);
 8003a30:	f107 0308 	add.w	r3, r7, #8
 8003a34:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 8003ac4 <SolarSystem_CreateDefaultSystem+0x394>
 8003a38:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8003aa0 <SolarSystem_CreateDefaultSystem+0x370>
 8003a3c:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8003af4 <SolarSystem_CreateDefaultSystem+0x3c4>
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fc65 	bl	8003310 <CelestialBody_SetOrbitalParams>
    CelestialBody_SetRotation(&body, 0.55f);
 8003a46:	f107 0308 	add.w	r3, r7, #8
 8003a4a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8003af8 <SolarSystem_CreateDefaultSystem+0x3c8>
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff fc77 	bl	8003342 <CelestialBody_SetRotation>
    SolarSystem_AddBody(sys, body);
 8003a54:	4668      	mov	r0, sp
 8003a56:	f107 0314 	add.w	r3, r7, #20
 8003a5a:	2254      	movs	r2, #84	@ 0x54
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	f002 f930 	bl	8005cc2 <memcpy>
 8003a62:	f107 0308 	add.w	r3, r7, #8
 8003a66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f847 	bl	8003afc <SolarSystem_AddBody>
}
 8003a6e:	bf00      	nop
 8003a70:	3768      	adds	r7, #104	@ 0x68
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	08006930 	.word	0x08006930
 8003a7c:	3dcccccd 	.word	0x3dcccccd
 8003a80:	08006934 	.word	0x08006934
 8003a84:	00000000 	.word	0x00000000
 8003a88:	42820000 	.word	0x42820000
 8003a8c:	3e99999a 	.word	0x3e99999a
 8003a90:	0800693c 	.word	0x0800693c
 8003a94:	3d4ccccd 	.word	0x3d4ccccd
 8003a98:	3f99999a 	.word	0x3f99999a
 8003a9c:	42b40000 	.word	0x42b40000
 8003aa0:	3e4ccccd 	.word	0x3e4ccccd
 8003aa4:	08006944 	.word	0x08006944
 8003aa8:	42f00000 	.word	0x42f00000
 8003aac:	0800694c 	.word	0x0800694c
 8003ab0:	3cf5c28f 	.word	0x3cf5c28f
 8003ab4:	3f4ccccd 	.word	0x3f4ccccd
 8003ab8:	431b0000 	.word	0x431b0000
 8003abc:	3ee66666 	.word	0x3ee66666
 8003ac0:	08006954 	.word	0x08006954
 8003ac4:	3ca3d70a 	.word	0x3ca3d70a
 8003ac8:	43480000 	.word	0x43480000
 8003acc:	0800695c 	.word	0x0800695c
 8003ad0:	3d23d70a 	.word	0x3d23d70a
 8003ad4:	3ecccccd 	.word	0x3ecccccd
 8003ad8:	437a0000 	.word	0x437a0000
 8003adc:	3f333333 	.word	0x3f333333
 8003ae0:	08006964 	.word	0x08006964
 8003ae4:	3c23d70a 	.word	0x3c23d70a
 8003ae8:	43960000 	.word	0x43960000
 8003aec:	3f19999a 	.word	0x3f19999a
 8003af0:	0800696c 	.word	0x0800696c
 8003af4:	43af0000 	.word	0x43af0000
 8003af8:	3f0ccccd 	.word	0x3f0ccccd

08003afc <SolarSystem_AddBody>:

void SolarSystem_AddBody(SolarSystem* sys, CelestialBody body)
{
 8003afc:	b084      	sub	sp, #16
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
 8003b06:	f107 0014 	add.w	r0, r7, #20
 8003b0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if (sys->body_count < MAX_BODIES) {
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003b14:	2b0e      	cmp	r3, #14
 8003b16:	d818      	bhi.n	8003b4a <SolarSystem_AddBody+0x4e>
        sys->bodies[sys->body_count] = body;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003b1e:	4619      	mov	r1, r3
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	460b      	mov	r3, r1
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	440b      	add	r3, r1
 8003b28:	015b      	lsls	r3, r3, #5
 8003b2a:	4413      	add	r3, r2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f107 0314 	add.w	r3, r7, #20
 8003b32:	2260      	movs	r2, #96	@ 0x60
 8003b34:	4619      	mov	r1, r3
 8003b36:	f002 f8c4 	bl	8005cc2 <memcpy>
        sys->body_count++;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003b40:	3301      	adds	r3, #1
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f883 25a0 	strb.w	r2, [r3, #1440]	@ 0x5a0
    }
}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b54:	b004      	add	sp, #16
 8003b56:	4770      	bx	lr

08003b58 <SolarSystem_Update>:

void SolarSystem_Update(SolarSystem* sys, float deltaTime)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	ed87 0a00 	vstr	s0, [r7]
    float scaled_time = deltaTime * sys->time_scale;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 8003b6a:	edd3 7a00 	vldr	s15, [r3]
 8003b6e:	ed97 7a00 	vldr	s14, [r7]
 8003b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b76:	edc7 7a02 	vstr	s15, [r7, #8]
    sys->total_time += scaled_time;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f503 63b5 	add.w	r3, r3, #1448	@ 0x5a8
 8003b80:	ed93 7a00 	vldr	s14, [r3]
 8003b84:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f503 63b5 	add.w	r3, r3, #1448	@ 0x5a8
 8003b92:	edc3 7a00 	vstr	s15, [r3]


    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003b96:	2300      	movs	r3, #0
 8003b98:	73fb      	strb	r3, [r7, #15]
 8003b9a:	e00e      	b.n	8003bba <SolarSystem_Update+0x62>
        CelestialBody_Update(&sys->bodies[i], scaled_time);
 8003b9c:	7bfa      	ldrb	r2, [r7, #15]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	4413      	add	r3, r2
 8003ba4:	015b      	lsls	r3, r3, #5
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	4413      	add	r3, r2
 8003baa:	ed97 0a02 	vldr	s0, [r7, #8]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff fbd6 	bl	8003360 <CelestialBody_Update>
    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	73fb      	strb	r3, [r7, #15]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003bc0:	7bfa      	ldrb	r2, [r7, #15]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d3ea      	bcc.n	8003b9c <SolarSystem_Update+0x44>
    }
}
 8003bc6:	bf00      	nop
 8003bc8:	bf00      	nop
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <SolarSystem_SortByDistance>:

void SolarSystem_SortByDistance(SolarSystem* sys, Camera* cam)
{
 8003bd0:	b590      	push	{r4, r7, lr}
 8003bd2:	b09d      	sub	sp, #116	@ 0x74
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]

    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8003be0:	e035      	b.n	8003c4e <SolarSystem_SortByDistance+0x7e>
        sys->bodies[i].distance_to_camera =
            vec3_distance(cam->position, sys->bodies[i].position);
 8003be2:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
        sys->bodies[i].distance_to_camera =
 8003be6:	f897 406f 	ldrb.w	r4, [r7, #111]	@ 0x6f
            vec3_distance(cam->position, sys->bodies[i].position);
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	4413      	add	r3, r2
 8003bf2:	015b      	lsls	r3, r3, #5
 8003bf4:	440b      	add	r3, r1
 8003bf6:	3320      	adds	r3, #32
 8003bf8:	ed93 5a01 	vldr	s10, [r3, #4]
 8003bfc:	edd3 5a02 	vldr	s11, [r3, #8]
 8003c00:	ed93 6a03 	vldr	s12, [r3, #12]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	edd3 6a00 	vldr	s13, [r3]
 8003c0a:	ed93 7a01 	vldr	s14, [r3, #4]
 8003c0e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003c12:	eef0 1a45 	vmov.f32	s3, s10
 8003c16:	eeb0 2a65 	vmov.f32	s4, s11
 8003c1a:	eef0 2a46 	vmov.f32	s5, s12
 8003c1e:	eeb0 0a66 	vmov.f32	s0, s13
 8003c22:	eef0 0a47 	vmov.f32	s1, s14
 8003c26:	eeb0 1a67 	vmov.f32	s2, s15
 8003c2a:	f000 fcd7 	bl	80045dc <vec3_distance>
 8003c2e:	eef0 7a40 	vmov.f32	s15, s0
        sys->bodies[i].distance_to_camera =
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	4623      	mov	r3, r4
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4423      	add	r3, r4
 8003c3a:	015b      	lsls	r3, r3, #5
 8003c3c:	4413      	add	r3, r2
 8003c3e:	3358      	adds	r3, #88	@ 0x58
 8003c40:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003c44:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003c48:	3301      	adds	r3, #1
 8003c4a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003c54:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d3c2      	bcc.n	8003be2 <SolarSystem_SortByDistance+0x12>
    }


    for (uint8_t i = 0; i < sys->body_count - 1; i++) {
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8003c62:	e06a      	b.n	8003d3a <SolarSystem_SortByDistance+0x16a>
        for (uint8_t j = 0; j < sys->body_count - i - 1; j++) {
 8003c64:	2300      	movs	r3, #0
 8003c66:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8003c6a:	e055      	b.n	8003d18 <SolarSystem_SortByDistance+0x148>
            if (sys->bodies[j].distance_to_camera < sys->bodies[j + 1].distance_to_camera) {
 8003c6c:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8003c70:	6879      	ldr	r1, [r7, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	4413      	add	r3, r2
 8003c78:	015b      	lsls	r3, r3, #5
 8003c7a:	440b      	add	r3, r1
 8003c7c:	3358      	adds	r3, #88	@ 0x58
 8003c7e:	ed93 7a00 	vldr	s14, [r3]
 8003c82:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	6879      	ldr	r1, [r7, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	4413      	add	r3, r2
 8003c90:	015b      	lsls	r3, r3, #5
 8003c92:	440b      	add	r3, r1
 8003c94:	3358      	adds	r3, #88	@ 0x58
 8003c96:	edd3 7a00 	vldr	s15, [r3]
 8003c9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca2:	d534      	bpl.n	8003d0e <SolarSystem_SortByDistance+0x13e>

                CelestialBody temp = sys->bodies[j];
 8003ca4:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	4413      	add	r3, r2
 8003cb0:	015b      	lsls	r3, r3, #5
 8003cb2:	18ca      	adds	r2, r1, r3
 8003cb4:	f107 030c 	add.w	r3, r7, #12
 8003cb8:	4611      	mov	r1, r2
 8003cba:	2260      	movs	r2, #96	@ 0x60
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f002 f800 	bl	8005cc2 <memcpy>
                sys->bodies[j] = sys->bodies[j + 1];
 8003cc2:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003cc6:	1c5a      	adds	r2, r3, #1
 8003cc8:	f897 106d 	ldrb.w	r1, [r7, #109]	@ 0x6d
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	460b      	mov	r3, r1
 8003cd0:	005b      	lsls	r3, r3, #1
 8003cd2:	440b      	add	r3, r1
 8003cd4:	015b      	lsls	r3, r3, #5
 8003cd6:	4418      	add	r0, r3
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	4413      	add	r3, r2
 8003ce0:	015b      	lsls	r3, r3, #5
 8003ce2:	440b      	add	r3, r1
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	2360      	movs	r3, #96	@ 0x60
 8003ce8:	461a      	mov	r2, r3
 8003cea:	f001 ffea 	bl	8005cc2 <memcpy>
                sys->bodies[j + 1] = temp;
 8003cee:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	4413      	add	r3, r2
 8003cfc:	015b      	lsls	r3, r3, #5
 8003cfe:	440b      	add	r3, r1
 8003d00:	4618      	mov	r0, r3
 8003d02:	f107 030c 	add.w	r3, r7, #12
 8003d06:	2260      	movs	r2, #96	@ 0x60
 8003d08:	4619      	mov	r1, r3
 8003d0a:	f001 ffda 	bl	8005cc2 <memcpy>
        for (uint8_t j = 0; j < sys->body_count - i - 1; j++) {
 8003d0e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003d12:	3301      	adds	r3, #1
 8003d14:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8003d18:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003d22:	4619      	mov	r1, r3
 8003d24:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003d28:	1acb      	subs	r3, r1, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	db9d      	blt.n	8003c6c <SolarSystem_SortByDistance+0x9c>
    for (uint8_t i = 0; i < sys->body_count - 1; i++) {
 8003d30:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003d34:	3301      	adds	r3, #1
 8003d36:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8003d3a:	f897 206e 	ldrb.w	r2, [r7, #110]	@ 0x6e
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003d44:	3b01      	subs	r3, #1
 8003d46:	429a      	cmp	r2, r3
 8003d48:	db8c      	blt.n	8003c64 <SolarSystem_SortByDistance+0x94>
            }
        }
    }
}
 8003d4a:	bf00      	nop
 8003d4c:	bf00      	nop
 8003d4e:	3774      	adds	r7, #116	@ 0x74
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd90      	pop	{r4, r7, pc}

08003d54 <SolarSystem_Render>:

void SolarSystem_Render(SolarSystem* sys, Camera* cam)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]

    SolarSystem_SortByDistance(sys, cam);
 8003d5e:	6839      	ldr	r1, [r7, #0]
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7ff ff35 	bl	8003bd0 <SolarSystem_SortByDistance>


    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003d66:	2300      	movs	r3, #0
 8003d68:	75fb      	strb	r3, [r7, #23]
 8003d6a:	e061      	b.n	8003e30 <SolarSystem_Render+0xdc>
        CelestialBody* body = &sys->bodies[i];
 8003d6c:	7dfa      	ldrb	r2, [r7, #23]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	4413      	add	r3, r2
 8003d74:	015b      	lsls	r3, r3, #5
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	4413      	add	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]


        Vector2 screen_pos = Camera_WorldToScreen(cam, body->position, LCD_WIDTH, LCD_HEIGHT);
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003d82:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003d86:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003d8a:	22f0      	movs	r2, #240	@ 0xf0
 8003d8c:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8003d90:	eeb0 0a66 	vmov.f32	s0, s13
 8003d94:	eef0 0a47 	vmov.f32	s1, s14
 8003d98:	eeb0 1a67 	vmov.f32	s2, s15
 8003d9c:	6838      	ldr	r0, [r7, #0]
 8003d9e:	f7ff f9cb 	bl	8003138 <Camera_WorldToScreen>
 8003da2:	eeb0 7a40 	vmov.f32	s14, s0
 8003da6:	eef0 7a60 	vmov.f32	s15, s1
 8003daa:	ed87 7a02 	vstr	s14, [r7, #8]
 8003dae:	edc7 7a03 	vstr	s15, [r7, #12]

        body->screen_x = (int16_t)screen_pos.x;
 8003db2:	edd7 7a02 	vldr	s15, [r7, #8]
 8003db6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003dba:	ee17 3a90 	vmov	r3, s15
 8003dbe:	b21a      	sxth	r2, r3
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
        body->screen_y = (int16_t)screen_pos.y;
 8003dc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8003dca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003dce:	ee17 3a90 	vmov	r3, s15
 8003dd2:	b21a      	sxth	r2, r3
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e


        body->screen_radius = (int16_t)(body->radius * 0.8f);
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	edd3 7a06 	vldr	s15, [r3, #24]
 8003de0:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8003e48 <SolarSystem_Render+0xf4>
 8003de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003de8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003dec:	ee17 3a90 	vmov	r3, s15
 8003df0:	b21a      	sxth	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50


        if (body->screen_radius < 2) body->screen_radius = 2;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	@ 0x50
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	dc03      	bgt.n	8003e0a <SolarSystem_Render+0xb6>
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	2202      	movs	r2, #2
 8003e06:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
        if (body->screen_radius > 20) body->screen_radius = 20;
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	@ 0x50
 8003e10:	2b14      	cmp	r3, #20
 8003e12:	dd03      	ble.n	8003e1c <SolarSystem_Render+0xc8>
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	2214      	movs	r2, #20
 8003e18:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50


        body->is_visible = 1;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c


        CelestialBody_Render(body);
 8003e24:	6938      	ldr	r0, [r7, #16]
 8003e26:	f7ff fb6b 	bl	8003500 <CelestialBody_Render>
    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003e2a:	7dfb      	ldrb	r3, [r7, #23]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	75fb      	strb	r3, [r7, #23]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003e36:	7dfa      	ldrb	r2, [r7, #23]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d397      	bcc.n	8003d6c <SolarSystem_Render+0x18>
    }
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	3f4ccccd 	.word	0x3f4ccccd

08003e4c <SolarSystem_RenderOrbits>:

void SolarSystem_RenderOrbits(SolarSystem* sys, Camera* cam)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	ed2d 8b02 	vpush	{d8}
 8003e52:	b08e      	sub	sp, #56	@ 0x38
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]

    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003e60:	e098      	b.n	8003f94 <SolarSystem_RenderOrbits+0x148>
        CelestialBody* body = &sys->bodies[i];
 8003e62:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003e66:	4613      	mov	r3, r2
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	4413      	add	r3, r2
 8003e6c:	015b      	lsls	r3, r3, #5
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	4413      	add	r3, r2
 8003e72:	62fb      	str	r3, [r7, #44]	@ 0x2c


        if (body->type != BODY_TYPE_PLANET) continue;
 8003e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e76:	7d1b      	ldrb	r3, [r3, #20]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	f040 8083 	bne.w	8003f84 <SolarSystem_RenderOrbits+0x138>
        if (body->orbit_radius < 1.0f) continue;
 8003e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e80:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003e84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e90:	d47a      	bmi.n	8003f88 <SolarSystem_RenderOrbits+0x13c>


        uint16_t orbit_color = 0x632C;
 8003e92:	f246 332c 	movw	r3, #25388	@ 0x632c
 8003e96:	857b      	strh	r3, [r7, #42]	@ 0x2a


        int num_points = 100;
 8003e98:	2364      	movs	r3, #100	@ 0x64
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24

        for (int j = 0; j < num_points; j++) {
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ea0:	e06b      	b.n	8003f7a <SolarSystem_RenderOrbits+0x12e>
            float angle = (float)j / (float)num_points * TWO_PI;
 8003ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea4:	ee07 3a90 	vmov	s15, r3
 8003ea8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	ee07 3a90 	vmov	s15, r3
 8003eb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003eb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003eba:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8003fb4 <SolarSystem_RenderOrbits+0x168>
 8003ebe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ec2:	edc7 7a08 	vstr	s15, [r7, #32]

            Vector3 orbit_point;
            orbit_point.x = body->orbit_radius * cosf(angle);
 8003ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ec8:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 8003ecc:	ed97 0a08 	vldr	s0, [r7, #32]
 8003ed0:	f000 fe74 	bl	8004bbc <cosf>
 8003ed4:	eef0 7a40 	vmov.f32	s15, s0
 8003ed8:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003edc:	edc7 7a04 	vstr	s15, [r7, #16]
            orbit_point.z = body->orbit_radius * sinf(angle);
 8003ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee2:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 8003ee6:	ed97 0a08 	vldr	s0, [r7, #32]
 8003eea:	f000 feab 	bl	8004c44 <sinf>
 8003eee:	eef0 7a40 	vmov.f32	s15, s0
 8003ef2:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003ef6:	edc7 7a06 	vstr	s15, [r7, #24]
            orbit_point.y = 0.0f;
 8003efa:	f04f 0300 	mov.w	r3, #0
 8003efe:	617b      	str	r3, [r7, #20]

            Vector2 screen_pos = Camera_WorldToScreen(cam, orbit_point, LCD_WIDTH, LCD_HEIGHT);
 8003f00:	edd7 6a04 	vldr	s13, [r7, #16]
 8003f04:	ed97 7a05 	vldr	s14, [r7, #20]
 8003f08:	edd7 7a06 	vldr	s15, [r7, #24]
 8003f0c:	22f0      	movs	r2, #240	@ 0xf0
 8003f0e:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8003f12:	eeb0 0a66 	vmov.f32	s0, s13
 8003f16:	eef0 0a47 	vmov.f32	s1, s14
 8003f1a:	eeb0 1a67 	vmov.f32	s2, s15
 8003f1e:	6838      	ldr	r0, [r7, #0]
 8003f20:	f7ff f90a 	bl	8003138 <Camera_WorldToScreen>
 8003f24:	eeb0 7a40 	vmov.f32	s14, s0
 8003f28:	eef0 7a60 	vmov.f32	s15, s1
 8003f2c:	ed87 7a02 	vstr	s14, [r7, #8]
 8003f30:	edc7 7a03 	vstr	s15, [r7, #12]

            int16_t sx = (int16_t)screen_pos.x;
 8003f34:	edd7 7a02 	vldr	s15, [r7, #8]
 8003f38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f3c:	ee17 3a90 	vmov	r3, s15
 8003f40:	83fb      	strh	r3, [r7, #30]
            int16_t sy = (int16_t)screen_pos.y;
 8003f42:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f4a:	ee17 3a90 	vmov	r3, s15
 8003f4e:	83bb      	strh	r3, [r7, #28]

            LCD_DrawPixel(sx, sy, orbit_color);
 8003f50:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003f52:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8003f56:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fd fa38 	bl	80013d0 <LCD_DrawPixel>
            LCD_DrawPixel(sx + 1, sy, orbit_color);
 8003f60:	8bfb      	ldrh	r3, [r7, #30]
 8003f62:	3301      	adds	r3, #1
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	b21b      	sxth	r3, r3
 8003f68:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003f6a:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7fd fa2e 	bl	80013d0 <LCD_DrawPixel>
        for (int j = 0; j < num_points; j++) {
 8003f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f76:	3301      	adds	r3, #1
 8003f78:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	db8f      	blt.n	8003ea2 <SolarSystem_RenderOrbits+0x56>
 8003f82:	e002      	b.n	8003f8a <SolarSystem_RenderOrbits+0x13e>
        if (body->type != BODY_TYPE_PLANET) continue;
 8003f84:	bf00      	nop
 8003f86:	e000      	b.n	8003f8a <SolarSystem_RenderOrbits+0x13e>
        if (body->orbit_radius < 1.0f) continue;
 8003f88:	bf00      	nop
    for (uint8_t i = 0; i < sys->body_count; i++) {
 8003f8a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003f8e:	3301      	adds	r3, #1
 8003f90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 35a0 	ldrb.w	r3, [r3, #1440]	@ 0x5a0
 8003f9a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	f4ff af5f 	bcc.w	8003e62 <SolarSystem_RenderOrbits+0x16>
        }
    }
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	3738      	adds	r7, #56	@ 0x38
 8003faa:	46bd      	mov	sp, r7
 8003fac:	ecbd 8b02 	vpop	{d8}
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40c90fdb 	.word	0x40c90fdb

08003fb8 <fast_sqrt>:
#include "math3d.h"
#include <stdlib.h>

// Aproximacin rpida de sqrt usando instrucciones ARM
float fast_sqrt(float x)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	ed87 0a01 	vstr	s0, [r7, #4]
    #ifdef __ARM_FEATURE_FPU
    float result;
    __asm volatile ("vsqrt.f32 %0, %1" : "=t"(result) : "t"(x));
    return result;
    #else
    return sqrtf(x);
 8003fc2:	ed97 0a01 	vldr	s0, [r7, #4]
 8003fc6:	f000 fddb 	bl	8004b80 <sqrtf>
 8003fca:	eef0 7a40 	vmov.f32	s15, s0
    #endif
}
 8003fce:	eeb0 0a67 	vmov.f32	s0, s15
 8003fd2:	3708      	adds	r7, #8
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <fast_sin>:

// Aproximacin rpida de sin
float fast_sin(float x)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	ed87 0a01 	vstr	s0, [r7, #4]
    // Normalizar a rango [-PI, PI]
    while (x > PI) x -= TWO_PI;
 8003fe2:	e007      	b.n	8003ff4 <fast_sin+0x1c>
 8003fe4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fe8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8004070 <fast_sin+0x98>
 8003fec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ff0:	edc7 7a01 	vstr	s15, [r7, #4]
 8003ff4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ff8:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8004074 <fast_sin+0x9c>
 8003ffc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004004:	dcee      	bgt.n	8003fe4 <fast_sin+0xc>
    while (x < -PI) x += TWO_PI;
 8004006:	e007      	b.n	8004018 <fast_sin+0x40>
 8004008:	edd7 7a01 	vldr	s15, [r7, #4]
 800400c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004070 <fast_sin+0x98>
 8004010:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004014:	edc7 7a01 	vstr	s15, [r7, #4]
 8004018:	edd7 7a01 	vldr	s15, [r7, #4]
 800401c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8004078 <fast_sin+0xa0>
 8004020:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004028:	d4ee      	bmi.n	8004008 <fast_sin+0x30>

    // Aproximacin de Taylor (suficientemente precisa para grficos)
    float x2 = x * x;
 800402a:	edd7 7a01 	vldr	s15, [r7, #4]
 800402e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004032:	edc7 7a03 	vstr	s15, [r7, #12]
    return x * (1.0f - x2 * (0.16666667f - x2 * 0.00833333f));
 8004036:	edd7 7a03 	vldr	s15, [r7, #12]
 800403a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800407c <fast_sin+0xa4>
 800403e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004042:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8004080 <fast_sin+0xa8>
 8004046:	ee37 7a67 	vsub.f32	s14, s14, s15
 800404a:	edd7 7a03 	vldr	s15, [r7, #12]
 800404e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004052:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004056:	ee37 7a67 	vsub.f32	s14, s14, s15
 800405a:	edd7 7a01 	vldr	s15, [r7, #4]
 800405e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8004062:	eeb0 0a67 	vmov.f32	s0, s15
 8004066:	3714      	adds	r7, #20
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	40c90fdb 	.word	0x40c90fdb
 8004074:	40490fdb 	.word	0x40490fdb
 8004078:	c0490fdb 	.word	0xc0490fdb
 800407c:	3c088885 	.word	0x3c088885
 8004080:	3e2aaaab 	.word	0x3e2aaaab

08004084 <fast_cos>:

// Aproximacin rpida de cos
float fast_cos(float x)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	ed87 0a01 	vstr	s0, [r7, #4]
    return fast_sin(x + HALF_PI);
 800408e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004092:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80040b0 <fast_cos+0x2c>
 8004096:	ee77 7a87 	vadd.f32	s15, s15, s14
 800409a:	eeb0 0a67 	vmov.f32	s0, s15
 800409e:	f7ff ff9b 	bl	8003fd8 <fast_sin>
 80040a2:	eef0 7a40 	vmov.f32	s15, s0
}
 80040a6:	eeb0 0a67 	vmov.f32	s0, s15
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	3fc90fdb 	.word	0x3fc90fdb

080040b4 <lerp>:
    if (value > max) return max;
    return value;
}

float lerp(float a, float b, float t)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80040be:	edc7 0a02 	vstr	s1, [r7, #8]
 80040c2:	ed87 1a01 	vstr	s2, [r7, #4]
    return a + (b - a) * t;
 80040c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80040ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80040ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80040d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80040d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040da:	edd7 7a03 	vldr	s15, [r7, #12]
 80040de:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80040e2:	eeb0 0a67 	vmov.f32	s0, s15
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <vec3_create>:

// ============= Vector3 =============

Vector3 vec3_create(float x, float y, float z)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b08f      	sub	sp, #60	@ 0x3c
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	ed87 0a07 	vstr	s0, [r7, #28]
 80040fa:	edc7 0a06 	vstr	s1, [r7, #24]
 80040fe:	ed87 1a05 	vstr	s2, [r7, #20]
    Vector3 v = {x, y, z};
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	623b      	str	r3, [r7, #32]
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return v;
 800410e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004112:	f107 0220 	add.w	r2, r7, #32
 8004116:	ca07      	ldmia	r2, {r0, r1, r2}
 8004118:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800411c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800411e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004122:	ee06 1a90 	vmov	s13, r1
 8004126:	ee07 2a10 	vmov	s14, r2
 800412a:	ee07 3a90 	vmov	s15, r3
}
 800412e:	eeb0 0a66 	vmov.f32	s0, s13
 8004132:	eef0 0a47 	vmov.f32	s1, s14
 8004136:	eeb0 1a67 	vmov.f32	s2, s15
 800413a:	373c      	adds	r7, #60	@ 0x3c
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <vec3_add>:

Vector3 vec3_add(Vector3 a, Vector3 b)
{
 8004144:	b480      	push	{r7}
 8004146:	b091      	sub	sp, #68	@ 0x44
 8004148:	af00      	add	r7, sp, #0
 800414a:	eeb0 5a40 	vmov.f32	s10, s0
 800414e:	eef0 5a60 	vmov.f32	s11, s1
 8004152:	eeb0 6a41 	vmov.f32	s12, s2
 8004156:	eef0 6a61 	vmov.f32	s13, s3
 800415a:	eeb0 7a42 	vmov.f32	s14, s4
 800415e:	eef0 7a62 	vmov.f32	s15, s5
 8004162:	ed87 5a07 	vstr	s10, [r7, #28]
 8004166:	edc7 5a08 	vstr	s11, [r7, #32]
 800416a:	ed87 6a09 	vstr	s12, [r7, #36]	@ 0x24
 800416e:	edc7 6a04 	vstr	s13, [r7, #16]
 8004172:	ed87 7a05 	vstr	s14, [r7, #20]
 8004176:	edc7 7a06 	vstr	s15, [r7, #24]
    Vector3 result;
    result.x = a.x + b.x;
 800417a:	ed97 7a07 	vldr	s14, [r7, #28]
 800417e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004186:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    result.y = a.y + b.y;
 800418a:	ed97 7a08 	vldr	s14, [r7, #32]
 800418e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004192:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004196:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    result.z = a.z + b.z;
 800419a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800419e:	edd7 7a06 	vldr	s15, [r7, #24]
 80041a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041a6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    return result;
 80041aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80041ae:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80041b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80041b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80041b8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80041ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80041bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041be:	ee06 1a90 	vmov	s13, r1
 80041c2:	ee07 2a10 	vmov	s14, r2
 80041c6:	ee07 3a90 	vmov	s15, r3
}
 80041ca:	eeb0 0a66 	vmov.f32	s0, s13
 80041ce:	eef0 0a47 	vmov.f32	s1, s14
 80041d2:	eeb0 1a67 	vmov.f32	s2, s15
 80041d6:	3744      	adds	r7, #68	@ 0x44
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <vec3_sub>:

Vector3 vec3_sub(Vector3 a, Vector3 b)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b091      	sub	sp, #68	@ 0x44
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	eeb0 5a40 	vmov.f32	s10, s0
 80041ea:	eef0 5a60 	vmov.f32	s11, s1
 80041ee:	eeb0 6a41 	vmov.f32	s12, s2
 80041f2:	eef0 6a61 	vmov.f32	s13, s3
 80041f6:	eeb0 7a42 	vmov.f32	s14, s4
 80041fa:	eef0 7a62 	vmov.f32	s15, s5
 80041fe:	ed87 5a07 	vstr	s10, [r7, #28]
 8004202:	edc7 5a08 	vstr	s11, [r7, #32]
 8004206:	ed87 6a09 	vstr	s12, [r7, #36]	@ 0x24
 800420a:	edc7 6a04 	vstr	s13, [r7, #16]
 800420e:	ed87 7a05 	vstr	s14, [r7, #20]
 8004212:	edc7 7a06 	vstr	s15, [r7, #24]
    Vector3 result;
    result.x = a.x - b.x;
 8004216:	ed97 7a07 	vldr	s14, [r7, #28]
 800421a:	edd7 7a04 	vldr	s15, [r7, #16]
 800421e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004222:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    result.y = a.y - b.y;
 8004226:	ed97 7a08 	vldr	s14, [r7, #32]
 800422a:	edd7 7a05 	vldr	s15, [r7, #20]
 800422e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004232:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    result.z = a.z - b.z;
 8004236:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800423a:	edd7 7a06 	vldr	s15, [r7, #24]
 800423e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004242:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    return result;
 8004246:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800424a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800424e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004250:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004254:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004256:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004258:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800425a:	ee06 1a90 	vmov	s13, r1
 800425e:	ee07 2a10 	vmov	s14, r2
 8004262:	ee07 3a90 	vmov	s15, r3
}
 8004266:	eeb0 0a66 	vmov.f32	s0, s13
 800426a:	eef0 0a47 	vmov.f32	s1, s14
 800426e:	eeb0 1a67 	vmov.f32	s2, s15
 8004272:	3744      	adds	r7, #68	@ 0x44
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <vec3_scale>:

Vector3 vec3_scale(Vector3 v, float s)
{
 800427c:	b480      	push	{r7}
 800427e:	b08f      	sub	sp, #60	@ 0x3c
 8004280:	af00      	add	r7, sp, #0
 8004282:	eef0 6a40 	vmov.f32	s13, s0
 8004286:	eeb0 7a60 	vmov.f32	s14, s1
 800428a:	eef0 7a41 	vmov.f32	s15, s2
 800428e:	edc7 1a04 	vstr	s3, [r7, #16]
 8004292:	edc7 6a05 	vstr	s13, [r7, #20]
 8004296:	ed87 7a06 	vstr	s14, [r7, #24]
 800429a:	edc7 7a07 	vstr	s15, [r7, #28]
    Vector3 result;
    result.x = v.x * s;
 800429e:	ed97 7a05 	vldr	s14, [r7, #20]
 80042a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80042a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042aa:	edc7 7a08 	vstr	s15, [r7, #32]
    result.y = v.y * s;
 80042ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80042b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80042b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    result.z = v.z * s;
 80042be:	ed97 7a07 	vldr	s14, [r7, #28]
 80042c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80042c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ca:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    return result;
 80042ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80042d2:	f107 0220 	add.w	r2, r7, #32
 80042d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80042d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80042dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042e2:	ee06 1a90 	vmov	s13, r1
 80042e6:	ee07 2a10 	vmov	s14, r2
 80042ea:	ee07 3a90 	vmov	s15, r3
}
 80042ee:	eeb0 0a66 	vmov.f32	s0, s13
 80042f2:	eef0 0a47 	vmov.f32	s1, s14
 80042f6:	eeb0 1a67 	vmov.f32	s2, s15
 80042fa:	373c      	adds	r7, #60	@ 0x3c
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <vec3_dot>:

float vec3_dot(Vector3 a, Vector3 b)
{
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	eeb0 5a40 	vmov.f32	s10, s0
 800430e:	eef0 5a60 	vmov.f32	s11, s1
 8004312:	eeb0 6a41 	vmov.f32	s12, s2
 8004316:	eef0 6a61 	vmov.f32	s13, s3
 800431a:	eeb0 7a42 	vmov.f32	s14, s4
 800431e:	eef0 7a62 	vmov.f32	s15, s5
 8004322:	ed87 5a03 	vstr	s10, [r7, #12]
 8004326:	edc7 5a04 	vstr	s11, [r7, #16]
 800432a:	ed87 6a05 	vstr	s12, [r7, #20]
 800432e:	edc7 6a00 	vstr	s13, [r7]
 8004332:	ed87 7a01 	vstr	s14, [r7, #4]
 8004336:	edc7 7a02 	vstr	s15, [r7, #8]
    return a.x * b.x + a.y * b.y + a.z * b.z;
 800433a:	ed97 7a03 	vldr	s14, [r7, #12]
 800433e:	edd7 7a00 	vldr	s15, [r7]
 8004342:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004346:	edd7 6a04 	vldr	s13, [r7, #16]
 800434a:	edd7 7a01 	vldr	s15, [r7, #4]
 800434e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004356:	edd7 6a05 	vldr	s13, [r7, #20]
 800435a:	edd7 7a02 	vldr	s15, [r7, #8]
 800435e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004362:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8004366:	eeb0 0a67 	vmov.f32	s0, s15
 800436a:	371c      	adds	r7, #28
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <vec3_cross>:

Vector3 vec3_cross(Vector3 a, Vector3 b)
{
 8004374:	b480      	push	{r7}
 8004376:	b091      	sub	sp, #68	@ 0x44
 8004378:	af00      	add	r7, sp, #0
 800437a:	eeb0 5a40 	vmov.f32	s10, s0
 800437e:	eef0 5a60 	vmov.f32	s11, s1
 8004382:	eeb0 6a41 	vmov.f32	s12, s2
 8004386:	eef0 6a61 	vmov.f32	s13, s3
 800438a:	eeb0 7a42 	vmov.f32	s14, s4
 800438e:	eef0 7a62 	vmov.f32	s15, s5
 8004392:	ed87 5a07 	vstr	s10, [r7, #28]
 8004396:	edc7 5a08 	vstr	s11, [r7, #32]
 800439a:	ed87 6a09 	vstr	s12, [r7, #36]	@ 0x24
 800439e:	edc7 6a04 	vstr	s13, [r7, #16]
 80043a2:	ed87 7a05 	vstr	s14, [r7, #20]
 80043a6:	edc7 7a06 	vstr	s15, [r7, #24]
    Vector3 result;
    result.x = a.y * b.z - a.z * b.y;
 80043aa:	ed97 7a08 	vldr	s14, [r7, #32]
 80043ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80043b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043b6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80043ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80043be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043c6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    result.y = a.z * b.x - a.x * b.z;
 80043ca:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80043ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80043d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80043da:	edd7 7a06 	vldr	s15, [r7, #24]
 80043de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043e6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    result.z = a.x * b.y - a.y * b.x;
 80043ea:	ed97 7a07 	vldr	s14, [r7, #28]
 80043ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80043f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043f6:	edd7 6a08 	vldr	s13, [r7, #32]
 80043fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80043fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004406:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    return result;
 800440a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800440e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8004412:	ca07      	ldmia	r2, {r0, r1, r2}
 8004414:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004418:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800441a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800441c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800441e:	ee06 1a90 	vmov	s13, r1
 8004422:	ee07 2a10 	vmov	s14, r2
 8004426:	ee07 3a90 	vmov	s15, r3
}
 800442a:	eeb0 0a66 	vmov.f32	s0, s13
 800442e:	eef0 0a47 	vmov.f32	s1, s14
 8004432:	eeb0 1a67 	vmov.f32	s2, s15
 8004436:	3744      	adds	r7, #68	@ 0x44
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <vec3_length_squared>:

float vec3_length_squared(Vector3 v)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	eef0 6a40 	vmov.f32	s13, s0
 800444a:	eeb0 7a60 	vmov.f32	s14, s1
 800444e:	eef0 7a41 	vmov.f32	s15, s2
 8004452:	edc7 6a01 	vstr	s13, [r7, #4]
 8004456:	ed87 7a02 	vstr	s14, [r7, #8]
 800445a:	edc7 7a03 	vstr	s15, [r7, #12]
    return v.x * v.x + v.y * v.y + v.z * v.z;
 800445e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004462:	edd7 7a01 	vldr	s15, [r7, #4]
 8004466:	ee27 7a27 	vmul.f32	s14, s14, s15
 800446a:	edd7 6a02 	vldr	s13, [r7, #8]
 800446e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004472:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004476:	ee37 7a27 	vadd.f32	s14, s14, s15
 800447a:	edd7 6a03 	vldr	s13, [r7, #12]
 800447e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004486:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800448a:	eeb0 0a67 	vmov.f32	s0, s15
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <vec3_length>:

float vec3_length(Vector3 v)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	eef0 6a40 	vmov.f32	s13, s0
 80044a2:	eeb0 7a60 	vmov.f32	s14, s1
 80044a6:	eef0 7a41 	vmov.f32	s15, s2
 80044aa:	edc7 6a01 	vstr	s13, [r7, #4]
 80044ae:	ed87 7a02 	vstr	s14, [r7, #8]
 80044b2:	edc7 7a03 	vstr	s15, [r7, #12]
    return fast_sqrt(vec3_length_squared(v));
 80044b6:	edd7 6a01 	vldr	s13, [r7, #4]
 80044ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80044be:	edd7 7a03 	vldr	s15, [r7, #12]
 80044c2:	eeb0 0a66 	vmov.f32	s0, s13
 80044c6:	eef0 0a47 	vmov.f32	s1, s14
 80044ca:	eeb0 1a67 	vmov.f32	s2, s15
 80044ce:	f7ff ffb7 	bl	8004440 <vec3_length_squared>
 80044d2:	eef0 7a40 	vmov.f32	s15, s0
 80044d6:	eeb0 0a67 	vmov.f32	s0, s15
 80044da:	f7ff fd6d 	bl	8003fb8 <fast_sqrt>
 80044de:	eef0 7a40 	vmov.f32	s15, s0
}
 80044e2:	eeb0 0a67 	vmov.f32	s0, s15
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <vec3_normalize>:

Vector3 vec3_normalize(Vector3 v)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08e      	sub	sp, #56	@ 0x38
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	eef0 6a40 	vmov.f32	s13, s0
 80044f6:	eeb0 7a60 	vmov.f32	s14, s1
 80044fa:	eef0 7a41 	vmov.f32	s15, s2
 80044fe:	edc7 6a05 	vstr	s13, [r7, #20]
 8004502:	ed87 7a06 	vstr	s14, [r7, #24]
 8004506:	edc7 7a07 	vstr	s15, [r7, #28]
    float len = vec3_length(v);
 800450a:	edd7 6a05 	vldr	s13, [r7, #20]
 800450e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004512:	edd7 7a07 	vldr	s15, [r7, #28]
 8004516:	eeb0 0a66 	vmov.f32	s0, s13
 800451a:	eef0 0a47 	vmov.f32	s1, s14
 800451e:	eeb0 1a67 	vmov.f32	s2, s15
 8004522:	f7ff ffb9 	bl	8004498 <vec3_length>
 8004526:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    if (len > 0.0001f) {
 800452a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800452e:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80045d4 <vec3_normalize+0xe8>
 8004532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800453a:	dd24      	ble.n	8004586 <vec3_normalize+0x9a>
        float inv_len = 1.0f / len;
 800453c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004540:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004544:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004548:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        return vec3_scale(v, inv_len);
 800454c:	edd7 6a05 	vldr	s13, [r7, #20]
 8004550:	ed97 7a06 	vldr	s14, [r7, #24]
 8004554:	edd7 7a07 	vldr	s15, [r7, #28]
 8004558:	edd7 1a0c 	vldr	s3, [r7, #48]	@ 0x30
 800455c:	eeb0 0a66 	vmov.f32	s0, s13
 8004560:	eef0 0a47 	vmov.f32	s1, s14
 8004564:	eeb0 1a67 	vmov.f32	s2, s15
 8004568:	f7ff fe88 	bl	800427c <vec3_scale>
 800456c:	eef0 6a40 	vmov.f32	s13, s0
 8004570:	eeb0 7a60 	vmov.f32	s14, s1
 8004574:	eef0 7a41 	vmov.f32	s15, s2
 8004578:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 800457c:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8004580:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8004584:	e013      	b.n	80045ae <vec3_normalize+0xc2>
    }
    return vec3_create(0, 0, 0);
 8004586:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 80045d8 <vec3_normalize+0xec>
 800458a:	eddf 0a13 	vldr	s1, [pc, #76]	@ 80045d8 <vec3_normalize+0xec>
 800458e:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 80045d8 <vec3_normalize+0xec>
 8004592:	f7ff fdad 	bl	80040f0 <vec3_create>
 8004596:	eef0 6a40 	vmov.f32	s13, s0
 800459a:	eeb0 7a60 	vmov.f32	s14, s1
 800459e:	eef0 7a41 	vmov.f32	s15, s2
 80045a2:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 80045a6:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 80045aa:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
}
 80045ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b4:	ee06 1a90 	vmov	s13, r1
 80045b8:	ee07 2a10 	vmov	s14, r2
 80045bc:	ee07 3a90 	vmov	s15, r3
 80045c0:	eeb0 0a66 	vmov.f32	s0, s13
 80045c4:	eef0 0a47 	vmov.f32	s1, s14
 80045c8:	eeb0 1a67 	vmov.f32	s2, s15
 80045cc:	3738      	adds	r7, #56	@ 0x38
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	38d1b717 	.word	0x38d1b717
 80045d8:	00000000 	.word	0x00000000

080045dc <vec3_distance>:

float vec3_distance(Vector3 a, Vector3 b)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08a      	sub	sp, #40	@ 0x28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	eeb0 5a40 	vmov.f32	s10, s0
 80045e6:	eef0 5a60 	vmov.f32	s11, s1
 80045ea:	eeb0 6a41 	vmov.f32	s12, s2
 80045ee:	eef0 6a61 	vmov.f32	s13, s3
 80045f2:	eeb0 7a42 	vmov.f32	s14, s4
 80045f6:	eef0 7a62 	vmov.f32	s15, s5
 80045fa:	ed87 5a03 	vstr	s10, [r7, #12]
 80045fe:	edc7 5a04 	vstr	s11, [r7, #16]
 8004602:	ed87 6a05 	vstr	s12, [r7, #20]
 8004606:	edc7 6a00 	vstr	s13, [r7]
 800460a:	ed87 7a01 	vstr	s14, [r7, #4]
 800460e:	edc7 7a02 	vstr	s15, [r7, #8]
    return vec3_length(vec3_sub(b, a));
 8004612:	ed97 5a03 	vldr	s10, [r7, #12]
 8004616:	edd7 5a04 	vldr	s11, [r7, #16]
 800461a:	ed97 6a05 	vldr	s12, [r7, #20]
 800461e:	edd7 6a00 	vldr	s13, [r7]
 8004622:	ed97 7a01 	vldr	s14, [r7, #4]
 8004626:	edd7 7a02 	vldr	s15, [r7, #8]
 800462a:	eef0 1a45 	vmov.f32	s3, s10
 800462e:	eeb0 2a65 	vmov.f32	s4, s11
 8004632:	eef0 2a46 	vmov.f32	s5, s12
 8004636:	eeb0 0a66 	vmov.f32	s0, s13
 800463a:	eef0 0a47 	vmov.f32	s1, s14
 800463e:	eeb0 1a67 	vmov.f32	s2, s15
 8004642:	f7ff fdcd 	bl	80041e0 <vec3_sub>
 8004646:	eef0 6a40 	vmov.f32	s13, s0
 800464a:	eeb0 7a60 	vmov.f32	s14, s1
 800464e:	eef0 7a41 	vmov.f32	s15, s2
 8004652:	edc7 6a07 	vstr	s13, [r7, #28]
 8004656:	ed87 7a08 	vstr	s14, [r7, #32]
 800465a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800465e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004662:	ed97 7a08 	vldr	s14, [r7, #32]
 8004666:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800466a:	eeb0 0a66 	vmov.f32	s0, s13
 800466e:	eef0 0a47 	vmov.f32	s1, s14
 8004672:	eeb0 1a67 	vmov.f32	s2, s15
 8004676:	f7ff ff0f 	bl	8004498 <vec3_length>
 800467a:	eef0 7a40 	vmov.f32	s15, s0
}
 800467e:	eeb0 0a67 	vmov.f32	s0, s15
 8004682:	3728      	adds	r7, #40	@ 0x28
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <mat4_identity>:
}

// ============= Matrix4x4 =============

Matrix4x4 mat4_identity(void)
{
 8004688:	b5b0      	push	{r4, r5, r7, lr}
 800468a:	b092      	sub	sp, #72	@ 0x48
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
    Matrix4x4 m = {0};
 8004690:	f107 0308 	add.w	r3, r7, #8
 8004694:	2240      	movs	r2, #64	@ 0x40
 8004696:	2100      	movs	r1, #0
 8004698:	4618      	mov	r0, r3
 800469a:	f001 fa84 	bl	8005ba6 <memset>
    m.m[0][0] = 1.0f;
 800469e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046a2:	60bb      	str	r3, [r7, #8]
    m.m[1][1] = 1.0f;
 80046a4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046a8:	61fb      	str	r3, [r7, #28]
    m.m[2][2] = 1.0f;
 80046aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046ae:	633b      	str	r3, [r7, #48]	@ 0x30
    m.m[3][3] = 1.0f;
 80046b0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046b4:	647b      	str	r3, [r7, #68]	@ 0x44
    return m;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	461d      	mov	r5, r3
 80046ba:	f107 0408 	add.w	r4, r7, #8
 80046be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046ca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80046ce:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	3748      	adds	r7, #72	@ 0x48
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bdb0      	pop	{r4, r5, r7, pc}

080046da <mat4_multiply>:

Matrix4x4 mat4_multiply(Matrix4x4 a, Matrix4x4 b)
{
 80046da:	b084      	sub	sp, #16
 80046dc:	b5b0      	push	{r4, r5, r7, lr}
 80046de:	b094      	sub	sp, #80	@ 0x50
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 80046e8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    Matrix4x4 result = {0};
 80046ec:	f107 0308 	add.w	r3, r7, #8
 80046f0:	2240      	movs	r2, #64	@ 0x40
 80046f2:	2100      	movs	r1, #0
 80046f4:	4618      	mov	r0, r3
 80046f6:	f001 fa56 	bl	8005ba6 <memset>

    for (int i = 0; i < 4; i++) {
 80046fa:	2300      	movs	r3, #0
 80046fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046fe:	e05e      	b.n	80047be <mat4_multiply+0xe4>
        for (int j = 0; j < 4; j++) {
 8004700:	2300      	movs	r3, #0
 8004702:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004704:	e055      	b.n	80047b2 <mat4_multiply+0xd8>
            result.m[i][j] =
                a.m[i][0] * b.m[0][j] +
 8004706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	3360      	adds	r3, #96	@ 0x60
 800470c:	443b      	add	r3, r7
 800470e:	3304      	adds	r3, #4
 8004710:	ed93 7a00 	vldr	s14, [r3]
 8004714:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	3360      	adds	r3, #96	@ 0x60
 800471a:	443b      	add	r3, r7
 800471c:	3344      	adds	r3, #68	@ 0x44
 800471e:	edd3 7a00 	vldr	s15, [r3]
 8004722:	ee27 7a27 	vmul.f32	s14, s14, s15
                a.m[i][1] * b.m[1][j] +
 8004726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	3360      	adds	r3, #96	@ 0x60
 800472c:	443b      	add	r3, r7
 800472e:	3308      	adds	r3, #8
 8004730:	edd3 6a00 	vldr	s13, [r3]
 8004734:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004736:	3304      	adds	r3, #4
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	3360      	adds	r3, #96	@ 0x60
 800473c:	443b      	add	r3, r7
 800473e:	3344      	adds	r3, #68	@ 0x44
 8004740:	edd3 7a00 	vldr	s15, [r3]
 8004744:	ee66 7aa7 	vmul.f32	s15, s13, s15
                a.m[i][0] * b.m[0][j] +
 8004748:	ee37 7a27 	vadd.f32	s14, s14, s15
                a.m[i][2] * b.m[2][j] +
 800474c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	3360      	adds	r3, #96	@ 0x60
 8004752:	443b      	add	r3, r7
 8004754:	330c      	adds	r3, #12
 8004756:	edd3 6a00 	vldr	s13, [r3]
 800475a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800475c:	3308      	adds	r3, #8
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	3360      	adds	r3, #96	@ 0x60
 8004762:	443b      	add	r3, r7
 8004764:	3344      	adds	r3, #68	@ 0x44
 8004766:	edd3 7a00 	vldr	s15, [r3]
 800476a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                a.m[i][1] * b.m[1][j] +
 800476e:	ee37 7a27 	vadd.f32	s14, s14, s15
                a.m[i][3] * b.m[3][j];
 8004772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	3360      	adds	r3, #96	@ 0x60
 8004778:	443b      	add	r3, r7
 800477a:	3310      	adds	r3, #16
 800477c:	edd3 6a00 	vldr	s13, [r3]
 8004780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004782:	330c      	adds	r3, #12
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	3360      	adds	r3, #96	@ 0x60
 8004788:	443b      	add	r3, r7
 800478a:	3344      	adds	r3, #68	@ 0x44
 800478c:	edd3 7a00 	vldr	s15, [r3]
 8004790:	ee66 7aa7 	vmul.f32	s15, s13, s15
                a.m[i][2] * b.m[2][j] +
 8004794:	ee77 7a27 	vadd.f32	s15, s14, s15
            result.m[i][j] =
 8004798:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800479a:	009a      	lsls	r2, r3, #2
 800479c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800479e:	4413      	add	r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	3350      	adds	r3, #80	@ 0x50
 80047a4:	443b      	add	r3, r7
 80047a6:	3b48      	subs	r3, #72	@ 0x48
 80047a8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 4; j++) {
 80047ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047ae:	3301      	adds	r3, #1
 80047b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047b4:	2b03      	cmp	r3, #3
 80047b6:	dda6      	ble.n	8004706 <mat4_multiply+0x2c>
    for (int i = 0; i < 4; i++) {
 80047b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047ba:	3301      	adds	r3, #1
 80047bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047c0:	2b03      	cmp	r3, #3
 80047c2:	dd9d      	ble.n	8004700 <mat4_multiply+0x26>
        }
    }

    return result;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	461d      	mov	r5, r3
 80047c8:	f107 0408 	add.w	r4, r7, #8
 80047cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047d8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80047dc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	3750      	adds	r7, #80	@ 0x50
 80047e4:	46bd      	mov	sp, r7
 80047e6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80047ea:	b004      	add	sp, #16
 80047ec:	4770      	bx	lr
	...

080047f0 <mat4_perspective>:
    m.m[2][2] = z;
    return m;
}

Matrix4x4 mat4_perspective(float fov, float aspect, float near, float far)
{
 80047f0:	b5b0      	push	{r4, r5, r7, lr}
 80047f2:	b098      	sub	sp, #96	@ 0x60
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6178      	str	r0, [r7, #20]
 80047f8:	ed87 0a04 	vstr	s0, [r7, #16]
 80047fc:	edc7 0a03 	vstr	s1, [r7, #12]
 8004800:	ed87 1a02 	vstr	s2, [r7, #8]
 8004804:	edc7 1a01 	vstr	s3, [r7, #4]
    Matrix4x4 m = {0};
 8004808:	f107 031c 	add.w	r3, r7, #28
 800480c:	2240      	movs	r2, #64	@ 0x40
 800480e:	2100      	movs	r1, #0
 8004810:	4618      	mov	r0, r3
 8004812:	f001 f9c8 	bl	8005ba6 <memset>

    float tanHalfFov = tanf(fov / 2.0f);
 8004816:	edd7 7a04 	vldr	s15, [r7, #16]
 800481a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800481e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004822:	eeb0 0a47 	vmov.f32	s0, s14
 8004826:	f000 fa53 	bl	8004cd0 <tanf>
 800482a:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c

    m.m[0][0] = 1.0f / (aspect * tanHalfFov);
 800482e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004832:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8004836:	ee27 7a27 	vmul.f32	s14, s14, s15
 800483a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800483e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004842:	edc7 7a07 	vstr	s15, [r7, #28]
    m.m[1][1] = 1.0f / tanHalfFov;
 8004846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800484a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800484e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004852:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    m.m[2][2] = -(far + near) / (far - near);
 8004856:	ed97 7a01 	vldr	s14, [r7, #4]
 800485a:	edd7 7a02 	vldr	s15, [r7, #8]
 800485e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004862:	eef1 6a67 	vneg.f32	s13, s15
 8004866:	ed97 7a01 	vldr	s14, [r7, #4]
 800486a:	edd7 7a02 	vldr	s15, [r7, #8]
 800486e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004876:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m.m[2][3] = -1.0f;
 800487a:	4b14      	ldr	r3, [pc, #80]	@ (80048cc <mat4_perspective+0xdc>)
 800487c:	64bb      	str	r3, [r7, #72]	@ 0x48
    m.m[3][2] = -(2.0f * far * near) / (far - near);
 800487e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004882:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004886:	edd7 7a02 	vldr	s15, [r7, #8]
 800488a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800488e:	eef1 6a67 	vneg.f32	s13, s15
 8004892:	ed97 7a01 	vldr	s14, [r7, #4]
 8004896:	edd7 7a02 	vldr	s15, [r7, #8]
 800489a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800489e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048a2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    return m;
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	461d      	mov	r5, r3
 80048aa:	f107 041c 	add.w	r4, r7, #28
 80048ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80048be:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80048c2:	6978      	ldr	r0, [r7, #20]
 80048c4:	3760      	adds	r7, #96	@ 0x60
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bdb0      	pop	{r4, r5, r7, pc}
 80048ca:	bf00      	nop
 80048cc:	bf800000 	.word	0xbf800000

080048d0 <mat4_look_at>:

Matrix4x4 mat4_look_at(Vector3 eye, Vector3 target, Vector3 up)
{
 80048d0:	b5b0      	push	{r4, r5, r7, lr}
 80048d2:	b0aa      	sub	sp, #168	@ 0xa8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6278      	str	r0, [r7, #36]	@ 0x24
 80048d8:	eef0 4a41 	vmov.f32	s9, s2
 80048dc:	eeb0 5a61 	vmov.f32	s10, s3
 80048e0:	eef0 5a42 	vmov.f32	s11, s4
 80048e4:	eeb0 6a62 	vmov.f32	s12, s5
 80048e8:	eef0 6a43 	vmov.f32	s13, s6
 80048ec:	eeb0 7a63 	vmov.f32	s14, s7
 80048f0:	eef0 7a44 	vmov.f32	s15, s8
 80048f4:	ed87 0a06 	vstr	s0, [r7, #24]
 80048f8:	edc7 0a07 	vstr	s1, [r7, #28]
 80048fc:	edc7 4a08 	vstr	s9, [r7, #32]
 8004900:	ed87 5a03 	vstr	s10, [r7, #12]
 8004904:	edc7 5a04 	vstr	s11, [r7, #16]
 8004908:	ed87 6a05 	vstr	s12, [r7, #20]
 800490c:	edc7 6a00 	vstr	s13, [r7]
 8004910:	ed87 7a01 	vstr	s14, [r7, #4]
 8004914:	edc7 7a02 	vstr	s15, [r7, #8]
    Vector3 zaxis = vec3_normalize(vec3_sub(eye, target));
 8004918:	ed97 5a03 	vldr	s10, [r7, #12]
 800491c:	edd7 5a04 	vldr	s11, [r7, #16]
 8004920:	ed97 6a05 	vldr	s12, [r7, #20]
 8004924:	edd7 6a06 	vldr	s13, [r7, #24]
 8004928:	ed97 7a07 	vldr	s14, [r7, #28]
 800492c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004930:	eef0 1a45 	vmov.f32	s3, s10
 8004934:	eeb0 2a65 	vmov.f32	s4, s11
 8004938:	eef0 2a46 	vmov.f32	s5, s12
 800493c:	eeb0 0a66 	vmov.f32	s0, s13
 8004940:	eef0 0a47 	vmov.f32	s1, s14
 8004944:	eeb0 1a67 	vmov.f32	s2, s15
 8004948:	f7ff fc4a 	bl	80041e0 <vec3_sub>
 800494c:	eef0 6a40 	vmov.f32	s13, s0
 8004950:	eeb0 7a60 	vmov.f32	s14, s1
 8004954:	eef0 7a41 	vmov.f32	s15, s2
 8004958:	edc7 6a24 	vstr	s13, [r7, #144]	@ 0x90
 800495c:	ed87 7a25 	vstr	s14, [r7, #148]	@ 0x94
 8004960:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
 8004964:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8004968:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800496c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8004970:	eeb0 0a66 	vmov.f32	s0, s13
 8004974:	eef0 0a47 	vmov.f32	s1, s14
 8004978:	eeb0 1a67 	vmov.f32	s2, s15
 800497c:	f7ff fdb6 	bl	80044ec <vec3_normalize>
 8004980:	eef0 6a40 	vmov.f32	s13, s0
 8004984:	eeb0 7a60 	vmov.f32	s14, s1
 8004988:	eef0 7a41 	vmov.f32	s15, s2
 800498c:	edc7 6a21 	vstr	s13, [r7, #132]	@ 0x84
 8004990:	ed87 7a22 	vstr	s14, [r7, #136]	@ 0x88
 8004994:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    Vector3 xaxis = vec3_normalize(vec3_cross(up, zaxis));
 8004998:	ed97 5a21 	vldr	s10, [r7, #132]	@ 0x84
 800499c:	edd7 5a22 	vldr	s11, [r7, #136]	@ 0x88
 80049a0:	ed97 6a23 	vldr	s12, [r7, #140]	@ 0x8c
 80049a4:	edd7 6a00 	vldr	s13, [r7]
 80049a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80049ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80049b0:	eef0 1a45 	vmov.f32	s3, s10
 80049b4:	eeb0 2a65 	vmov.f32	s4, s11
 80049b8:	eef0 2a46 	vmov.f32	s5, s12
 80049bc:	eeb0 0a66 	vmov.f32	s0, s13
 80049c0:	eef0 0a47 	vmov.f32	s1, s14
 80049c4:	eeb0 1a67 	vmov.f32	s2, s15
 80049c8:	f7ff fcd4 	bl	8004374 <vec3_cross>
 80049cc:	eef0 6a40 	vmov.f32	s13, s0
 80049d0:	eeb0 7a60 	vmov.f32	s14, s1
 80049d4:	eef0 7a41 	vmov.f32	s15, s2
 80049d8:	edc7 6a27 	vstr	s13, [r7, #156]	@ 0x9c
 80049dc:	ed87 7a28 	vstr	s14, [r7, #160]	@ 0xa0
 80049e0:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
 80049e4:	edd7 6a27 	vldr	s13, [r7, #156]	@ 0x9c
 80049e8:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 80049ec:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80049f0:	eeb0 0a66 	vmov.f32	s0, s13
 80049f4:	eef0 0a47 	vmov.f32	s1, s14
 80049f8:	eeb0 1a67 	vmov.f32	s2, s15
 80049fc:	f7ff fd76 	bl	80044ec <vec3_normalize>
 8004a00:	eef0 6a40 	vmov.f32	s13, s0
 8004a04:	eeb0 7a60 	vmov.f32	s14, s1
 8004a08:	eef0 7a41 	vmov.f32	s15, s2
 8004a0c:	edc7 6a1e 	vstr	s13, [r7, #120]	@ 0x78
 8004a10:	ed87 7a1f 	vstr	s14, [r7, #124]	@ 0x7c
 8004a14:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    Vector3 yaxis = vec3_cross(zaxis, xaxis);
 8004a18:	ed97 5a1e 	vldr	s10, [r7, #120]	@ 0x78
 8004a1c:	edd7 5a1f 	vldr	s11, [r7, #124]	@ 0x7c
 8004a20:	ed97 6a20 	vldr	s12, [r7, #128]	@ 0x80
 8004a24:	edd7 6a21 	vldr	s13, [r7, #132]	@ 0x84
 8004a28:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004a2c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004a30:	eef0 1a45 	vmov.f32	s3, s10
 8004a34:	eeb0 2a65 	vmov.f32	s4, s11
 8004a38:	eef0 2a46 	vmov.f32	s5, s12
 8004a3c:	eeb0 0a66 	vmov.f32	s0, s13
 8004a40:	eef0 0a47 	vmov.f32	s1, s14
 8004a44:	eeb0 1a67 	vmov.f32	s2, s15
 8004a48:	f7ff fc94 	bl	8004374 <vec3_cross>
 8004a4c:	eef0 6a40 	vmov.f32	s13, s0
 8004a50:	eeb0 7a60 	vmov.f32	s14, s1
 8004a54:	eef0 7a41 	vmov.f32	s15, s2
 8004a58:	edc7 6a1b 	vstr	s13, [r7, #108]	@ 0x6c
 8004a5c:	ed87 7a1c 	vstr	s14, [r7, #112]	@ 0x70
 8004a60:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    Matrix4x4 m = mat4_identity();
 8004a64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7ff fe0d 	bl	8004688 <mat4_identity>

    m.m[0][0] = xaxis.x;
 8004a6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    m.m[1][0] = xaxis.y;
 8004a72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
    m.m[2][0] = xaxis.z;
 8004a76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    m.m[3][0] = -vec3_dot(xaxis, eye);
 8004a7c:	ed97 5a06 	vldr	s10, [r7, #24]
 8004a80:	edd7 5a07 	vldr	s11, [r7, #28]
 8004a84:	ed97 6a08 	vldr	s12, [r7, #32]
 8004a88:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8004a8c:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8004a90:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8004a94:	eef0 1a45 	vmov.f32	s3, s10
 8004a98:	eeb0 2a65 	vmov.f32	s4, s11
 8004a9c:	eef0 2a46 	vmov.f32	s5, s12
 8004aa0:	eeb0 0a66 	vmov.f32	s0, s13
 8004aa4:	eef0 0a47 	vmov.f32	s1, s14
 8004aa8:	eeb0 1a67 	vmov.f32	s2, s15
 8004aac:	f7ff fc2a 	bl	8004304 <vec3_dot>
 8004ab0:	eef0 7a40 	vmov.f32	s15, s0
 8004ab4:	eef1 7a67 	vneg.f32	s15, s15
 8004ab8:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

    m.m[0][1] = yaxis.x;
 8004abc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004abe:	633b      	str	r3, [r7, #48]	@ 0x30
    m.m[1][1] = yaxis.y;
 8004ac0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ac2:	643b      	str	r3, [r7, #64]	@ 0x40
    m.m[2][1] = yaxis.z;
 8004ac4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ac6:	653b      	str	r3, [r7, #80]	@ 0x50
    m.m[3][1] = -vec3_dot(yaxis, eye);
 8004ac8:	ed97 5a06 	vldr	s10, [r7, #24]
 8004acc:	edd7 5a07 	vldr	s11, [r7, #28]
 8004ad0:	ed97 6a08 	vldr	s12, [r7, #32]
 8004ad4:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8004ad8:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8004adc:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004ae0:	eef0 1a45 	vmov.f32	s3, s10
 8004ae4:	eeb0 2a65 	vmov.f32	s4, s11
 8004ae8:	eef0 2a46 	vmov.f32	s5, s12
 8004aec:	eeb0 0a66 	vmov.f32	s0, s13
 8004af0:	eef0 0a47 	vmov.f32	s1, s14
 8004af4:	eeb0 1a67 	vmov.f32	s2, s15
 8004af8:	f7ff fc04 	bl	8004304 <vec3_dot>
 8004afc:	eef0 7a40 	vmov.f32	s15, s0
 8004b00:	eef1 7a67 	vneg.f32	s15, s15
 8004b04:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

    m.m[0][2] = zaxis.x;
 8004b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b0c:	637b      	str	r3, [r7, #52]	@ 0x34
    m.m[1][2] = zaxis.y;
 8004b0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b12:	647b      	str	r3, [r7, #68]	@ 0x44
    m.m[2][2] = zaxis.z;
 8004b14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b18:	657b      	str	r3, [r7, #84]	@ 0x54
    m.m[3][2] = -vec3_dot(zaxis, eye);
 8004b1a:	ed97 5a06 	vldr	s10, [r7, #24]
 8004b1e:	edd7 5a07 	vldr	s11, [r7, #28]
 8004b22:	ed97 6a08 	vldr	s12, [r7, #32]
 8004b26:	edd7 6a21 	vldr	s13, [r7, #132]	@ 0x84
 8004b2a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8004b2e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8004b32:	eef0 1a45 	vmov.f32	s3, s10
 8004b36:	eeb0 2a65 	vmov.f32	s4, s11
 8004b3a:	eef0 2a46 	vmov.f32	s5, s12
 8004b3e:	eeb0 0a66 	vmov.f32	s0, s13
 8004b42:	eef0 0a47 	vmov.f32	s1, s14
 8004b46:	eeb0 1a67 	vmov.f32	s2, s15
 8004b4a:	f7ff fbdb 	bl	8004304 <vec3_dot>
 8004b4e:	eef0 7a40 	vmov.f32	s15, s0
 8004b52:	eef1 7a67 	vneg.f32	s15, s15
 8004b56:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

    return m;
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5c:	461d      	mov	r5, r3
 8004b5e:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8004b62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b6e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004b72:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8004b76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004b78:	37a8      	adds	r7, #168	@ 0xa8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004b80 <sqrtf>:
 8004b80:	b508      	push	{r3, lr}
 8004b82:	ed2d 8b02 	vpush	{d8}
 8004b86:	eeb0 8a40 	vmov.f32	s16, s0
 8004b8a:	f000 f8cd 	bl	8004d28 <__ieee754_sqrtf>
 8004b8e:	eeb4 8a48 	vcmp.f32	s16, s16
 8004b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b96:	d60c      	bvs.n	8004bb2 <sqrtf+0x32>
 8004b98:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8004bb8 <sqrtf+0x38>
 8004b9c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba4:	d505      	bpl.n	8004bb2 <sqrtf+0x32>
 8004ba6:	f001 f85f 	bl	8005c68 <__errno>
 8004baa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004bae:	2321      	movs	r3, #33	@ 0x21
 8004bb0:	6003      	str	r3, [r0, #0]
 8004bb2:	ecbd 8b02 	vpop	{d8}
 8004bb6:	bd08      	pop	{r3, pc}
 8004bb8:	00000000 	.word	0x00000000

08004bbc <cosf>:
 8004bbc:	ee10 3a10 	vmov	r3, s0
 8004bc0:	b507      	push	{r0, r1, r2, lr}
 8004bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c3c <cosf+0x80>)
 8004bc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d806      	bhi.n	8004bda <cosf+0x1e>
 8004bcc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8004c40 <cosf+0x84>
 8004bd0:	b003      	add	sp, #12
 8004bd2:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bd6:	f000 b8ab 	b.w	8004d30 <__kernel_cosf>
 8004bda:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004bde:	d304      	bcc.n	8004bea <cosf+0x2e>
 8004be0:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004be4:	b003      	add	sp, #12
 8004be6:	f85d fb04 	ldr.w	pc, [sp], #4
 8004bea:	4668      	mov	r0, sp
 8004bec:	f000 fa20 	bl	8005030 <__ieee754_rem_pio2f>
 8004bf0:	f000 0003 	and.w	r0, r0, #3
 8004bf4:	2801      	cmp	r0, #1
 8004bf6:	d009      	beq.n	8004c0c <cosf+0x50>
 8004bf8:	2802      	cmp	r0, #2
 8004bfa:	d010      	beq.n	8004c1e <cosf+0x62>
 8004bfc:	b9b0      	cbnz	r0, 8004c2c <cosf+0x70>
 8004bfe:	eddd 0a01 	vldr	s1, [sp, #4]
 8004c02:	ed9d 0a00 	vldr	s0, [sp]
 8004c06:	f000 f893 	bl	8004d30 <__kernel_cosf>
 8004c0a:	e7eb      	b.n	8004be4 <cosf+0x28>
 8004c0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004c10:	ed9d 0a00 	vldr	s0, [sp]
 8004c14:	f000 f8e4 	bl	8004de0 <__kernel_sinf>
 8004c18:	eeb1 0a40 	vneg.f32	s0, s0
 8004c1c:	e7e2      	b.n	8004be4 <cosf+0x28>
 8004c1e:	eddd 0a01 	vldr	s1, [sp, #4]
 8004c22:	ed9d 0a00 	vldr	s0, [sp]
 8004c26:	f000 f883 	bl	8004d30 <__kernel_cosf>
 8004c2a:	e7f5      	b.n	8004c18 <cosf+0x5c>
 8004c2c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004c30:	ed9d 0a00 	vldr	s0, [sp]
 8004c34:	2001      	movs	r0, #1
 8004c36:	f000 f8d3 	bl	8004de0 <__kernel_sinf>
 8004c3a:	e7d3      	b.n	8004be4 <cosf+0x28>
 8004c3c:	3f490fd8 	.word	0x3f490fd8
 8004c40:	00000000 	.word	0x00000000

08004c44 <sinf>:
 8004c44:	ee10 3a10 	vmov	r3, s0
 8004c48:	b507      	push	{r0, r1, r2, lr}
 8004c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc8 <sinf+0x84>)
 8004c4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d807      	bhi.n	8004c64 <sinf+0x20>
 8004c54:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8004ccc <sinf+0x88>
 8004c58:	2000      	movs	r0, #0
 8004c5a:	b003      	add	sp, #12
 8004c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c60:	f000 b8be 	b.w	8004de0 <__kernel_sinf>
 8004c64:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004c68:	d304      	bcc.n	8004c74 <sinf+0x30>
 8004c6a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004c6e:	b003      	add	sp, #12
 8004c70:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c74:	4668      	mov	r0, sp
 8004c76:	f000 f9db 	bl	8005030 <__ieee754_rem_pio2f>
 8004c7a:	f000 0003 	and.w	r0, r0, #3
 8004c7e:	2801      	cmp	r0, #1
 8004c80:	d00a      	beq.n	8004c98 <sinf+0x54>
 8004c82:	2802      	cmp	r0, #2
 8004c84:	d00f      	beq.n	8004ca6 <sinf+0x62>
 8004c86:	b9c0      	cbnz	r0, 8004cba <sinf+0x76>
 8004c88:	eddd 0a01 	vldr	s1, [sp, #4]
 8004c8c:	ed9d 0a00 	vldr	s0, [sp]
 8004c90:	2001      	movs	r0, #1
 8004c92:	f000 f8a5 	bl	8004de0 <__kernel_sinf>
 8004c96:	e7ea      	b.n	8004c6e <sinf+0x2a>
 8004c98:	eddd 0a01 	vldr	s1, [sp, #4]
 8004c9c:	ed9d 0a00 	vldr	s0, [sp]
 8004ca0:	f000 f846 	bl	8004d30 <__kernel_cosf>
 8004ca4:	e7e3      	b.n	8004c6e <sinf+0x2a>
 8004ca6:	eddd 0a01 	vldr	s1, [sp, #4]
 8004caa:	ed9d 0a00 	vldr	s0, [sp]
 8004cae:	2001      	movs	r0, #1
 8004cb0:	f000 f896 	bl	8004de0 <__kernel_sinf>
 8004cb4:	eeb1 0a40 	vneg.f32	s0, s0
 8004cb8:	e7d9      	b.n	8004c6e <sinf+0x2a>
 8004cba:	eddd 0a01 	vldr	s1, [sp, #4]
 8004cbe:	ed9d 0a00 	vldr	s0, [sp]
 8004cc2:	f000 f835 	bl	8004d30 <__kernel_cosf>
 8004cc6:	e7f5      	b.n	8004cb4 <sinf+0x70>
 8004cc8:	3f490fd8 	.word	0x3f490fd8
 8004ccc:	00000000 	.word	0x00000000

08004cd0 <tanf>:
 8004cd0:	ee10 3a10 	vmov	r3, s0
 8004cd4:	b507      	push	{r0, r1, r2, lr}
 8004cd6:	4a12      	ldr	r2, [pc, #72]	@ (8004d20 <tanf+0x50>)
 8004cd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d807      	bhi.n	8004cf0 <tanf+0x20>
 8004ce0:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8004d24 <tanf+0x54>
 8004ce4:	2001      	movs	r0, #1
 8004ce6:	b003      	add	sp, #12
 8004ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cec:	f000 b8c0 	b.w	8004e70 <__kernel_tanf>
 8004cf0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004cf4:	d304      	bcc.n	8004d00 <tanf+0x30>
 8004cf6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004cfa:	b003      	add	sp, #12
 8004cfc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d00:	4668      	mov	r0, sp
 8004d02:	f000 f995 	bl	8005030 <__ieee754_rem_pio2f>
 8004d06:	0040      	lsls	r0, r0, #1
 8004d08:	f000 0002 	and.w	r0, r0, #2
 8004d0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004d10:	ed9d 0a00 	vldr	s0, [sp]
 8004d14:	f1c0 0001 	rsb	r0, r0, #1
 8004d18:	f000 f8aa 	bl	8004e70 <__kernel_tanf>
 8004d1c:	e7ed      	b.n	8004cfa <tanf+0x2a>
 8004d1e:	bf00      	nop
 8004d20:	3f490fda 	.word	0x3f490fda
 8004d24:	00000000 	.word	0x00000000

08004d28 <__ieee754_sqrtf>:
 8004d28:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004d2c:	4770      	bx	lr
	...

08004d30 <__kernel_cosf>:
 8004d30:	ee10 3a10 	vmov	r3, s0
 8004d34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d38:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004d3c:	eef0 6a40 	vmov.f32	s13, s0
 8004d40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004d44:	d204      	bcs.n	8004d50 <__kernel_cosf+0x20>
 8004d46:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004d4a:	ee17 2a90 	vmov	r2, s15
 8004d4e:	b342      	cbz	r2, 8004da2 <__kernel_cosf+0x72>
 8004d50:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004d54:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8004dc0 <__kernel_cosf+0x90>
 8004d58:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004dc4 <__kernel_cosf+0x94>
 8004d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc8 <__kernel_cosf+0x98>)
 8004d5e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004d62:	4293      	cmp	r3, r2
 8004d64:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004dcc <__kernel_cosf+0x9c>
 8004d68:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004d6c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8004dd0 <__kernel_cosf+0xa0>
 8004d70:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004d74:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004dd4 <__kernel_cosf+0xa4>
 8004d78:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004d7c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8004dd8 <__kernel_cosf+0xa8>
 8004d80:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004d84:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8004d88:	ee26 6a07 	vmul.f32	s12, s12, s14
 8004d8c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004d90:	eee7 0a06 	vfma.f32	s1, s14, s12
 8004d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d98:	d804      	bhi.n	8004da4 <__kernel_cosf+0x74>
 8004d9a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004d9e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004da2:	4770      	bx	lr
 8004da4:	4a0d      	ldr	r2, [pc, #52]	@ (8004ddc <__kernel_cosf+0xac>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	bf9a      	itte	ls
 8004daa:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8004dae:	ee07 3a10 	vmovls	s14, r3
 8004db2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8004db6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004dba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004dbe:	e7ec      	b.n	8004d9a <__kernel_cosf+0x6a>
 8004dc0:	ad47d74e 	.word	0xad47d74e
 8004dc4:	310f74f6 	.word	0x310f74f6
 8004dc8:	3e999999 	.word	0x3e999999
 8004dcc:	b493f27c 	.word	0xb493f27c
 8004dd0:	37d00d01 	.word	0x37d00d01
 8004dd4:	bab60b61 	.word	0xbab60b61
 8004dd8:	3d2aaaab 	.word	0x3d2aaaab
 8004ddc:	3f480000 	.word	0x3f480000

08004de0 <__kernel_sinf>:
 8004de0:	ee10 3a10 	vmov	r3, s0
 8004de4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004de8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004dec:	d204      	bcs.n	8004df8 <__kernel_sinf+0x18>
 8004dee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004df2:	ee17 3a90 	vmov	r3, s15
 8004df6:	b35b      	cbz	r3, 8004e50 <__kernel_sinf+0x70>
 8004df8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004dfc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8004e54 <__kernel_sinf+0x74>
 8004e00:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8004e58 <__kernel_sinf+0x78>
 8004e04:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004e08:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8004e5c <__kernel_sinf+0x7c>
 8004e0c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004e10:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004e60 <__kernel_sinf+0x80>
 8004e14:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004e18:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8004e64 <__kernel_sinf+0x84>
 8004e1c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8004e20:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004e24:	b930      	cbnz	r0, 8004e34 <__kernel_sinf+0x54>
 8004e26:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8004e68 <__kernel_sinf+0x88>
 8004e2a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004e2e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8004e32:	4770      	bx	lr
 8004e34:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004e38:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004e3c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8004e40:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8004e44:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8004e6c <__kernel_sinf+0x8c>
 8004e48:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8004e4c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	2f2ec9d3 	.word	0x2f2ec9d3
 8004e58:	b2d72f34 	.word	0xb2d72f34
 8004e5c:	3638ef1b 	.word	0x3638ef1b
 8004e60:	b9500d01 	.word	0xb9500d01
 8004e64:	3c088889 	.word	0x3c088889
 8004e68:	be2aaaab 	.word	0xbe2aaaab
 8004e6c:	3e2aaaab 	.word	0x3e2aaaab

08004e70 <__kernel_tanf>:
 8004e70:	b508      	push	{r3, lr}
 8004e72:	ee10 3a10 	vmov	r3, s0
 8004e76:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004e7a:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8004e7e:	eef0 7a40 	vmov.f32	s15, s0
 8004e82:	d217      	bcs.n	8004eb4 <__kernel_tanf+0x44>
 8004e84:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8004e88:	ee17 1a10 	vmov	r1, s14
 8004e8c:	bb41      	cbnz	r1, 8004ee0 <__kernel_tanf+0x70>
 8004e8e:	1c43      	adds	r3, r0, #1
 8004e90:	4313      	orrs	r3, r2
 8004e92:	d108      	bne.n	8004ea6 <__kernel_tanf+0x36>
 8004e94:	f000 f9fc 	bl	8005290 <fabsf>
 8004e98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e9c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8004ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ea4:	bd08      	pop	{r3, pc}
 8004ea6:	2801      	cmp	r0, #1
 8004ea8:	d0fa      	beq.n	8004ea0 <__kernel_tanf+0x30>
 8004eaa:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004eae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8004eb2:	e7f5      	b.n	8004ea0 <__kernel_tanf+0x30>
 8004eb4:	494c      	ldr	r1, [pc, #304]	@ (8004fe8 <__kernel_tanf+0x178>)
 8004eb6:	428a      	cmp	r2, r1
 8004eb8:	d312      	bcc.n	8004ee0 <__kernel_tanf+0x70>
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8004fec <__kernel_tanf+0x17c>
 8004ec0:	bfb8      	it	lt
 8004ec2:	eef1 7a40 	vneglt.f32	s15, s0
 8004ec6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004eca:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8004ff0 <__kernel_tanf+0x180>
 8004ece:	bfb8      	it	lt
 8004ed0:	eef1 0a60 	vneglt.f32	s1, s1
 8004ed4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004ed8:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8004ff4 <__kernel_tanf+0x184>
 8004edc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ee0:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8004ee4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8004ff8 <__kernel_tanf+0x188>
 8004ee8:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8004ffc <__kernel_tanf+0x18c>
 8004eec:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8005000 <__kernel_tanf+0x190>
 8004ef0:	493d      	ldr	r1, [pc, #244]	@ (8004fe8 <__kernel_tanf+0x178>)
 8004ef2:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004ef6:	428a      	cmp	r2, r1
 8004ef8:	eea7 6a25 	vfma.f32	s12, s14, s11
 8004efc:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8005004 <__kernel_tanf+0x194>
 8004f00:	eee6 5a07 	vfma.f32	s11, s12, s14
 8004f04:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8005008 <__kernel_tanf+0x198>
 8004f08:	eea5 6a87 	vfma.f32	s12, s11, s14
 8004f0c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800500c <__kernel_tanf+0x19c>
 8004f10:	eee6 5a07 	vfma.f32	s11, s12, s14
 8004f14:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8005010 <__kernel_tanf+0x1a0>
 8004f18:	eea5 6a87 	vfma.f32	s12, s11, s14
 8004f1c:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005014 <__kernel_tanf+0x1a4>
 8004f20:	eee7 5a05 	vfma.f32	s11, s14, s10
 8004f24:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8005018 <__kernel_tanf+0x1a8>
 8004f28:	eea5 5a87 	vfma.f32	s10, s11, s14
 8004f2c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800501c <__kernel_tanf+0x1ac>
 8004f30:	eee5 5a07 	vfma.f32	s11, s10, s14
 8004f34:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8005020 <__kernel_tanf+0x1b0>
 8004f38:	eea5 5a87 	vfma.f32	s10, s11, s14
 8004f3c:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8005024 <__kernel_tanf+0x1b4>
 8004f40:	eee5 5a07 	vfma.f32	s11, s10, s14
 8004f44:	eeb0 7a46 	vmov.f32	s14, s12
 8004f48:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8004f4c:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8004f50:	eeb0 6a60 	vmov.f32	s12, s1
 8004f54:	eea7 6a05 	vfma.f32	s12, s14, s10
 8004f58:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8005028 <__kernel_tanf+0x1b8>
 8004f5c:	eee6 0a26 	vfma.f32	s1, s12, s13
 8004f60:	eee5 0a07 	vfma.f32	s1, s10, s14
 8004f64:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8004f68:	d31d      	bcc.n	8004fa6 <__kernel_tanf+0x136>
 8004f6a:	ee07 0a10 	vmov	s14, r0
 8004f6e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004f72:	ee26 5a06 	vmul.f32	s10, s12, s12
 8004f76:	ee36 6a07 	vadd.f32	s12, s12, s14
 8004f7a:	179b      	asrs	r3, r3, #30
 8004f7c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	f1c3 0301 	rsb	r3, r3, #1
 8004f88:	ee06 3a90 	vmov	s13, r3
 8004f8c:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8004f90:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004f94:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004f98:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8004f9c:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8004fa0:	ee66 7a87 	vmul.f32	s15, s13, s14
 8004fa4:	e77c      	b.n	8004ea0 <__kernel_tanf+0x30>
 8004fa6:	2801      	cmp	r0, #1
 8004fa8:	d01b      	beq.n	8004fe2 <__kernel_tanf+0x172>
 8004faa:	4b20      	ldr	r3, [pc, #128]	@ (800502c <__kernel_tanf+0x1bc>)
 8004fac:	ee16 2a10 	vmov	r2, s12
 8004fb0:	401a      	ands	r2, r3
 8004fb2:	ee05 2a90 	vmov	s11, r2
 8004fb6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8004fba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004fbe:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8004fc2:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8004fc6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8004fca:	ee16 2a90 	vmov	r2, s13
 8004fce:	4013      	ands	r3, r2
 8004fd0:	ee07 3a90 	vmov	s15, r3
 8004fd4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8004fd8:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8004fdc:	eee7 7a26 	vfma.f32	s15, s14, s13
 8004fe0:	e75e      	b.n	8004ea0 <__kernel_tanf+0x30>
 8004fe2:	eef0 7a46 	vmov.f32	s15, s12
 8004fe6:	e75b      	b.n	8004ea0 <__kernel_tanf+0x30>
 8004fe8:	3f2ca140 	.word	0x3f2ca140
 8004fec:	3f490fda 	.word	0x3f490fda
 8004ff0:	33222168 	.word	0x33222168
 8004ff4:	00000000 	.word	0x00000000
 8004ff8:	b79bae5f 	.word	0xb79bae5f
 8004ffc:	38a3f445 	.word	0x38a3f445
 8005000:	37d95384 	.word	0x37d95384
 8005004:	3a1a26c8 	.word	0x3a1a26c8
 8005008:	3b6b6916 	.word	0x3b6b6916
 800500c:	3cb327a4 	.word	0x3cb327a4
 8005010:	3e088889 	.word	0x3e088889
 8005014:	3895c07a 	.word	0x3895c07a
 8005018:	398137b9 	.word	0x398137b9
 800501c:	3abede48 	.word	0x3abede48
 8005020:	3c11371f 	.word	0x3c11371f
 8005024:	3d5d0dd1 	.word	0x3d5d0dd1
 8005028:	3eaaaaab 	.word	0x3eaaaaab
 800502c:	fffff000 	.word	0xfffff000

08005030 <__ieee754_rem_pio2f>:
 8005030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005032:	ee10 6a10 	vmov	r6, s0
 8005036:	4b88      	ldr	r3, [pc, #544]	@ (8005258 <__ieee754_rem_pio2f+0x228>)
 8005038:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800503c:	429d      	cmp	r5, r3
 800503e:	b087      	sub	sp, #28
 8005040:	4604      	mov	r4, r0
 8005042:	d805      	bhi.n	8005050 <__ieee754_rem_pio2f+0x20>
 8005044:	2300      	movs	r3, #0
 8005046:	ed80 0a00 	vstr	s0, [r0]
 800504a:	6043      	str	r3, [r0, #4]
 800504c:	2000      	movs	r0, #0
 800504e:	e022      	b.n	8005096 <__ieee754_rem_pio2f+0x66>
 8005050:	4b82      	ldr	r3, [pc, #520]	@ (800525c <__ieee754_rem_pio2f+0x22c>)
 8005052:	429d      	cmp	r5, r3
 8005054:	d83a      	bhi.n	80050cc <__ieee754_rem_pio2f+0x9c>
 8005056:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800505a:	2e00      	cmp	r6, #0
 800505c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8005260 <__ieee754_rem_pio2f+0x230>
 8005060:	4a80      	ldr	r2, [pc, #512]	@ (8005264 <__ieee754_rem_pio2f+0x234>)
 8005062:	f023 030f 	bic.w	r3, r3, #15
 8005066:	dd18      	ble.n	800509a <__ieee754_rem_pio2f+0x6a>
 8005068:	4293      	cmp	r3, r2
 800506a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800506e:	bf09      	itett	eq
 8005070:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005268 <__ieee754_rem_pio2f+0x238>
 8005074:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800526c <__ieee754_rem_pio2f+0x23c>
 8005078:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8005270 <__ieee754_rem_pio2f+0x240>
 800507c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005080:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005084:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005088:	ed80 7a00 	vstr	s14, [r0]
 800508c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005090:	edc0 7a01 	vstr	s15, [r0, #4]
 8005094:	2001      	movs	r0, #1
 8005096:	b007      	add	sp, #28
 8005098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800509a:	4293      	cmp	r3, r2
 800509c:	ee70 7a07 	vadd.f32	s15, s0, s14
 80050a0:	bf09      	itett	eq
 80050a2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005268 <__ieee754_rem_pio2f+0x238>
 80050a6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800526c <__ieee754_rem_pio2f+0x23c>
 80050aa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8005270 <__ieee754_rem_pio2f+0x240>
 80050ae:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80050b2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80050b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80050ba:	ed80 7a00 	vstr	s14, [r0]
 80050be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050c2:	edc0 7a01 	vstr	s15, [r0, #4]
 80050c6:	f04f 30ff 	mov.w	r0, #4294967295
 80050ca:	e7e4      	b.n	8005096 <__ieee754_rem_pio2f+0x66>
 80050cc:	4b69      	ldr	r3, [pc, #420]	@ (8005274 <__ieee754_rem_pio2f+0x244>)
 80050ce:	429d      	cmp	r5, r3
 80050d0:	d873      	bhi.n	80051ba <__ieee754_rem_pio2f+0x18a>
 80050d2:	f000 f8dd 	bl	8005290 <fabsf>
 80050d6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005278 <__ieee754_rem_pio2f+0x248>
 80050da:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80050de:	eee0 7a07 	vfma.f32	s15, s0, s14
 80050e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80050ea:	ee17 0a90 	vmov	r0, s15
 80050ee:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005260 <__ieee754_rem_pio2f+0x230>
 80050f2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80050f6:	281f      	cmp	r0, #31
 80050f8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800526c <__ieee754_rem_pio2f+0x23c>
 80050fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005100:	eeb1 6a47 	vneg.f32	s12, s14
 8005104:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005108:	ee16 1a90 	vmov	r1, s13
 800510c:	dc09      	bgt.n	8005122 <__ieee754_rem_pio2f+0xf2>
 800510e:	4a5b      	ldr	r2, [pc, #364]	@ (800527c <__ieee754_rem_pio2f+0x24c>)
 8005110:	1e47      	subs	r7, r0, #1
 8005112:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005116:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800511a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800511e:	4293      	cmp	r3, r2
 8005120:	d107      	bne.n	8005132 <__ieee754_rem_pio2f+0x102>
 8005122:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005126:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800512a:	2a08      	cmp	r2, #8
 800512c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005130:	dc14      	bgt.n	800515c <__ieee754_rem_pio2f+0x12c>
 8005132:	6021      	str	r1, [r4, #0]
 8005134:	ed94 7a00 	vldr	s14, [r4]
 8005138:	ee30 0a47 	vsub.f32	s0, s0, s14
 800513c:	2e00      	cmp	r6, #0
 800513e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005142:	ed84 0a01 	vstr	s0, [r4, #4]
 8005146:	daa6      	bge.n	8005096 <__ieee754_rem_pio2f+0x66>
 8005148:	eeb1 7a47 	vneg.f32	s14, s14
 800514c:	eeb1 0a40 	vneg.f32	s0, s0
 8005150:	ed84 7a00 	vstr	s14, [r4]
 8005154:	ed84 0a01 	vstr	s0, [r4, #4]
 8005158:	4240      	negs	r0, r0
 800515a:	e79c      	b.n	8005096 <__ieee754_rem_pio2f+0x66>
 800515c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005268 <__ieee754_rem_pio2f+0x238>
 8005160:	eef0 6a40 	vmov.f32	s13, s0
 8005164:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005168:	ee70 7a66 	vsub.f32	s15, s0, s13
 800516c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005170:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005270 <__ieee754_rem_pio2f+0x240>
 8005174:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005178:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800517c:	ee15 2a90 	vmov	r2, s11
 8005180:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005184:	1a5b      	subs	r3, r3, r1
 8005186:	2b19      	cmp	r3, #25
 8005188:	dc04      	bgt.n	8005194 <__ieee754_rem_pio2f+0x164>
 800518a:	edc4 5a00 	vstr	s11, [r4]
 800518e:	eeb0 0a66 	vmov.f32	s0, s13
 8005192:	e7cf      	b.n	8005134 <__ieee754_rem_pio2f+0x104>
 8005194:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8005280 <__ieee754_rem_pio2f+0x250>
 8005198:	eeb0 0a66 	vmov.f32	s0, s13
 800519c:	eea6 0a25 	vfma.f32	s0, s12, s11
 80051a0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80051a4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005284 <__ieee754_rem_pio2f+0x254>
 80051a8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80051ac:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80051b0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80051b4:	ed84 7a00 	vstr	s14, [r4]
 80051b8:	e7bc      	b.n	8005134 <__ieee754_rem_pio2f+0x104>
 80051ba:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80051be:	d306      	bcc.n	80051ce <__ieee754_rem_pio2f+0x19e>
 80051c0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80051c4:	edc0 7a01 	vstr	s15, [r0, #4]
 80051c8:	edc0 7a00 	vstr	s15, [r0]
 80051cc:	e73e      	b.n	800504c <__ieee754_rem_pio2f+0x1c>
 80051ce:	15ea      	asrs	r2, r5, #23
 80051d0:	3a86      	subs	r2, #134	@ 0x86
 80051d2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80051d6:	ee07 3a90 	vmov	s15, r3
 80051da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80051de:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8005288 <__ieee754_rem_pio2f+0x258>
 80051e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80051e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051ea:	ed8d 7a03 	vstr	s14, [sp, #12]
 80051ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051f2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80051f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80051fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051fe:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005202:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005206:	eef5 7a40 	vcmp.f32	s15, #0.0
 800520a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520e:	edcd 7a05 	vstr	s15, [sp, #20]
 8005212:	d11e      	bne.n	8005252 <__ieee754_rem_pio2f+0x222>
 8005214:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800521c:	bf0c      	ite	eq
 800521e:	2301      	moveq	r3, #1
 8005220:	2302      	movne	r3, #2
 8005222:	491a      	ldr	r1, [pc, #104]	@ (800528c <__ieee754_rem_pio2f+0x25c>)
 8005224:	9101      	str	r1, [sp, #4]
 8005226:	2102      	movs	r1, #2
 8005228:	9100      	str	r1, [sp, #0]
 800522a:	a803      	add	r0, sp, #12
 800522c:	4621      	mov	r1, r4
 800522e:	f000 f837 	bl	80052a0 <__kernel_rem_pio2f>
 8005232:	2e00      	cmp	r6, #0
 8005234:	f6bf af2f 	bge.w	8005096 <__ieee754_rem_pio2f+0x66>
 8005238:	edd4 7a00 	vldr	s15, [r4]
 800523c:	eef1 7a67 	vneg.f32	s15, s15
 8005240:	edc4 7a00 	vstr	s15, [r4]
 8005244:	edd4 7a01 	vldr	s15, [r4, #4]
 8005248:	eef1 7a67 	vneg.f32	s15, s15
 800524c:	edc4 7a01 	vstr	s15, [r4, #4]
 8005250:	e782      	b.n	8005158 <__ieee754_rem_pio2f+0x128>
 8005252:	2303      	movs	r3, #3
 8005254:	e7e5      	b.n	8005222 <__ieee754_rem_pio2f+0x1f2>
 8005256:	bf00      	nop
 8005258:	3f490fd8 	.word	0x3f490fd8
 800525c:	4016cbe3 	.word	0x4016cbe3
 8005260:	3fc90f80 	.word	0x3fc90f80
 8005264:	3fc90fd0 	.word	0x3fc90fd0
 8005268:	37354400 	.word	0x37354400
 800526c:	37354443 	.word	0x37354443
 8005270:	2e85a308 	.word	0x2e85a308
 8005274:	43490f80 	.word	0x43490f80
 8005278:	3f22f984 	.word	0x3f22f984
 800527c:	08006984 	.word	0x08006984
 8005280:	2e85a300 	.word	0x2e85a300
 8005284:	248d3132 	.word	0x248d3132
 8005288:	43800000 	.word	0x43800000
 800528c:	08006a04 	.word	0x08006a04

08005290 <fabsf>:
 8005290:	ee10 3a10 	vmov	r3, s0
 8005294:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005298:	ee00 3a10 	vmov	s0, r3
 800529c:	4770      	bx	lr
	...

080052a0 <__kernel_rem_pio2f>:
 80052a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a4:	ed2d 8b04 	vpush	{d8-d9}
 80052a8:	b0d9      	sub	sp, #356	@ 0x164
 80052aa:	4690      	mov	r8, r2
 80052ac:	9001      	str	r0, [sp, #4]
 80052ae:	4ab6      	ldr	r2, [pc, #728]	@ (8005588 <__kernel_rem_pio2f+0x2e8>)
 80052b0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80052b2:	f118 0f04 	cmn.w	r8, #4
 80052b6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80052ba:	460f      	mov	r7, r1
 80052bc:	f103 3bff 	add.w	fp, r3, #4294967295
 80052c0:	db26      	blt.n	8005310 <__kernel_rem_pio2f+0x70>
 80052c2:	f1b8 0203 	subs.w	r2, r8, #3
 80052c6:	bf48      	it	mi
 80052c8:	f108 0204 	addmi.w	r2, r8, #4
 80052cc:	10d2      	asrs	r2, r2, #3
 80052ce:	1c55      	adds	r5, r2, #1
 80052d0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80052d2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 80052d6:	00e8      	lsls	r0, r5, #3
 80052d8:	eba2 060b 	sub.w	r6, r2, fp
 80052dc:	9002      	str	r0, [sp, #8]
 80052de:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80052e2:	eb0a 0c0b 	add.w	ip, sl, fp
 80052e6:	ac1c      	add	r4, sp, #112	@ 0x70
 80052e8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80052ec:	2000      	movs	r0, #0
 80052ee:	4560      	cmp	r0, ip
 80052f0:	dd10      	ble.n	8005314 <__kernel_rem_pio2f+0x74>
 80052f2:	a91c      	add	r1, sp, #112	@ 0x70
 80052f4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80052f8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80052fc:	2600      	movs	r6, #0
 80052fe:	4556      	cmp	r6, sl
 8005300:	dc24      	bgt.n	800534c <__kernel_rem_pio2f+0xac>
 8005302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005306:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 800530a:	4684      	mov	ip, r0
 800530c:	2400      	movs	r4, #0
 800530e:	e016      	b.n	800533e <__kernel_rem_pio2f+0x9e>
 8005310:	2200      	movs	r2, #0
 8005312:	e7dc      	b.n	80052ce <__kernel_rem_pio2f+0x2e>
 8005314:	42c6      	cmn	r6, r0
 8005316:	bf5d      	ittte	pl
 8005318:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800531c:	ee07 1a90 	vmovpl	s15, r1
 8005320:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8005324:	eef0 7a47 	vmovmi.f32	s15, s14
 8005328:	ece4 7a01 	vstmia	r4!, {s15}
 800532c:	3001      	adds	r0, #1
 800532e:	e7de      	b.n	80052ee <__kernel_rem_pio2f+0x4e>
 8005330:	ecfe 6a01 	vldmia	lr!, {s13}
 8005334:	ed3c 7a01 	vldmdb	ip!, {s14}
 8005338:	eee6 7a87 	vfma.f32	s15, s13, s14
 800533c:	3401      	adds	r4, #1
 800533e:	455c      	cmp	r4, fp
 8005340:	ddf6      	ble.n	8005330 <__kernel_rem_pio2f+0x90>
 8005342:	ece9 7a01 	vstmia	r9!, {s15}
 8005346:	3601      	adds	r6, #1
 8005348:	3004      	adds	r0, #4
 800534a:	e7d8      	b.n	80052fe <__kernel_rem_pio2f+0x5e>
 800534c:	a908      	add	r1, sp, #32
 800534e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005352:	9104      	str	r1, [sp, #16]
 8005354:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005356:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8005594 <__kernel_rem_pio2f+0x2f4>
 800535a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8005590 <__kernel_rem_pio2f+0x2f0>
 800535e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8005362:	9203      	str	r2, [sp, #12]
 8005364:	4654      	mov	r4, sl
 8005366:	00a2      	lsls	r2, r4, #2
 8005368:	9205      	str	r2, [sp, #20]
 800536a:	aa58      	add	r2, sp, #352	@ 0x160
 800536c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8005370:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8005374:	a944      	add	r1, sp, #272	@ 0x110
 8005376:	aa08      	add	r2, sp, #32
 8005378:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800537c:	4694      	mov	ip, r2
 800537e:	4626      	mov	r6, r4
 8005380:	2e00      	cmp	r6, #0
 8005382:	dc4c      	bgt.n	800541e <__kernel_rem_pio2f+0x17e>
 8005384:	4628      	mov	r0, r5
 8005386:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800538a:	f000 f9f1 	bl	8005770 <scalbnf>
 800538e:	eeb0 8a40 	vmov.f32	s16, s0
 8005392:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005396:	ee28 0a00 	vmul.f32	s0, s16, s0
 800539a:	f000 fa4f 	bl	800583c <floorf>
 800539e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80053a2:	eea0 8a67 	vfms.f32	s16, s0, s15
 80053a6:	2d00      	cmp	r5, #0
 80053a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80053ac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80053b0:	ee17 9a90 	vmov	r9, s15
 80053b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053b8:	ee38 8a67 	vsub.f32	s16, s16, s15
 80053bc:	dd41      	ble.n	8005442 <__kernel_rem_pio2f+0x1a2>
 80053be:	f104 3cff 	add.w	ip, r4, #4294967295
 80053c2:	a908      	add	r1, sp, #32
 80053c4:	f1c5 0e08 	rsb	lr, r5, #8
 80053c8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80053cc:	fa46 f00e 	asr.w	r0, r6, lr
 80053d0:	4481      	add	r9, r0
 80053d2:	fa00 f00e 	lsl.w	r0, r0, lr
 80053d6:	1a36      	subs	r6, r6, r0
 80053d8:	f1c5 0007 	rsb	r0, r5, #7
 80053dc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80053e0:	4106      	asrs	r6, r0
 80053e2:	2e00      	cmp	r6, #0
 80053e4:	dd3c      	ble.n	8005460 <__kernel_rem_pio2f+0x1c0>
 80053e6:	f04f 0e00 	mov.w	lr, #0
 80053ea:	f109 0901 	add.w	r9, r9, #1
 80053ee:	4670      	mov	r0, lr
 80053f0:	4574      	cmp	r4, lr
 80053f2:	dc68      	bgt.n	80054c6 <__kernel_rem_pio2f+0x226>
 80053f4:	2d00      	cmp	r5, #0
 80053f6:	dd03      	ble.n	8005400 <__kernel_rem_pio2f+0x160>
 80053f8:	2d01      	cmp	r5, #1
 80053fa:	d074      	beq.n	80054e6 <__kernel_rem_pio2f+0x246>
 80053fc:	2d02      	cmp	r5, #2
 80053fe:	d07d      	beq.n	80054fc <__kernel_rem_pio2f+0x25c>
 8005400:	2e02      	cmp	r6, #2
 8005402:	d12d      	bne.n	8005460 <__kernel_rem_pio2f+0x1c0>
 8005404:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005408:	ee30 8a48 	vsub.f32	s16, s0, s16
 800540c:	b340      	cbz	r0, 8005460 <__kernel_rem_pio2f+0x1c0>
 800540e:	4628      	mov	r0, r5
 8005410:	9306      	str	r3, [sp, #24]
 8005412:	f000 f9ad 	bl	8005770 <scalbnf>
 8005416:	9b06      	ldr	r3, [sp, #24]
 8005418:	ee38 8a40 	vsub.f32	s16, s16, s0
 800541c:	e020      	b.n	8005460 <__kernel_rem_pio2f+0x1c0>
 800541e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8005422:	3e01      	subs	r6, #1
 8005424:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800542c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8005430:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005434:	ecac 0a01 	vstmia	ip!, {s0}
 8005438:	ed30 0a01 	vldmdb	r0!, {s0}
 800543c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005440:	e79e      	b.n	8005380 <__kernel_rem_pio2f+0xe0>
 8005442:	d105      	bne.n	8005450 <__kernel_rem_pio2f+0x1b0>
 8005444:	1e60      	subs	r0, r4, #1
 8005446:	a908      	add	r1, sp, #32
 8005448:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800544c:	11f6      	asrs	r6, r6, #7
 800544e:	e7c8      	b.n	80053e2 <__kernel_rem_pio2f+0x142>
 8005450:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005454:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8005458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800545c:	da31      	bge.n	80054c2 <__kernel_rem_pio2f+0x222>
 800545e:	2600      	movs	r6, #0
 8005460:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005468:	f040 8098 	bne.w	800559c <__kernel_rem_pio2f+0x2fc>
 800546c:	1e60      	subs	r0, r4, #1
 800546e:	2200      	movs	r2, #0
 8005470:	4550      	cmp	r0, sl
 8005472:	da4b      	bge.n	800550c <__kernel_rem_pio2f+0x26c>
 8005474:	2a00      	cmp	r2, #0
 8005476:	d065      	beq.n	8005544 <__kernel_rem_pio2f+0x2a4>
 8005478:	3c01      	subs	r4, #1
 800547a:	ab08      	add	r3, sp, #32
 800547c:	3d08      	subs	r5, #8
 800547e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d0f8      	beq.n	8005478 <__kernel_rem_pio2f+0x1d8>
 8005486:	4628      	mov	r0, r5
 8005488:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800548c:	f000 f970 	bl	8005770 <scalbnf>
 8005490:	1c63      	adds	r3, r4, #1
 8005492:	aa44      	add	r2, sp, #272	@ 0x110
 8005494:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005594 <__kernel_rem_pio2f+0x2f4>
 8005498:	0099      	lsls	r1, r3, #2
 800549a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800549e:	4623      	mov	r3, r4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f280 80a9 	bge.w	80055f8 <__kernel_rem_pio2f+0x358>
 80054a6:	4623      	mov	r3, r4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f2c0 80c7 	blt.w	800563c <__kernel_rem_pio2f+0x39c>
 80054ae:	aa44      	add	r2, sp, #272	@ 0x110
 80054b0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80054b4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800558c <__kernel_rem_pio2f+0x2ec>
 80054b8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 80054bc:	2000      	movs	r0, #0
 80054be:	1ae2      	subs	r2, r4, r3
 80054c0:	e0b1      	b.n	8005626 <__kernel_rem_pio2f+0x386>
 80054c2:	2602      	movs	r6, #2
 80054c4:	e78f      	b.n	80053e6 <__kernel_rem_pio2f+0x146>
 80054c6:	f852 1b04 	ldr.w	r1, [r2], #4
 80054ca:	b948      	cbnz	r0, 80054e0 <__kernel_rem_pio2f+0x240>
 80054cc:	b121      	cbz	r1, 80054d8 <__kernel_rem_pio2f+0x238>
 80054ce:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80054d2:	f842 1c04 	str.w	r1, [r2, #-4]
 80054d6:	2101      	movs	r1, #1
 80054d8:	f10e 0e01 	add.w	lr, lr, #1
 80054dc:	4608      	mov	r0, r1
 80054de:	e787      	b.n	80053f0 <__kernel_rem_pio2f+0x150>
 80054e0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80054e4:	e7f5      	b.n	80054d2 <__kernel_rem_pio2f+0x232>
 80054e6:	f104 3cff 	add.w	ip, r4, #4294967295
 80054ea:	aa08      	add	r2, sp, #32
 80054ec:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80054f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80054f4:	a908      	add	r1, sp, #32
 80054f6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80054fa:	e781      	b.n	8005400 <__kernel_rem_pio2f+0x160>
 80054fc:	f104 3cff 	add.w	ip, r4, #4294967295
 8005500:	aa08      	add	r2, sp, #32
 8005502:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005506:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800550a:	e7f3      	b.n	80054f4 <__kernel_rem_pio2f+0x254>
 800550c:	a908      	add	r1, sp, #32
 800550e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005512:	3801      	subs	r0, #1
 8005514:	430a      	orrs	r2, r1
 8005516:	e7ab      	b.n	8005470 <__kernel_rem_pio2f+0x1d0>
 8005518:	3201      	adds	r2, #1
 800551a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800551e:	2e00      	cmp	r6, #0
 8005520:	d0fa      	beq.n	8005518 <__kernel_rem_pio2f+0x278>
 8005522:	9905      	ldr	r1, [sp, #20]
 8005524:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8005528:	eb0d 0001 	add.w	r0, sp, r1
 800552c:	18e6      	adds	r6, r4, r3
 800552e:	a91c      	add	r1, sp, #112	@ 0x70
 8005530:	f104 0c01 	add.w	ip, r4, #1
 8005534:	384c      	subs	r0, #76	@ 0x4c
 8005536:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800553a:	4422      	add	r2, r4
 800553c:	4562      	cmp	r2, ip
 800553e:	da04      	bge.n	800554a <__kernel_rem_pio2f+0x2aa>
 8005540:	4614      	mov	r4, r2
 8005542:	e710      	b.n	8005366 <__kernel_rem_pio2f+0xc6>
 8005544:	9804      	ldr	r0, [sp, #16]
 8005546:	2201      	movs	r2, #1
 8005548:	e7e7      	b.n	800551a <__kernel_rem_pio2f+0x27a>
 800554a:	9903      	ldr	r1, [sp, #12]
 800554c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005550:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8005554:	9105      	str	r1, [sp, #20]
 8005556:	ee07 1a90 	vmov	s15, r1
 800555a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800555e:	2400      	movs	r4, #0
 8005560:	ece6 7a01 	vstmia	r6!, {s15}
 8005564:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 8005568:	46b1      	mov	r9, r6
 800556a:	455c      	cmp	r4, fp
 800556c:	dd04      	ble.n	8005578 <__kernel_rem_pio2f+0x2d8>
 800556e:	ece0 7a01 	vstmia	r0!, {s15}
 8005572:	f10c 0c01 	add.w	ip, ip, #1
 8005576:	e7e1      	b.n	800553c <__kernel_rem_pio2f+0x29c>
 8005578:	ecfe 6a01 	vldmia	lr!, {s13}
 800557c:	ed39 7a01 	vldmdb	r9!, {s14}
 8005580:	3401      	adds	r4, #1
 8005582:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005586:	e7f0      	b.n	800556a <__kernel_rem_pio2f+0x2ca>
 8005588:	08006d48 	.word	0x08006d48
 800558c:	08006d1c 	.word	0x08006d1c
 8005590:	43800000 	.word	0x43800000
 8005594:	3b800000 	.word	0x3b800000
 8005598:	00000000 	.word	0x00000000
 800559c:	9b02      	ldr	r3, [sp, #8]
 800559e:	eeb0 0a48 	vmov.f32	s0, s16
 80055a2:	eba3 0008 	sub.w	r0, r3, r8
 80055a6:	f000 f8e3 	bl	8005770 <scalbnf>
 80055aa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8005590 <__kernel_rem_pio2f+0x2f0>
 80055ae:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80055b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055b6:	db19      	blt.n	80055ec <__kernel_rem_pio2f+0x34c>
 80055b8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8005594 <__kernel_rem_pio2f+0x2f4>
 80055bc:	ee60 7a27 	vmul.f32	s15, s0, s15
 80055c0:	aa08      	add	r2, sp, #32
 80055c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055c6:	3508      	adds	r5, #8
 80055c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055cc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80055d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055d4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80055d8:	ee10 3a10 	vmov	r3, s0
 80055dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80055e0:	ee17 3a90 	vmov	r3, s15
 80055e4:	3401      	adds	r4, #1
 80055e6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80055ea:	e74c      	b.n	8005486 <__kernel_rem_pio2f+0x1e6>
 80055ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80055f0:	aa08      	add	r2, sp, #32
 80055f2:	ee10 3a10 	vmov	r3, s0
 80055f6:	e7f6      	b.n	80055e6 <__kernel_rem_pio2f+0x346>
 80055f8:	a808      	add	r0, sp, #32
 80055fa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80055fe:	9001      	str	r0, [sp, #4]
 8005600:	ee07 0a90 	vmov	s15, r0
 8005604:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005608:	3b01      	subs	r3, #1
 800560a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800560e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005612:	ed62 7a01 	vstmdb	r2!, {s15}
 8005616:	e743      	b.n	80054a0 <__kernel_rem_pio2f+0x200>
 8005618:	ecfc 6a01 	vldmia	ip!, {s13}
 800561c:	ecb5 7a01 	vldmia	r5!, {s14}
 8005620:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005624:	3001      	adds	r0, #1
 8005626:	4550      	cmp	r0, sl
 8005628:	dc01      	bgt.n	800562e <__kernel_rem_pio2f+0x38e>
 800562a:	4290      	cmp	r0, r2
 800562c:	ddf4      	ble.n	8005618 <__kernel_rem_pio2f+0x378>
 800562e:	a858      	add	r0, sp, #352	@ 0x160
 8005630:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005634:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8005638:	3b01      	subs	r3, #1
 800563a:	e735      	b.n	80054a8 <__kernel_rem_pio2f+0x208>
 800563c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800563e:	2b02      	cmp	r3, #2
 8005640:	dc09      	bgt.n	8005656 <__kernel_rem_pio2f+0x3b6>
 8005642:	2b00      	cmp	r3, #0
 8005644:	dc27      	bgt.n	8005696 <__kernel_rem_pio2f+0x3f6>
 8005646:	d040      	beq.n	80056ca <__kernel_rem_pio2f+0x42a>
 8005648:	f009 0007 	and.w	r0, r9, #7
 800564c:	b059      	add	sp, #356	@ 0x164
 800564e:	ecbd 8b04 	vpop	{d8-d9}
 8005652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005656:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005658:	2b03      	cmp	r3, #3
 800565a:	d1f5      	bne.n	8005648 <__kernel_rem_pio2f+0x3a8>
 800565c:	aa30      	add	r2, sp, #192	@ 0xc0
 800565e:	1f0b      	subs	r3, r1, #4
 8005660:	4413      	add	r3, r2
 8005662:	461a      	mov	r2, r3
 8005664:	4620      	mov	r0, r4
 8005666:	2800      	cmp	r0, #0
 8005668:	dc50      	bgt.n	800570c <__kernel_rem_pio2f+0x46c>
 800566a:	4622      	mov	r2, r4
 800566c:	2a01      	cmp	r2, #1
 800566e:	dc5d      	bgt.n	800572c <__kernel_rem_pio2f+0x48c>
 8005670:	ab30      	add	r3, sp, #192	@ 0xc0
 8005672:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 8005676:	440b      	add	r3, r1
 8005678:	2c01      	cmp	r4, #1
 800567a:	dc67      	bgt.n	800574c <__kernel_rem_pio2f+0x4ac>
 800567c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8005680:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8005684:	2e00      	cmp	r6, #0
 8005686:	d167      	bne.n	8005758 <__kernel_rem_pio2f+0x4b8>
 8005688:	edc7 6a00 	vstr	s13, [r7]
 800568c:	ed87 7a01 	vstr	s14, [r7, #4]
 8005690:	edc7 7a02 	vstr	s15, [r7, #8]
 8005694:	e7d8      	b.n	8005648 <__kernel_rem_pio2f+0x3a8>
 8005696:	ab30      	add	r3, sp, #192	@ 0xc0
 8005698:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 800569c:	440b      	add	r3, r1
 800569e:	4622      	mov	r2, r4
 80056a0:	2a00      	cmp	r2, #0
 80056a2:	da24      	bge.n	80056ee <__kernel_rem_pio2f+0x44e>
 80056a4:	b34e      	cbz	r6, 80056fa <__kernel_rem_pio2f+0x45a>
 80056a6:	eef1 7a47 	vneg.f32	s15, s14
 80056aa:	edc7 7a00 	vstr	s15, [r7]
 80056ae:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80056b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056b6:	aa31      	add	r2, sp, #196	@ 0xc4
 80056b8:	2301      	movs	r3, #1
 80056ba:	429c      	cmp	r4, r3
 80056bc:	da20      	bge.n	8005700 <__kernel_rem_pio2f+0x460>
 80056be:	b10e      	cbz	r6, 80056c4 <__kernel_rem_pio2f+0x424>
 80056c0:	eef1 7a67 	vneg.f32	s15, s15
 80056c4:	edc7 7a01 	vstr	s15, [r7, #4]
 80056c8:	e7be      	b.n	8005648 <__kernel_rem_pio2f+0x3a8>
 80056ca:	ab30      	add	r3, sp, #192	@ 0xc0
 80056cc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8005598 <__kernel_rem_pio2f+0x2f8>
 80056d0:	440b      	add	r3, r1
 80056d2:	2c00      	cmp	r4, #0
 80056d4:	da05      	bge.n	80056e2 <__kernel_rem_pio2f+0x442>
 80056d6:	b10e      	cbz	r6, 80056dc <__kernel_rem_pio2f+0x43c>
 80056d8:	eef1 7a67 	vneg.f32	s15, s15
 80056dc:	edc7 7a00 	vstr	s15, [r7]
 80056e0:	e7b2      	b.n	8005648 <__kernel_rem_pio2f+0x3a8>
 80056e2:	ed33 7a01 	vldmdb	r3!, {s14}
 80056e6:	3c01      	subs	r4, #1
 80056e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80056ec:	e7f1      	b.n	80056d2 <__kernel_rem_pio2f+0x432>
 80056ee:	ed73 7a01 	vldmdb	r3!, {s15}
 80056f2:	3a01      	subs	r2, #1
 80056f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056f8:	e7d2      	b.n	80056a0 <__kernel_rem_pio2f+0x400>
 80056fa:	eef0 7a47 	vmov.f32	s15, s14
 80056fe:	e7d4      	b.n	80056aa <__kernel_rem_pio2f+0x40a>
 8005700:	ecb2 7a01 	vldmia	r2!, {s14}
 8005704:	3301      	adds	r3, #1
 8005706:	ee77 7a87 	vadd.f32	s15, s15, s14
 800570a:	e7d6      	b.n	80056ba <__kernel_rem_pio2f+0x41a>
 800570c:	ed72 7a01 	vldmdb	r2!, {s15}
 8005710:	edd2 6a01 	vldr	s13, [r2, #4]
 8005714:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005718:	3801      	subs	r0, #1
 800571a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800571e:	ed82 7a00 	vstr	s14, [r2]
 8005722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005726:	edc2 7a01 	vstr	s15, [r2, #4]
 800572a:	e79c      	b.n	8005666 <__kernel_rem_pio2f+0x3c6>
 800572c:	ed73 7a01 	vldmdb	r3!, {s15}
 8005730:	edd3 6a01 	vldr	s13, [r3, #4]
 8005734:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005738:	3a01      	subs	r2, #1
 800573a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800573e:	ed83 7a00 	vstr	s14, [r3]
 8005742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005746:	edc3 7a01 	vstr	s15, [r3, #4]
 800574a:	e78f      	b.n	800566c <__kernel_rem_pio2f+0x3cc>
 800574c:	ed33 7a01 	vldmdb	r3!, {s14}
 8005750:	3c01      	subs	r4, #1
 8005752:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005756:	e78f      	b.n	8005678 <__kernel_rem_pio2f+0x3d8>
 8005758:	eef1 6a66 	vneg.f32	s13, s13
 800575c:	eeb1 7a47 	vneg.f32	s14, s14
 8005760:	edc7 6a00 	vstr	s13, [r7]
 8005764:	ed87 7a01 	vstr	s14, [r7, #4]
 8005768:	eef1 7a67 	vneg.f32	s15, s15
 800576c:	e790      	b.n	8005690 <__kernel_rem_pio2f+0x3f0>
 800576e:	bf00      	nop

08005770 <scalbnf>:
 8005770:	ee10 3a10 	vmov	r3, s0
 8005774:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005778:	d02b      	beq.n	80057d2 <scalbnf+0x62>
 800577a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800577e:	d302      	bcc.n	8005786 <scalbnf+0x16>
 8005780:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005784:	4770      	bx	lr
 8005786:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800578a:	d123      	bne.n	80057d4 <scalbnf+0x64>
 800578c:	4b24      	ldr	r3, [pc, #144]	@ (8005820 <scalbnf+0xb0>)
 800578e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005824 <scalbnf+0xb4>
 8005792:	4298      	cmp	r0, r3
 8005794:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005798:	db17      	blt.n	80057ca <scalbnf+0x5a>
 800579a:	ee10 3a10 	vmov	r3, s0
 800579e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80057a2:	3a19      	subs	r2, #25
 80057a4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80057a8:	4288      	cmp	r0, r1
 80057aa:	dd15      	ble.n	80057d8 <scalbnf+0x68>
 80057ac:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005828 <scalbnf+0xb8>
 80057b0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800582c <scalbnf+0xbc>
 80057b4:	ee10 3a10 	vmov	r3, s0
 80057b8:	eeb0 7a67 	vmov.f32	s14, s15
 80057bc:	2b00      	cmp	r3, #0
 80057be:	bfb8      	it	lt
 80057c0:	eef0 7a66 	vmovlt.f32	s15, s13
 80057c4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80057c8:	4770      	bx	lr
 80057ca:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005830 <scalbnf+0xc0>
 80057ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 80057d2:	4770      	bx	lr
 80057d4:	0dd2      	lsrs	r2, r2, #23
 80057d6:	e7e5      	b.n	80057a4 <scalbnf+0x34>
 80057d8:	4410      	add	r0, r2
 80057da:	28fe      	cmp	r0, #254	@ 0xfe
 80057dc:	dce6      	bgt.n	80057ac <scalbnf+0x3c>
 80057de:	2800      	cmp	r0, #0
 80057e0:	dd06      	ble.n	80057f0 <scalbnf+0x80>
 80057e2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80057e6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80057ea:	ee00 3a10 	vmov	s0, r3
 80057ee:	4770      	bx	lr
 80057f0:	f110 0f16 	cmn.w	r0, #22
 80057f4:	da09      	bge.n	800580a <scalbnf+0x9a>
 80057f6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005830 <scalbnf+0xc0>
 80057fa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005834 <scalbnf+0xc4>
 80057fe:	ee10 3a10 	vmov	r3, s0
 8005802:	eeb0 7a67 	vmov.f32	s14, s15
 8005806:	2b00      	cmp	r3, #0
 8005808:	e7d9      	b.n	80057be <scalbnf+0x4e>
 800580a:	3019      	adds	r0, #25
 800580c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005810:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005814:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005838 <scalbnf+0xc8>
 8005818:	ee07 3a90 	vmov	s15, r3
 800581c:	e7d7      	b.n	80057ce <scalbnf+0x5e>
 800581e:	bf00      	nop
 8005820:	ffff3cb0 	.word	0xffff3cb0
 8005824:	4c000000 	.word	0x4c000000
 8005828:	7149f2ca 	.word	0x7149f2ca
 800582c:	f149f2ca 	.word	0xf149f2ca
 8005830:	0da24260 	.word	0x0da24260
 8005834:	8da24260 	.word	0x8da24260
 8005838:	33000000 	.word	0x33000000

0800583c <floorf>:
 800583c:	ee10 3a10 	vmov	r3, s0
 8005840:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005844:	3a7f      	subs	r2, #127	@ 0x7f
 8005846:	2a16      	cmp	r2, #22
 8005848:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800584c:	dc2b      	bgt.n	80058a6 <floorf+0x6a>
 800584e:	2a00      	cmp	r2, #0
 8005850:	da12      	bge.n	8005878 <floorf+0x3c>
 8005852:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80058b8 <floorf+0x7c>
 8005856:	ee30 0a27 	vadd.f32	s0, s0, s15
 800585a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800585e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005862:	dd06      	ble.n	8005872 <floorf+0x36>
 8005864:	2b00      	cmp	r3, #0
 8005866:	da24      	bge.n	80058b2 <floorf+0x76>
 8005868:	2900      	cmp	r1, #0
 800586a:	4b14      	ldr	r3, [pc, #80]	@ (80058bc <floorf+0x80>)
 800586c:	bf08      	it	eq
 800586e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8005872:	ee00 3a10 	vmov	s0, r3
 8005876:	4770      	bx	lr
 8005878:	4911      	ldr	r1, [pc, #68]	@ (80058c0 <floorf+0x84>)
 800587a:	4111      	asrs	r1, r2
 800587c:	420b      	tst	r3, r1
 800587e:	d0fa      	beq.n	8005876 <floorf+0x3a>
 8005880:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80058b8 <floorf+0x7c>
 8005884:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005888:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800588c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005890:	ddef      	ble.n	8005872 <floorf+0x36>
 8005892:	2b00      	cmp	r3, #0
 8005894:	bfbe      	ittt	lt
 8005896:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800589a:	fa40 f202 	asrlt.w	r2, r0, r2
 800589e:	189b      	addlt	r3, r3, r2
 80058a0:	ea23 0301 	bic.w	r3, r3, r1
 80058a4:	e7e5      	b.n	8005872 <floorf+0x36>
 80058a6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80058aa:	d3e4      	bcc.n	8005876 <floorf+0x3a>
 80058ac:	ee30 0a00 	vadd.f32	s0, s0, s0
 80058b0:	4770      	bx	lr
 80058b2:	2300      	movs	r3, #0
 80058b4:	e7dd      	b.n	8005872 <floorf+0x36>
 80058b6:	bf00      	nop
 80058b8:	7149f2ca 	.word	0x7149f2ca
 80058bc:	bf800000 	.word	0xbf800000
 80058c0:	007fffff 	.word	0x007fffff

080058c4 <srand>:
 80058c4:	b538      	push	{r3, r4, r5, lr}
 80058c6:	4b10      	ldr	r3, [pc, #64]	@ (8005908 <srand+0x44>)
 80058c8:	681d      	ldr	r5, [r3, #0]
 80058ca:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80058cc:	4604      	mov	r4, r0
 80058ce:	b9b3      	cbnz	r3, 80058fe <srand+0x3a>
 80058d0:	2018      	movs	r0, #24
 80058d2:	f000 fa6d 	bl	8005db0 <malloc>
 80058d6:	4602      	mov	r2, r0
 80058d8:	6328      	str	r0, [r5, #48]	@ 0x30
 80058da:	b920      	cbnz	r0, 80058e6 <srand+0x22>
 80058dc:	4b0b      	ldr	r3, [pc, #44]	@ (800590c <srand+0x48>)
 80058de:	480c      	ldr	r0, [pc, #48]	@ (8005910 <srand+0x4c>)
 80058e0:	2146      	movs	r1, #70	@ 0x46
 80058e2:	f000 f9fd 	bl	8005ce0 <__assert_func>
 80058e6:	490b      	ldr	r1, [pc, #44]	@ (8005914 <srand+0x50>)
 80058e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005918 <srand+0x54>)
 80058ea:	e9c0 1300 	strd	r1, r3, [r0]
 80058ee:	4b0b      	ldr	r3, [pc, #44]	@ (800591c <srand+0x58>)
 80058f0:	6083      	str	r3, [r0, #8]
 80058f2:	230b      	movs	r3, #11
 80058f4:	8183      	strh	r3, [r0, #12]
 80058f6:	2100      	movs	r1, #0
 80058f8:	2001      	movs	r0, #1
 80058fa:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80058fe:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005900:	2200      	movs	r2, #0
 8005902:	611c      	str	r4, [r3, #16]
 8005904:	615a      	str	r2, [r3, #20]
 8005906:	bd38      	pop	{r3, r4, r5, pc}
 8005908:	20000020 	.word	0x20000020
 800590c:	08006d54 	.word	0x08006d54
 8005910:	08006d6b 	.word	0x08006d6b
 8005914:	abcd330e 	.word	0xabcd330e
 8005918:	e66d1234 	.word	0xe66d1234
 800591c:	0005deec 	.word	0x0005deec

08005920 <rand>:
 8005920:	4b16      	ldr	r3, [pc, #88]	@ (800597c <rand+0x5c>)
 8005922:	b510      	push	{r4, lr}
 8005924:	681c      	ldr	r4, [r3, #0]
 8005926:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005928:	b9b3      	cbnz	r3, 8005958 <rand+0x38>
 800592a:	2018      	movs	r0, #24
 800592c:	f000 fa40 	bl	8005db0 <malloc>
 8005930:	4602      	mov	r2, r0
 8005932:	6320      	str	r0, [r4, #48]	@ 0x30
 8005934:	b920      	cbnz	r0, 8005940 <rand+0x20>
 8005936:	4b12      	ldr	r3, [pc, #72]	@ (8005980 <rand+0x60>)
 8005938:	4812      	ldr	r0, [pc, #72]	@ (8005984 <rand+0x64>)
 800593a:	2152      	movs	r1, #82	@ 0x52
 800593c:	f000 f9d0 	bl	8005ce0 <__assert_func>
 8005940:	4911      	ldr	r1, [pc, #68]	@ (8005988 <rand+0x68>)
 8005942:	4b12      	ldr	r3, [pc, #72]	@ (800598c <rand+0x6c>)
 8005944:	e9c0 1300 	strd	r1, r3, [r0]
 8005948:	4b11      	ldr	r3, [pc, #68]	@ (8005990 <rand+0x70>)
 800594a:	6083      	str	r3, [r0, #8]
 800594c:	230b      	movs	r3, #11
 800594e:	8183      	strh	r3, [r0, #12]
 8005950:	2100      	movs	r1, #0
 8005952:	2001      	movs	r0, #1
 8005954:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005958:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800595a:	480e      	ldr	r0, [pc, #56]	@ (8005994 <rand+0x74>)
 800595c:	690b      	ldr	r3, [r1, #16]
 800595e:	694c      	ldr	r4, [r1, #20]
 8005960:	4a0d      	ldr	r2, [pc, #52]	@ (8005998 <rand+0x78>)
 8005962:	4358      	muls	r0, r3
 8005964:	fb02 0004 	mla	r0, r2, r4, r0
 8005968:	fba3 3202 	umull	r3, r2, r3, r2
 800596c:	3301      	adds	r3, #1
 800596e:	eb40 0002 	adc.w	r0, r0, r2
 8005972:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005976:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800597a:	bd10      	pop	{r4, pc}
 800597c:	20000020 	.word	0x20000020
 8005980:	08006d54 	.word	0x08006d54
 8005984:	08006d6b 	.word	0x08006d6b
 8005988:	abcd330e 	.word	0xabcd330e
 800598c:	e66d1234 	.word	0xe66d1234
 8005990:	0005deec 	.word	0x0005deec
 8005994:	5851f42d 	.word	0x5851f42d
 8005998:	4c957f2d 	.word	0x4c957f2d

0800599c <std>:
 800599c:	2300      	movs	r3, #0
 800599e:	b510      	push	{r4, lr}
 80059a0:	4604      	mov	r4, r0
 80059a2:	e9c0 3300 	strd	r3, r3, [r0]
 80059a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059aa:	6083      	str	r3, [r0, #8]
 80059ac:	8181      	strh	r1, [r0, #12]
 80059ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80059b0:	81c2      	strh	r2, [r0, #14]
 80059b2:	6183      	str	r3, [r0, #24]
 80059b4:	4619      	mov	r1, r3
 80059b6:	2208      	movs	r2, #8
 80059b8:	305c      	adds	r0, #92	@ 0x5c
 80059ba:	f000 f8f4 	bl	8005ba6 <memset>
 80059be:	4b0d      	ldr	r3, [pc, #52]	@ (80059f4 <std+0x58>)
 80059c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80059c2:	4b0d      	ldr	r3, [pc, #52]	@ (80059f8 <std+0x5c>)
 80059c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059c6:	4b0d      	ldr	r3, [pc, #52]	@ (80059fc <std+0x60>)
 80059c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005a00 <std+0x64>)
 80059cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80059ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005a04 <std+0x68>)
 80059d0:	6224      	str	r4, [r4, #32]
 80059d2:	429c      	cmp	r4, r3
 80059d4:	d006      	beq.n	80059e4 <std+0x48>
 80059d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059da:	4294      	cmp	r4, r2
 80059dc:	d002      	beq.n	80059e4 <std+0x48>
 80059de:	33d0      	adds	r3, #208	@ 0xd0
 80059e0:	429c      	cmp	r4, r3
 80059e2:	d105      	bne.n	80059f0 <std+0x54>
 80059e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059ec:	f000 b966 	b.w	8005cbc <__retarget_lock_init_recursive>
 80059f0:	bd10      	pop	{r4, pc}
 80059f2:	bf00      	nop
 80059f4:	08005b21 	.word	0x08005b21
 80059f8:	08005b43 	.word	0x08005b43
 80059fc:	08005b7b 	.word	0x08005b7b
 8005a00:	08005b9f 	.word	0x08005b9f
 8005a04:	20000a34 	.word	0x20000a34

08005a08 <stdio_exit_handler>:
 8005a08:	4a02      	ldr	r2, [pc, #8]	@ (8005a14 <stdio_exit_handler+0xc>)
 8005a0a:	4903      	ldr	r1, [pc, #12]	@ (8005a18 <stdio_exit_handler+0x10>)
 8005a0c:	4803      	ldr	r0, [pc, #12]	@ (8005a1c <stdio_exit_handler+0x14>)
 8005a0e:	f000 b869 	b.w	8005ae4 <_fwalk_sglue>
 8005a12:	bf00      	nop
 8005a14:	20000014 	.word	0x20000014
 8005a18:	08006025 	.word	0x08006025
 8005a1c:	20000024 	.word	0x20000024

08005a20 <cleanup_stdio>:
 8005a20:	6841      	ldr	r1, [r0, #4]
 8005a22:	4b0c      	ldr	r3, [pc, #48]	@ (8005a54 <cleanup_stdio+0x34>)
 8005a24:	4299      	cmp	r1, r3
 8005a26:	b510      	push	{r4, lr}
 8005a28:	4604      	mov	r4, r0
 8005a2a:	d001      	beq.n	8005a30 <cleanup_stdio+0x10>
 8005a2c:	f000 fafa 	bl	8006024 <_fflush_r>
 8005a30:	68a1      	ldr	r1, [r4, #8]
 8005a32:	4b09      	ldr	r3, [pc, #36]	@ (8005a58 <cleanup_stdio+0x38>)
 8005a34:	4299      	cmp	r1, r3
 8005a36:	d002      	beq.n	8005a3e <cleanup_stdio+0x1e>
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f000 faf3 	bl	8006024 <_fflush_r>
 8005a3e:	68e1      	ldr	r1, [r4, #12]
 8005a40:	4b06      	ldr	r3, [pc, #24]	@ (8005a5c <cleanup_stdio+0x3c>)
 8005a42:	4299      	cmp	r1, r3
 8005a44:	d004      	beq.n	8005a50 <cleanup_stdio+0x30>
 8005a46:	4620      	mov	r0, r4
 8005a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a4c:	f000 baea 	b.w	8006024 <_fflush_r>
 8005a50:	bd10      	pop	{r4, pc}
 8005a52:	bf00      	nop
 8005a54:	20000a34 	.word	0x20000a34
 8005a58:	20000a9c 	.word	0x20000a9c
 8005a5c:	20000b04 	.word	0x20000b04

08005a60 <global_stdio_init.part.0>:
 8005a60:	b510      	push	{r4, lr}
 8005a62:	4b0b      	ldr	r3, [pc, #44]	@ (8005a90 <global_stdio_init.part.0+0x30>)
 8005a64:	4c0b      	ldr	r4, [pc, #44]	@ (8005a94 <global_stdio_init.part.0+0x34>)
 8005a66:	4a0c      	ldr	r2, [pc, #48]	@ (8005a98 <global_stdio_init.part.0+0x38>)
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	4620      	mov	r0, r4
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	2104      	movs	r1, #4
 8005a70:	f7ff ff94 	bl	800599c <std>
 8005a74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a78:	2201      	movs	r2, #1
 8005a7a:	2109      	movs	r1, #9
 8005a7c:	f7ff ff8e 	bl	800599c <std>
 8005a80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a84:	2202      	movs	r2, #2
 8005a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a8a:	2112      	movs	r1, #18
 8005a8c:	f7ff bf86 	b.w	800599c <std>
 8005a90:	20000b6c 	.word	0x20000b6c
 8005a94:	20000a34 	.word	0x20000a34
 8005a98:	08005a09 	.word	0x08005a09

08005a9c <__sfp_lock_acquire>:
 8005a9c:	4801      	ldr	r0, [pc, #4]	@ (8005aa4 <__sfp_lock_acquire+0x8>)
 8005a9e:	f000 b90e 	b.w	8005cbe <__retarget_lock_acquire_recursive>
 8005aa2:	bf00      	nop
 8005aa4:	20000b75 	.word	0x20000b75

08005aa8 <__sfp_lock_release>:
 8005aa8:	4801      	ldr	r0, [pc, #4]	@ (8005ab0 <__sfp_lock_release+0x8>)
 8005aaa:	f000 b909 	b.w	8005cc0 <__retarget_lock_release_recursive>
 8005aae:	bf00      	nop
 8005ab0:	20000b75 	.word	0x20000b75

08005ab4 <__sinit>:
 8005ab4:	b510      	push	{r4, lr}
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	f7ff fff0 	bl	8005a9c <__sfp_lock_acquire>
 8005abc:	6a23      	ldr	r3, [r4, #32]
 8005abe:	b11b      	cbz	r3, 8005ac8 <__sinit+0x14>
 8005ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac4:	f7ff bff0 	b.w	8005aa8 <__sfp_lock_release>
 8005ac8:	4b04      	ldr	r3, [pc, #16]	@ (8005adc <__sinit+0x28>)
 8005aca:	6223      	str	r3, [r4, #32]
 8005acc:	4b04      	ldr	r3, [pc, #16]	@ (8005ae0 <__sinit+0x2c>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1f5      	bne.n	8005ac0 <__sinit+0xc>
 8005ad4:	f7ff ffc4 	bl	8005a60 <global_stdio_init.part.0>
 8005ad8:	e7f2      	b.n	8005ac0 <__sinit+0xc>
 8005ada:	bf00      	nop
 8005adc:	08005a21 	.word	0x08005a21
 8005ae0:	20000b6c 	.word	0x20000b6c

08005ae4 <_fwalk_sglue>:
 8005ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae8:	4607      	mov	r7, r0
 8005aea:	4688      	mov	r8, r1
 8005aec:	4614      	mov	r4, r2
 8005aee:	2600      	movs	r6, #0
 8005af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005af4:	f1b9 0901 	subs.w	r9, r9, #1
 8005af8:	d505      	bpl.n	8005b06 <_fwalk_sglue+0x22>
 8005afa:	6824      	ldr	r4, [r4, #0]
 8005afc:	2c00      	cmp	r4, #0
 8005afe:	d1f7      	bne.n	8005af0 <_fwalk_sglue+0xc>
 8005b00:	4630      	mov	r0, r6
 8005b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b06:	89ab      	ldrh	r3, [r5, #12]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d907      	bls.n	8005b1c <_fwalk_sglue+0x38>
 8005b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b10:	3301      	adds	r3, #1
 8005b12:	d003      	beq.n	8005b1c <_fwalk_sglue+0x38>
 8005b14:	4629      	mov	r1, r5
 8005b16:	4638      	mov	r0, r7
 8005b18:	47c0      	blx	r8
 8005b1a:	4306      	orrs	r6, r0
 8005b1c:	3568      	adds	r5, #104	@ 0x68
 8005b1e:	e7e9      	b.n	8005af4 <_fwalk_sglue+0x10>

08005b20 <__sread>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	460c      	mov	r4, r1
 8005b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b28:	f000 f87a 	bl	8005c20 <_read_r>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	bfab      	itete	ge
 8005b30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b32:	89a3      	ldrhlt	r3, [r4, #12]
 8005b34:	181b      	addge	r3, r3, r0
 8005b36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b3a:	bfac      	ite	ge
 8005b3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b3e:	81a3      	strhlt	r3, [r4, #12]
 8005b40:	bd10      	pop	{r4, pc}

08005b42 <__swrite>:
 8005b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b46:	461f      	mov	r7, r3
 8005b48:	898b      	ldrh	r3, [r1, #12]
 8005b4a:	05db      	lsls	r3, r3, #23
 8005b4c:	4605      	mov	r5, r0
 8005b4e:	460c      	mov	r4, r1
 8005b50:	4616      	mov	r6, r2
 8005b52:	d505      	bpl.n	8005b60 <__swrite+0x1e>
 8005b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b58:	2302      	movs	r3, #2
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f000 f84e 	bl	8005bfc <_lseek_r>
 8005b60:	89a3      	ldrh	r3, [r4, #12]
 8005b62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b6a:	81a3      	strh	r3, [r4, #12]
 8005b6c:	4632      	mov	r2, r6
 8005b6e:	463b      	mov	r3, r7
 8005b70:	4628      	mov	r0, r5
 8005b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b76:	f000 b865 	b.w	8005c44 <_write_r>

08005b7a <__sseek>:
 8005b7a:	b510      	push	{r4, lr}
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b82:	f000 f83b 	bl	8005bfc <_lseek_r>
 8005b86:	1c43      	adds	r3, r0, #1
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	bf15      	itete	ne
 8005b8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b96:	81a3      	strheq	r3, [r4, #12]
 8005b98:	bf18      	it	ne
 8005b9a:	81a3      	strhne	r3, [r4, #12]
 8005b9c:	bd10      	pop	{r4, pc}

08005b9e <__sclose>:
 8005b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ba2:	f000 b81b 	b.w	8005bdc <_close_r>

08005ba6 <memset>:
 8005ba6:	4402      	add	r2, r0
 8005ba8:	4603      	mov	r3, r0
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d100      	bne.n	8005bb0 <memset+0xa>
 8005bae:	4770      	bx	lr
 8005bb0:	f803 1b01 	strb.w	r1, [r3], #1
 8005bb4:	e7f9      	b.n	8005baa <memset+0x4>

08005bb6 <strncpy>:
 8005bb6:	b510      	push	{r4, lr}
 8005bb8:	3901      	subs	r1, #1
 8005bba:	4603      	mov	r3, r0
 8005bbc:	b132      	cbz	r2, 8005bcc <strncpy+0x16>
 8005bbe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005bc2:	f803 4b01 	strb.w	r4, [r3], #1
 8005bc6:	3a01      	subs	r2, #1
 8005bc8:	2c00      	cmp	r4, #0
 8005bca:	d1f7      	bne.n	8005bbc <strncpy+0x6>
 8005bcc:	441a      	add	r2, r3
 8005bce:	2100      	movs	r1, #0
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d100      	bne.n	8005bd6 <strncpy+0x20>
 8005bd4:	bd10      	pop	{r4, pc}
 8005bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8005bda:	e7f9      	b.n	8005bd0 <strncpy+0x1a>

08005bdc <_close_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	4d06      	ldr	r5, [pc, #24]	@ (8005bf8 <_close_r+0x1c>)
 8005be0:	2300      	movs	r3, #0
 8005be2:	4604      	mov	r4, r0
 8005be4:	4608      	mov	r0, r1
 8005be6:	602b      	str	r3, [r5, #0]
 8005be8:	f7fb f847 	bl	8000c7a <_close>
 8005bec:	1c43      	adds	r3, r0, #1
 8005bee:	d102      	bne.n	8005bf6 <_close_r+0x1a>
 8005bf0:	682b      	ldr	r3, [r5, #0]
 8005bf2:	b103      	cbz	r3, 8005bf6 <_close_r+0x1a>
 8005bf4:	6023      	str	r3, [r4, #0]
 8005bf6:	bd38      	pop	{r3, r4, r5, pc}
 8005bf8:	20000b70 	.word	0x20000b70

08005bfc <_lseek_r>:
 8005bfc:	b538      	push	{r3, r4, r5, lr}
 8005bfe:	4d07      	ldr	r5, [pc, #28]	@ (8005c1c <_lseek_r+0x20>)
 8005c00:	4604      	mov	r4, r0
 8005c02:	4608      	mov	r0, r1
 8005c04:	4611      	mov	r1, r2
 8005c06:	2200      	movs	r2, #0
 8005c08:	602a      	str	r2, [r5, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	f7fb f85c 	bl	8000cc8 <_lseek>
 8005c10:	1c43      	adds	r3, r0, #1
 8005c12:	d102      	bne.n	8005c1a <_lseek_r+0x1e>
 8005c14:	682b      	ldr	r3, [r5, #0]
 8005c16:	b103      	cbz	r3, 8005c1a <_lseek_r+0x1e>
 8005c18:	6023      	str	r3, [r4, #0]
 8005c1a:	bd38      	pop	{r3, r4, r5, pc}
 8005c1c:	20000b70 	.word	0x20000b70

08005c20 <_read_r>:
 8005c20:	b538      	push	{r3, r4, r5, lr}
 8005c22:	4d07      	ldr	r5, [pc, #28]	@ (8005c40 <_read_r+0x20>)
 8005c24:	4604      	mov	r4, r0
 8005c26:	4608      	mov	r0, r1
 8005c28:	4611      	mov	r1, r2
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	602a      	str	r2, [r5, #0]
 8005c2e:	461a      	mov	r2, r3
 8005c30:	f7fa ffea 	bl	8000c08 <_read>
 8005c34:	1c43      	adds	r3, r0, #1
 8005c36:	d102      	bne.n	8005c3e <_read_r+0x1e>
 8005c38:	682b      	ldr	r3, [r5, #0]
 8005c3a:	b103      	cbz	r3, 8005c3e <_read_r+0x1e>
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	bd38      	pop	{r3, r4, r5, pc}
 8005c40:	20000b70 	.word	0x20000b70

08005c44 <_write_r>:
 8005c44:	b538      	push	{r3, r4, r5, lr}
 8005c46:	4d07      	ldr	r5, [pc, #28]	@ (8005c64 <_write_r+0x20>)
 8005c48:	4604      	mov	r4, r0
 8005c4a:	4608      	mov	r0, r1
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	2200      	movs	r2, #0
 8005c50:	602a      	str	r2, [r5, #0]
 8005c52:	461a      	mov	r2, r3
 8005c54:	f7fa fff5 	bl	8000c42 <_write>
 8005c58:	1c43      	adds	r3, r0, #1
 8005c5a:	d102      	bne.n	8005c62 <_write_r+0x1e>
 8005c5c:	682b      	ldr	r3, [r5, #0]
 8005c5e:	b103      	cbz	r3, 8005c62 <_write_r+0x1e>
 8005c60:	6023      	str	r3, [r4, #0]
 8005c62:	bd38      	pop	{r3, r4, r5, pc}
 8005c64:	20000b70 	.word	0x20000b70

08005c68 <__errno>:
 8005c68:	4b01      	ldr	r3, [pc, #4]	@ (8005c70 <__errno+0x8>)
 8005c6a:	6818      	ldr	r0, [r3, #0]
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	20000020 	.word	0x20000020

08005c74 <__libc_init_array>:
 8005c74:	b570      	push	{r4, r5, r6, lr}
 8005c76:	4d0d      	ldr	r5, [pc, #52]	@ (8005cac <__libc_init_array+0x38>)
 8005c78:	4c0d      	ldr	r4, [pc, #52]	@ (8005cb0 <__libc_init_array+0x3c>)
 8005c7a:	1b64      	subs	r4, r4, r5
 8005c7c:	10a4      	asrs	r4, r4, #2
 8005c7e:	2600      	movs	r6, #0
 8005c80:	42a6      	cmp	r6, r4
 8005c82:	d109      	bne.n	8005c98 <__libc_init_array+0x24>
 8005c84:	4d0b      	ldr	r5, [pc, #44]	@ (8005cb4 <__libc_init_array+0x40>)
 8005c86:	4c0c      	ldr	r4, [pc, #48]	@ (8005cb8 <__libc_init_array+0x44>)
 8005c88:	f000 fe46 	bl	8006918 <_init>
 8005c8c:	1b64      	subs	r4, r4, r5
 8005c8e:	10a4      	asrs	r4, r4, #2
 8005c90:	2600      	movs	r6, #0
 8005c92:	42a6      	cmp	r6, r4
 8005c94:	d105      	bne.n	8005ca2 <__libc_init_array+0x2e>
 8005c96:	bd70      	pop	{r4, r5, r6, pc}
 8005c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c9c:	4798      	blx	r3
 8005c9e:	3601      	adds	r6, #1
 8005ca0:	e7ee      	b.n	8005c80 <__libc_init_array+0xc>
 8005ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca6:	4798      	blx	r3
 8005ca8:	3601      	adds	r6, #1
 8005caa:	e7f2      	b.n	8005c92 <__libc_init_array+0x1e>
 8005cac:	08006e3c 	.word	0x08006e3c
 8005cb0:	08006e3c 	.word	0x08006e3c
 8005cb4:	08006e3c 	.word	0x08006e3c
 8005cb8:	08006e40 	.word	0x08006e40

08005cbc <__retarget_lock_init_recursive>:
 8005cbc:	4770      	bx	lr

08005cbe <__retarget_lock_acquire_recursive>:
 8005cbe:	4770      	bx	lr

08005cc0 <__retarget_lock_release_recursive>:
 8005cc0:	4770      	bx	lr

08005cc2 <memcpy>:
 8005cc2:	440a      	add	r2, r1
 8005cc4:	4291      	cmp	r1, r2
 8005cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cca:	d100      	bne.n	8005cce <memcpy+0xc>
 8005ccc:	4770      	bx	lr
 8005cce:	b510      	push	{r4, lr}
 8005cd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cd8:	4291      	cmp	r1, r2
 8005cda:	d1f9      	bne.n	8005cd0 <memcpy+0xe>
 8005cdc:	bd10      	pop	{r4, pc}
	...

08005ce0 <__assert_func>:
 8005ce0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ce2:	4614      	mov	r4, r2
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	4b09      	ldr	r3, [pc, #36]	@ (8005d0c <__assert_func+0x2c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4605      	mov	r5, r0
 8005cec:	68d8      	ldr	r0, [r3, #12]
 8005cee:	b14c      	cbz	r4, 8005d04 <__assert_func+0x24>
 8005cf0:	4b07      	ldr	r3, [pc, #28]	@ (8005d10 <__assert_func+0x30>)
 8005cf2:	9100      	str	r1, [sp, #0]
 8005cf4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005cf8:	4906      	ldr	r1, [pc, #24]	@ (8005d14 <__assert_func+0x34>)
 8005cfa:	462b      	mov	r3, r5
 8005cfc:	f000 f9ba 	bl	8006074 <fiprintf>
 8005d00:	f000 f9da 	bl	80060b8 <abort>
 8005d04:	4b04      	ldr	r3, [pc, #16]	@ (8005d18 <__assert_func+0x38>)
 8005d06:	461c      	mov	r4, r3
 8005d08:	e7f3      	b.n	8005cf2 <__assert_func+0x12>
 8005d0a:	bf00      	nop
 8005d0c:	20000020 	.word	0x20000020
 8005d10:	08006dc3 	.word	0x08006dc3
 8005d14:	08006dd0 	.word	0x08006dd0
 8005d18:	08006dfe 	.word	0x08006dfe

08005d1c <_free_r>:
 8005d1c:	b538      	push	{r3, r4, r5, lr}
 8005d1e:	4605      	mov	r5, r0
 8005d20:	2900      	cmp	r1, #0
 8005d22:	d041      	beq.n	8005da8 <_free_r+0x8c>
 8005d24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d28:	1f0c      	subs	r4, r1, #4
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	bfb8      	it	lt
 8005d2e:	18e4      	addlt	r4, r4, r3
 8005d30:	f000 f8e8 	bl	8005f04 <__malloc_lock>
 8005d34:	4a1d      	ldr	r2, [pc, #116]	@ (8005dac <_free_r+0x90>)
 8005d36:	6813      	ldr	r3, [r2, #0]
 8005d38:	b933      	cbnz	r3, 8005d48 <_free_r+0x2c>
 8005d3a:	6063      	str	r3, [r4, #4]
 8005d3c:	6014      	str	r4, [r2, #0]
 8005d3e:	4628      	mov	r0, r5
 8005d40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d44:	f000 b8e4 	b.w	8005f10 <__malloc_unlock>
 8005d48:	42a3      	cmp	r3, r4
 8005d4a:	d908      	bls.n	8005d5e <_free_r+0x42>
 8005d4c:	6820      	ldr	r0, [r4, #0]
 8005d4e:	1821      	adds	r1, r4, r0
 8005d50:	428b      	cmp	r3, r1
 8005d52:	bf01      	itttt	eq
 8005d54:	6819      	ldreq	r1, [r3, #0]
 8005d56:	685b      	ldreq	r3, [r3, #4]
 8005d58:	1809      	addeq	r1, r1, r0
 8005d5a:	6021      	streq	r1, [r4, #0]
 8005d5c:	e7ed      	b.n	8005d3a <_free_r+0x1e>
 8005d5e:	461a      	mov	r2, r3
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	b10b      	cbz	r3, 8005d68 <_free_r+0x4c>
 8005d64:	42a3      	cmp	r3, r4
 8005d66:	d9fa      	bls.n	8005d5e <_free_r+0x42>
 8005d68:	6811      	ldr	r1, [r2, #0]
 8005d6a:	1850      	adds	r0, r2, r1
 8005d6c:	42a0      	cmp	r0, r4
 8005d6e:	d10b      	bne.n	8005d88 <_free_r+0x6c>
 8005d70:	6820      	ldr	r0, [r4, #0]
 8005d72:	4401      	add	r1, r0
 8005d74:	1850      	adds	r0, r2, r1
 8005d76:	4283      	cmp	r3, r0
 8005d78:	6011      	str	r1, [r2, #0]
 8005d7a:	d1e0      	bne.n	8005d3e <_free_r+0x22>
 8005d7c:	6818      	ldr	r0, [r3, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	6053      	str	r3, [r2, #4]
 8005d82:	4408      	add	r0, r1
 8005d84:	6010      	str	r0, [r2, #0]
 8005d86:	e7da      	b.n	8005d3e <_free_r+0x22>
 8005d88:	d902      	bls.n	8005d90 <_free_r+0x74>
 8005d8a:	230c      	movs	r3, #12
 8005d8c:	602b      	str	r3, [r5, #0]
 8005d8e:	e7d6      	b.n	8005d3e <_free_r+0x22>
 8005d90:	6820      	ldr	r0, [r4, #0]
 8005d92:	1821      	adds	r1, r4, r0
 8005d94:	428b      	cmp	r3, r1
 8005d96:	bf04      	itt	eq
 8005d98:	6819      	ldreq	r1, [r3, #0]
 8005d9a:	685b      	ldreq	r3, [r3, #4]
 8005d9c:	6063      	str	r3, [r4, #4]
 8005d9e:	bf04      	itt	eq
 8005da0:	1809      	addeq	r1, r1, r0
 8005da2:	6021      	streq	r1, [r4, #0]
 8005da4:	6054      	str	r4, [r2, #4]
 8005da6:	e7ca      	b.n	8005d3e <_free_r+0x22>
 8005da8:	bd38      	pop	{r3, r4, r5, pc}
 8005daa:	bf00      	nop
 8005dac:	20000b7c 	.word	0x20000b7c

08005db0 <malloc>:
 8005db0:	4b02      	ldr	r3, [pc, #8]	@ (8005dbc <malloc+0xc>)
 8005db2:	4601      	mov	r1, r0
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	f000 b825 	b.w	8005e04 <_malloc_r>
 8005dba:	bf00      	nop
 8005dbc:	20000020 	.word	0x20000020

08005dc0 <sbrk_aligned>:
 8005dc0:	b570      	push	{r4, r5, r6, lr}
 8005dc2:	4e0f      	ldr	r6, [pc, #60]	@ (8005e00 <sbrk_aligned+0x40>)
 8005dc4:	460c      	mov	r4, r1
 8005dc6:	6831      	ldr	r1, [r6, #0]
 8005dc8:	4605      	mov	r5, r0
 8005dca:	b911      	cbnz	r1, 8005dd2 <sbrk_aligned+0x12>
 8005dcc:	f000 f964 	bl	8006098 <_sbrk_r>
 8005dd0:	6030      	str	r0, [r6, #0]
 8005dd2:	4621      	mov	r1, r4
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	f000 f95f 	bl	8006098 <_sbrk_r>
 8005dda:	1c43      	adds	r3, r0, #1
 8005ddc:	d103      	bne.n	8005de6 <sbrk_aligned+0x26>
 8005dde:	f04f 34ff 	mov.w	r4, #4294967295
 8005de2:	4620      	mov	r0, r4
 8005de4:	bd70      	pop	{r4, r5, r6, pc}
 8005de6:	1cc4      	adds	r4, r0, #3
 8005de8:	f024 0403 	bic.w	r4, r4, #3
 8005dec:	42a0      	cmp	r0, r4
 8005dee:	d0f8      	beq.n	8005de2 <sbrk_aligned+0x22>
 8005df0:	1a21      	subs	r1, r4, r0
 8005df2:	4628      	mov	r0, r5
 8005df4:	f000 f950 	bl	8006098 <_sbrk_r>
 8005df8:	3001      	adds	r0, #1
 8005dfa:	d1f2      	bne.n	8005de2 <sbrk_aligned+0x22>
 8005dfc:	e7ef      	b.n	8005dde <sbrk_aligned+0x1e>
 8005dfe:	bf00      	nop
 8005e00:	20000b78 	.word	0x20000b78

08005e04 <_malloc_r>:
 8005e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e08:	1ccd      	adds	r5, r1, #3
 8005e0a:	f025 0503 	bic.w	r5, r5, #3
 8005e0e:	3508      	adds	r5, #8
 8005e10:	2d0c      	cmp	r5, #12
 8005e12:	bf38      	it	cc
 8005e14:	250c      	movcc	r5, #12
 8005e16:	2d00      	cmp	r5, #0
 8005e18:	4606      	mov	r6, r0
 8005e1a:	db01      	blt.n	8005e20 <_malloc_r+0x1c>
 8005e1c:	42a9      	cmp	r1, r5
 8005e1e:	d904      	bls.n	8005e2a <_malloc_r+0x26>
 8005e20:	230c      	movs	r3, #12
 8005e22:	6033      	str	r3, [r6, #0]
 8005e24:	2000      	movs	r0, #0
 8005e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f00 <_malloc_r+0xfc>
 8005e2e:	f000 f869 	bl	8005f04 <__malloc_lock>
 8005e32:	f8d8 3000 	ldr.w	r3, [r8]
 8005e36:	461c      	mov	r4, r3
 8005e38:	bb44      	cbnz	r4, 8005e8c <_malloc_r+0x88>
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	4630      	mov	r0, r6
 8005e3e:	f7ff ffbf 	bl	8005dc0 <sbrk_aligned>
 8005e42:	1c43      	adds	r3, r0, #1
 8005e44:	4604      	mov	r4, r0
 8005e46:	d158      	bne.n	8005efa <_malloc_r+0xf6>
 8005e48:	f8d8 4000 	ldr.w	r4, [r8]
 8005e4c:	4627      	mov	r7, r4
 8005e4e:	2f00      	cmp	r7, #0
 8005e50:	d143      	bne.n	8005eda <_malloc_r+0xd6>
 8005e52:	2c00      	cmp	r4, #0
 8005e54:	d04b      	beq.n	8005eee <_malloc_r+0xea>
 8005e56:	6823      	ldr	r3, [r4, #0]
 8005e58:	4639      	mov	r1, r7
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	eb04 0903 	add.w	r9, r4, r3
 8005e60:	f000 f91a 	bl	8006098 <_sbrk_r>
 8005e64:	4581      	cmp	r9, r0
 8005e66:	d142      	bne.n	8005eee <_malloc_r+0xea>
 8005e68:	6821      	ldr	r1, [r4, #0]
 8005e6a:	1a6d      	subs	r5, r5, r1
 8005e6c:	4629      	mov	r1, r5
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f7ff ffa6 	bl	8005dc0 <sbrk_aligned>
 8005e74:	3001      	adds	r0, #1
 8005e76:	d03a      	beq.n	8005eee <_malloc_r+0xea>
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	442b      	add	r3, r5
 8005e7c:	6023      	str	r3, [r4, #0]
 8005e7e:	f8d8 3000 	ldr.w	r3, [r8]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	bb62      	cbnz	r2, 8005ee0 <_malloc_r+0xdc>
 8005e86:	f8c8 7000 	str.w	r7, [r8]
 8005e8a:	e00f      	b.n	8005eac <_malloc_r+0xa8>
 8005e8c:	6822      	ldr	r2, [r4, #0]
 8005e8e:	1b52      	subs	r2, r2, r5
 8005e90:	d420      	bmi.n	8005ed4 <_malloc_r+0xd0>
 8005e92:	2a0b      	cmp	r2, #11
 8005e94:	d917      	bls.n	8005ec6 <_malloc_r+0xc2>
 8005e96:	1961      	adds	r1, r4, r5
 8005e98:	42a3      	cmp	r3, r4
 8005e9a:	6025      	str	r5, [r4, #0]
 8005e9c:	bf18      	it	ne
 8005e9e:	6059      	strne	r1, [r3, #4]
 8005ea0:	6863      	ldr	r3, [r4, #4]
 8005ea2:	bf08      	it	eq
 8005ea4:	f8c8 1000 	streq.w	r1, [r8]
 8005ea8:	5162      	str	r2, [r4, r5]
 8005eaa:	604b      	str	r3, [r1, #4]
 8005eac:	4630      	mov	r0, r6
 8005eae:	f000 f82f 	bl	8005f10 <__malloc_unlock>
 8005eb2:	f104 000b 	add.w	r0, r4, #11
 8005eb6:	1d23      	adds	r3, r4, #4
 8005eb8:	f020 0007 	bic.w	r0, r0, #7
 8005ebc:	1ac2      	subs	r2, r0, r3
 8005ebe:	bf1c      	itt	ne
 8005ec0:	1a1b      	subne	r3, r3, r0
 8005ec2:	50a3      	strne	r3, [r4, r2]
 8005ec4:	e7af      	b.n	8005e26 <_malloc_r+0x22>
 8005ec6:	6862      	ldr	r2, [r4, #4]
 8005ec8:	42a3      	cmp	r3, r4
 8005eca:	bf0c      	ite	eq
 8005ecc:	f8c8 2000 	streq.w	r2, [r8]
 8005ed0:	605a      	strne	r2, [r3, #4]
 8005ed2:	e7eb      	b.n	8005eac <_malloc_r+0xa8>
 8005ed4:	4623      	mov	r3, r4
 8005ed6:	6864      	ldr	r4, [r4, #4]
 8005ed8:	e7ae      	b.n	8005e38 <_malloc_r+0x34>
 8005eda:	463c      	mov	r4, r7
 8005edc:	687f      	ldr	r7, [r7, #4]
 8005ede:	e7b6      	b.n	8005e4e <_malloc_r+0x4a>
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	42a3      	cmp	r3, r4
 8005ee6:	d1fb      	bne.n	8005ee0 <_malloc_r+0xdc>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	6053      	str	r3, [r2, #4]
 8005eec:	e7de      	b.n	8005eac <_malloc_r+0xa8>
 8005eee:	230c      	movs	r3, #12
 8005ef0:	6033      	str	r3, [r6, #0]
 8005ef2:	4630      	mov	r0, r6
 8005ef4:	f000 f80c 	bl	8005f10 <__malloc_unlock>
 8005ef8:	e794      	b.n	8005e24 <_malloc_r+0x20>
 8005efa:	6005      	str	r5, [r0, #0]
 8005efc:	e7d6      	b.n	8005eac <_malloc_r+0xa8>
 8005efe:	bf00      	nop
 8005f00:	20000b7c 	.word	0x20000b7c

08005f04 <__malloc_lock>:
 8005f04:	4801      	ldr	r0, [pc, #4]	@ (8005f0c <__malloc_lock+0x8>)
 8005f06:	f7ff beda 	b.w	8005cbe <__retarget_lock_acquire_recursive>
 8005f0a:	bf00      	nop
 8005f0c:	20000b74 	.word	0x20000b74

08005f10 <__malloc_unlock>:
 8005f10:	4801      	ldr	r0, [pc, #4]	@ (8005f18 <__malloc_unlock+0x8>)
 8005f12:	f7ff bed5 	b.w	8005cc0 <__retarget_lock_release_recursive>
 8005f16:	bf00      	nop
 8005f18:	20000b74 	.word	0x20000b74

08005f1c <__sflush_r>:
 8005f1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f24:	0716      	lsls	r6, r2, #28
 8005f26:	4605      	mov	r5, r0
 8005f28:	460c      	mov	r4, r1
 8005f2a:	d454      	bmi.n	8005fd6 <__sflush_r+0xba>
 8005f2c:	684b      	ldr	r3, [r1, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	dc02      	bgt.n	8005f38 <__sflush_r+0x1c>
 8005f32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	dd48      	ble.n	8005fca <__sflush_r+0xae>
 8005f38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f3a:	2e00      	cmp	r6, #0
 8005f3c:	d045      	beq.n	8005fca <__sflush_r+0xae>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005f44:	682f      	ldr	r7, [r5, #0]
 8005f46:	6a21      	ldr	r1, [r4, #32]
 8005f48:	602b      	str	r3, [r5, #0]
 8005f4a:	d030      	beq.n	8005fae <__sflush_r+0x92>
 8005f4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005f4e:	89a3      	ldrh	r3, [r4, #12]
 8005f50:	0759      	lsls	r1, r3, #29
 8005f52:	d505      	bpl.n	8005f60 <__sflush_r+0x44>
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	1ad2      	subs	r2, r2, r3
 8005f58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f5a:	b10b      	cbz	r3, 8005f60 <__sflush_r+0x44>
 8005f5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f5e:	1ad2      	subs	r2, r2, r3
 8005f60:	2300      	movs	r3, #0
 8005f62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005f64:	6a21      	ldr	r1, [r4, #32]
 8005f66:	4628      	mov	r0, r5
 8005f68:	47b0      	blx	r6
 8005f6a:	1c43      	adds	r3, r0, #1
 8005f6c:	89a3      	ldrh	r3, [r4, #12]
 8005f6e:	d106      	bne.n	8005f7e <__sflush_r+0x62>
 8005f70:	6829      	ldr	r1, [r5, #0]
 8005f72:	291d      	cmp	r1, #29
 8005f74:	d82b      	bhi.n	8005fce <__sflush_r+0xb2>
 8005f76:	4a2a      	ldr	r2, [pc, #168]	@ (8006020 <__sflush_r+0x104>)
 8005f78:	40ca      	lsrs	r2, r1
 8005f7a:	07d6      	lsls	r6, r2, #31
 8005f7c:	d527      	bpl.n	8005fce <__sflush_r+0xb2>
 8005f7e:	2200      	movs	r2, #0
 8005f80:	6062      	str	r2, [r4, #4]
 8005f82:	04d9      	lsls	r1, r3, #19
 8005f84:	6922      	ldr	r2, [r4, #16]
 8005f86:	6022      	str	r2, [r4, #0]
 8005f88:	d504      	bpl.n	8005f94 <__sflush_r+0x78>
 8005f8a:	1c42      	adds	r2, r0, #1
 8005f8c:	d101      	bne.n	8005f92 <__sflush_r+0x76>
 8005f8e:	682b      	ldr	r3, [r5, #0]
 8005f90:	b903      	cbnz	r3, 8005f94 <__sflush_r+0x78>
 8005f92:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f96:	602f      	str	r7, [r5, #0]
 8005f98:	b1b9      	cbz	r1, 8005fca <__sflush_r+0xae>
 8005f9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f9e:	4299      	cmp	r1, r3
 8005fa0:	d002      	beq.n	8005fa8 <__sflush_r+0x8c>
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	f7ff feba 	bl	8005d1c <_free_r>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fac:	e00d      	b.n	8005fca <__sflush_r+0xae>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	47b0      	blx	r6
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	1c50      	adds	r0, r2, #1
 8005fb8:	d1c9      	bne.n	8005f4e <__sflush_r+0x32>
 8005fba:	682b      	ldr	r3, [r5, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d0c6      	beq.n	8005f4e <__sflush_r+0x32>
 8005fc0:	2b1d      	cmp	r3, #29
 8005fc2:	d001      	beq.n	8005fc8 <__sflush_r+0xac>
 8005fc4:	2b16      	cmp	r3, #22
 8005fc6:	d11e      	bne.n	8006006 <__sflush_r+0xea>
 8005fc8:	602f      	str	r7, [r5, #0]
 8005fca:	2000      	movs	r0, #0
 8005fcc:	e022      	b.n	8006014 <__sflush_r+0xf8>
 8005fce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fd2:	b21b      	sxth	r3, r3
 8005fd4:	e01b      	b.n	800600e <__sflush_r+0xf2>
 8005fd6:	690f      	ldr	r7, [r1, #16]
 8005fd8:	2f00      	cmp	r7, #0
 8005fda:	d0f6      	beq.n	8005fca <__sflush_r+0xae>
 8005fdc:	0793      	lsls	r3, r2, #30
 8005fde:	680e      	ldr	r6, [r1, #0]
 8005fe0:	bf08      	it	eq
 8005fe2:	694b      	ldreq	r3, [r1, #20]
 8005fe4:	600f      	str	r7, [r1, #0]
 8005fe6:	bf18      	it	ne
 8005fe8:	2300      	movne	r3, #0
 8005fea:	eba6 0807 	sub.w	r8, r6, r7
 8005fee:	608b      	str	r3, [r1, #8]
 8005ff0:	f1b8 0f00 	cmp.w	r8, #0
 8005ff4:	dde9      	ble.n	8005fca <__sflush_r+0xae>
 8005ff6:	6a21      	ldr	r1, [r4, #32]
 8005ff8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ffa:	4643      	mov	r3, r8
 8005ffc:	463a      	mov	r2, r7
 8005ffe:	4628      	mov	r0, r5
 8006000:	47b0      	blx	r6
 8006002:	2800      	cmp	r0, #0
 8006004:	dc08      	bgt.n	8006018 <__sflush_r+0xfc>
 8006006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800600a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800600e:	81a3      	strh	r3, [r4, #12]
 8006010:	f04f 30ff 	mov.w	r0, #4294967295
 8006014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006018:	4407      	add	r7, r0
 800601a:	eba8 0800 	sub.w	r8, r8, r0
 800601e:	e7e7      	b.n	8005ff0 <__sflush_r+0xd4>
 8006020:	20400001 	.word	0x20400001

08006024 <_fflush_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	690b      	ldr	r3, [r1, #16]
 8006028:	4605      	mov	r5, r0
 800602a:	460c      	mov	r4, r1
 800602c:	b913      	cbnz	r3, 8006034 <_fflush_r+0x10>
 800602e:	2500      	movs	r5, #0
 8006030:	4628      	mov	r0, r5
 8006032:	bd38      	pop	{r3, r4, r5, pc}
 8006034:	b118      	cbz	r0, 800603e <_fflush_r+0x1a>
 8006036:	6a03      	ldr	r3, [r0, #32]
 8006038:	b90b      	cbnz	r3, 800603e <_fflush_r+0x1a>
 800603a:	f7ff fd3b 	bl	8005ab4 <__sinit>
 800603e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0f3      	beq.n	800602e <_fflush_r+0xa>
 8006046:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006048:	07d0      	lsls	r0, r2, #31
 800604a:	d404      	bmi.n	8006056 <_fflush_r+0x32>
 800604c:	0599      	lsls	r1, r3, #22
 800604e:	d402      	bmi.n	8006056 <_fflush_r+0x32>
 8006050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006052:	f7ff fe34 	bl	8005cbe <__retarget_lock_acquire_recursive>
 8006056:	4628      	mov	r0, r5
 8006058:	4621      	mov	r1, r4
 800605a:	f7ff ff5f 	bl	8005f1c <__sflush_r>
 800605e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006060:	07da      	lsls	r2, r3, #31
 8006062:	4605      	mov	r5, r0
 8006064:	d4e4      	bmi.n	8006030 <_fflush_r+0xc>
 8006066:	89a3      	ldrh	r3, [r4, #12]
 8006068:	059b      	lsls	r3, r3, #22
 800606a:	d4e1      	bmi.n	8006030 <_fflush_r+0xc>
 800606c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800606e:	f7ff fe27 	bl	8005cc0 <__retarget_lock_release_recursive>
 8006072:	e7dd      	b.n	8006030 <_fflush_r+0xc>

08006074 <fiprintf>:
 8006074:	b40e      	push	{r1, r2, r3}
 8006076:	b503      	push	{r0, r1, lr}
 8006078:	4601      	mov	r1, r0
 800607a:	ab03      	add	r3, sp, #12
 800607c:	4805      	ldr	r0, [pc, #20]	@ (8006094 <fiprintf+0x20>)
 800607e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006082:	6800      	ldr	r0, [r0, #0]
 8006084:	9301      	str	r3, [sp, #4]
 8006086:	f000 f847 	bl	8006118 <_vfiprintf_r>
 800608a:	b002      	add	sp, #8
 800608c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006090:	b003      	add	sp, #12
 8006092:	4770      	bx	lr
 8006094:	20000020 	.word	0x20000020

08006098 <_sbrk_r>:
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	4d06      	ldr	r5, [pc, #24]	@ (80060b4 <_sbrk_r+0x1c>)
 800609c:	2300      	movs	r3, #0
 800609e:	4604      	mov	r4, r0
 80060a0:	4608      	mov	r0, r1
 80060a2:	602b      	str	r3, [r5, #0]
 80060a4:	f7fa fe1e 	bl	8000ce4 <_sbrk>
 80060a8:	1c43      	adds	r3, r0, #1
 80060aa:	d102      	bne.n	80060b2 <_sbrk_r+0x1a>
 80060ac:	682b      	ldr	r3, [r5, #0]
 80060ae:	b103      	cbz	r3, 80060b2 <_sbrk_r+0x1a>
 80060b0:	6023      	str	r3, [r4, #0]
 80060b2:	bd38      	pop	{r3, r4, r5, pc}
 80060b4:	20000b70 	.word	0x20000b70

080060b8 <abort>:
 80060b8:	b508      	push	{r3, lr}
 80060ba:	2006      	movs	r0, #6
 80060bc:	f000 fb8c 	bl	80067d8 <raise>
 80060c0:	2001      	movs	r0, #1
 80060c2:	f7fa fd96 	bl	8000bf2 <_exit>

080060c6 <__sfputc_r>:
 80060c6:	6893      	ldr	r3, [r2, #8]
 80060c8:	3b01      	subs	r3, #1
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	b410      	push	{r4}
 80060ce:	6093      	str	r3, [r2, #8]
 80060d0:	da08      	bge.n	80060e4 <__sfputc_r+0x1e>
 80060d2:	6994      	ldr	r4, [r2, #24]
 80060d4:	42a3      	cmp	r3, r4
 80060d6:	db01      	blt.n	80060dc <__sfputc_r+0x16>
 80060d8:	290a      	cmp	r1, #10
 80060da:	d103      	bne.n	80060e4 <__sfputc_r+0x1e>
 80060dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060e0:	f000 babe 	b.w	8006660 <__swbuf_r>
 80060e4:	6813      	ldr	r3, [r2, #0]
 80060e6:	1c58      	adds	r0, r3, #1
 80060e8:	6010      	str	r0, [r2, #0]
 80060ea:	7019      	strb	r1, [r3, #0]
 80060ec:	4608      	mov	r0, r1
 80060ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <__sfputs_r>:
 80060f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f6:	4606      	mov	r6, r0
 80060f8:	460f      	mov	r7, r1
 80060fa:	4614      	mov	r4, r2
 80060fc:	18d5      	adds	r5, r2, r3
 80060fe:	42ac      	cmp	r4, r5
 8006100:	d101      	bne.n	8006106 <__sfputs_r+0x12>
 8006102:	2000      	movs	r0, #0
 8006104:	e007      	b.n	8006116 <__sfputs_r+0x22>
 8006106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800610a:	463a      	mov	r2, r7
 800610c:	4630      	mov	r0, r6
 800610e:	f7ff ffda 	bl	80060c6 <__sfputc_r>
 8006112:	1c43      	adds	r3, r0, #1
 8006114:	d1f3      	bne.n	80060fe <__sfputs_r+0xa>
 8006116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006118 <_vfiprintf_r>:
 8006118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611c:	460d      	mov	r5, r1
 800611e:	b09d      	sub	sp, #116	@ 0x74
 8006120:	4614      	mov	r4, r2
 8006122:	4698      	mov	r8, r3
 8006124:	4606      	mov	r6, r0
 8006126:	b118      	cbz	r0, 8006130 <_vfiprintf_r+0x18>
 8006128:	6a03      	ldr	r3, [r0, #32]
 800612a:	b90b      	cbnz	r3, 8006130 <_vfiprintf_r+0x18>
 800612c:	f7ff fcc2 	bl	8005ab4 <__sinit>
 8006130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006132:	07d9      	lsls	r1, r3, #31
 8006134:	d405      	bmi.n	8006142 <_vfiprintf_r+0x2a>
 8006136:	89ab      	ldrh	r3, [r5, #12]
 8006138:	059a      	lsls	r2, r3, #22
 800613a:	d402      	bmi.n	8006142 <_vfiprintf_r+0x2a>
 800613c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800613e:	f7ff fdbe 	bl	8005cbe <__retarget_lock_acquire_recursive>
 8006142:	89ab      	ldrh	r3, [r5, #12]
 8006144:	071b      	lsls	r3, r3, #28
 8006146:	d501      	bpl.n	800614c <_vfiprintf_r+0x34>
 8006148:	692b      	ldr	r3, [r5, #16]
 800614a:	b99b      	cbnz	r3, 8006174 <_vfiprintf_r+0x5c>
 800614c:	4629      	mov	r1, r5
 800614e:	4630      	mov	r0, r6
 8006150:	f000 fac4 	bl	80066dc <__swsetup_r>
 8006154:	b170      	cbz	r0, 8006174 <_vfiprintf_r+0x5c>
 8006156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006158:	07dc      	lsls	r4, r3, #31
 800615a:	d504      	bpl.n	8006166 <_vfiprintf_r+0x4e>
 800615c:	f04f 30ff 	mov.w	r0, #4294967295
 8006160:	b01d      	add	sp, #116	@ 0x74
 8006162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006166:	89ab      	ldrh	r3, [r5, #12]
 8006168:	0598      	lsls	r0, r3, #22
 800616a:	d4f7      	bmi.n	800615c <_vfiprintf_r+0x44>
 800616c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800616e:	f7ff fda7 	bl	8005cc0 <__retarget_lock_release_recursive>
 8006172:	e7f3      	b.n	800615c <_vfiprintf_r+0x44>
 8006174:	2300      	movs	r3, #0
 8006176:	9309      	str	r3, [sp, #36]	@ 0x24
 8006178:	2320      	movs	r3, #32
 800617a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800617e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006182:	2330      	movs	r3, #48	@ 0x30
 8006184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006334 <_vfiprintf_r+0x21c>
 8006188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800618c:	f04f 0901 	mov.w	r9, #1
 8006190:	4623      	mov	r3, r4
 8006192:	469a      	mov	sl, r3
 8006194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006198:	b10a      	cbz	r2, 800619e <_vfiprintf_r+0x86>
 800619a:	2a25      	cmp	r2, #37	@ 0x25
 800619c:	d1f9      	bne.n	8006192 <_vfiprintf_r+0x7a>
 800619e:	ebba 0b04 	subs.w	fp, sl, r4
 80061a2:	d00b      	beq.n	80061bc <_vfiprintf_r+0xa4>
 80061a4:	465b      	mov	r3, fp
 80061a6:	4622      	mov	r2, r4
 80061a8:	4629      	mov	r1, r5
 80061aa:	4630      	mov	r0, r6
 80061ac:	f7ff ffa2 	bl	80060f4 <__sfputs_r>
 80061b0:	3001      	adds	r0, #1
 80061b2:	f000 80a7 	beq.w	8006304 <_vfiprintf_r+0x1ec>
 80061b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061b8:	445a      	add	r2, fp
 80061ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80061bc:	f89a 3000 	ldrb.w	r3, [sl]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 809f 	beq.w	8006304 <_vfiprintf_r+0x1ec>
 80061c6:	2300      	movs	r3, #0
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295
 80061cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061d0:	f10a 0a01 	add.w	sl, sl, #1
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	9307      	str	r3, [sp, #28]
 80061d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80061de:	4654      	mov	r4, sl
 80061e0:	2205      	movs	r2, #5
 80061e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061e6:	4853      	ldr	r0, [pc, #332]	@ (8006334 <_vfiprintf_r+0x21c>)
 80061e8:	f7fa f812 	bl	8000210 <memchr>
 80061ec:	9a04      	ldr	r2, [sp, #16]
 80061ee:	b9d8      	cbnz	r0, 8006228 <_vfiprintf_r+0x110>
 80061f0:	06d1      	lsls	r1, r2, #27
 80061f2:	bf44      	itt	mi
 80061f4:	2320      	movmi	r3, #32
 80061f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061fa:	0713      	lsls	r3, r2, #28
 80061fc:	bf44      	itt	mi
 80061fe:	232b      	movmi	r3, #43	@ 0x2b
 8006200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006204:	f89a 3000 	ldrb.w	r3, [sl]
 8006208:	2b2a      	cmp	r3, #42	@ 0x2a
 800620a:	d015      	beq.n	8006238 <_vfiprintf_r+0x120>
 800620c:	9a07      	ldr	r2, [sp, #28]
 800620e:	4654      	mov	r4, sl
 8006210:	2000      	movs	r0, #0
 8006212:	f04f 0c0a 	mov.w	ip, #10
 8006216:	4621      	mov	r1, r4
 8006218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800621c:	3b30      	subs	r3, #48	@ 0x30
 800621e:	2b09      	cmp	r3, #9
 8006220:	d94b      	bls.n	80062ba <_vfiprintf_r+0x1a2>
 8006222:	b1b0      	cbz	r0, 8006252 <_vfiprintf_r+0x13a>
 8006224:	9207      	str	r2, [sp, #28]
 8006226:	e014      	b.n	8006252 <_vfiprintf_r+0x13a>
 8006228:	eba0 0308 	sub.w	r3, r0, r8
 800622c:	fa09 f303 	lsl.w	r3, r9, r3
 8006230:	4313      	orrs	r3, r2
 8006232:	9304      	str	r3, [sp, #16]
 8006234:	46a2      	mov	sl, r4
 8006236:	e7d2      	b.n	80061de <_vfiprintf_r+0xc6>
 8006238:	9b03      	ldr	r3, [sp, #12]
 800623a:	1d19      	adds	r1, r3, #4
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	9103      	str	r1, [sp, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	bfbb      	ittet	lt
 8006244:	425b      	neglt	r3, r3
 8006246:	f042 0202 	orrlt.w	r2, r2, #2
 800624a:	9307      	strge	r3, [sp, #28]
 800624c:	9307      	strlt	r3, [sp, #28]
 800624e:	bfb8      	it	lt
 8006250:	9204      	strlt	r2, [sp, #16]
 8006252:	7823      	ldrb	r3, [r4, #0]
 8006254:	2b2e      	cmp	r3, #46	@ 0x2e
 8006256:	d10a      	bne.n	800626e <_vfiprintf_r+0x156>
 8006258:	7863      	ldrb	r3, [r4, #1]
 800625a:	2b2a      	cmp	r3, #42	@ 0x2a
 800625c:	d132      	bne.n	80062c4 <_vfiprintf_r+0x1ac>
 800625e:	9b03      	ldr	r3, [sp, #12]
 8006260:	1d1a      	adds	r2, r3, #4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	9203      	str	r2, [sp, #12]
 8006266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800626a:	3402      	adds	r4, #2
 800626c:	9305      	str	r3, [sp, #20]
 800626e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006344 <_vfiprintf_r+0x22c>
 8006272:	7821      	ldrb	r1, [r4, #0]
 8006274:	2203      	movs	r2, #3
 8006276:	4650      	mov	r0, sl
 8006278:	f7f9 ffca 	bl	8000210 <memchr>
 800627c:	b138      	cbz	r0, 800628e <_vfiprintf_r+0x176>
 800627e:	9b04      	ldr	r3, [sp, #16]
 8006280:	eba0 000a 	sub.w	r0, r0, sl
 8006284:	2240      	movs	r2, #64	@ 0x40
 8006286:	4082      	lsls	r2, r0
 8006288:	4313      	orrs	r3, r2
 800628a:	3401      	adds	r4, #1
 800628c:	9304      	str	r3, [sp, #16]
 800628e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006292:	4829      	ldr	r0, [pc, #164]	@ (8006338 <_vfiprintf_r+0x220>)
 8006294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006298:	2206      	movs	r2, #6
 800629a:	f7f9 ffb9 	bl	8000210 <memchr>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d03f      	beq.n	8006322 <_vfiprintf_r+0x20a>
 80062a2:	4b26      	ldr	r3, [pc, #152]	@ (800633c <_vfiprintf_r+0x224>)
 80062a4:	bb1b      	cbnz	r3, 80062ee <_vfiprintf_r+0x1d6>
 80062a6:	9b03      	ldr	r3, [sp, #12]
 80062a8:	3307      	adds	r3, #7
 80062aa:	f023 0307 	bic.w	r3, r3, #7
 80062ae:	3308      	adds	r3, #8
 80062b0:	9303      	str	r3, [sp, #12]
 80062b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062b4:	443b      	add	r3, r7
 80062b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80062b8:	e76a      	b.n	8006190 <_vfiprintf_r+0x78>
 80062ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80062be:	460c      	mov	r4, r1
 80062c0:	2001      	movs	r0, #1
 80062c2:	e7a8      	b.n	8006216 <_vfiprintf_r+0xfe>
 80062c4:	2300      	movs	r3, #0
 80062c6:	3401      	adds	r4, #1
 80062c8:	9305      	str	r3, [sp, #20]
 80062ca:	4619      	mov	r1, r3
 80062cc:	f04f 0c0a 	mov.w	ip, #10
 80062d0:	4620      	mov	r0, r4
 80062d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062d6:	3a30      	subs	r2, #48	@ 0x30
 80062d8:	2a09      	cmp	r2, #9
 80062da:	d903      	bls.n	80062e4 <_vfiprintf_r+0x1cc>
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d0c6      	beq.n	800626e <_vfiprintf_r+0x156>
 80062e0:	9105      	str	r1, [sp, #20]
 80062e2:	e7c4      	b.n	800626e <_vfiprintf_r+0x156>
 80062e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80062e8:	4604      	mov	r4, r0
 80062ea:	2301      	movs	r3, #1
 80062ec:	e7f0      	b.n	80062d0 <_vfiprintf_r+0x1b8>
 80062ee:	ab03      	add	r3, sp, #12
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	462a      	mov	r2, r5
 80062f4:	4b12      	ldr	r3, [pc, #72]	@ (8006340 <_vfiprintf_r+0x228>)
 80062f6:	a904      	add	r1, sp, #16
 80062f8:	4630      	mov	r0, r6
 80062fa:	f3af 8000 	nop.w
 80062fe:	4607      	mov	r7, r0
 8006300:	1c78      	adds	r0, r7, #1
 8006302:	d1d6      	bne.n	80062b2 <_vfiprintf_r+0x19a>
 8006304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006306:	07d9      	lsls	r1, r3, #31
 8006308:	d405      	bmi.n	8006316 <_vfiprintf_r+0x1fe>
 800630a:	89ab      	ldrh	r3, [r5, #12]
 800630c:	059a      	lsls	r2, r3, #22
 800630e:	d402      	bmi.n	8006316 <_vfiprintf_r+0x1fe>
 8006310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006312:	f7ff fcd5 	bl	8005cc0 <__retarget_lock_release_recursive>
 8006316:	89ab      	ldrh	r3, [r5, #12]
 8006318:	065b      	lsls	r3, r3, #25
 800631a:	f53f af1f 	bmi.w	800615c <_vfiprintf_r+0x44>
 800631e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006320:	e71e      	b.n	8006160 <_vfiprintf_r+0x48>
 8006322:	ab03      	add	r3, sp, #12
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	462a      	mov	r2, r5
 8006328:	4b05      	ldr	r3, [pc, #20]	@ (8006340 <_vfiprintf_r+0x228>)
 800632a:	a904      	add	r1, sp, #16
 800632c:	4630      	mov	r0, r6
 800632e:	f000 f879 	bl	8006424 <_printf_i>
 8006332:	e7e4      	b.n	80062fe <_vfiprintf_r+0x1e6>
 8006334:	08006dff 	.word	0x08006dff
 8006338:	08006e09 	.word	0x08006e09
 800633c:	00000000 	.word	0x00000000
 8006340:	080060f5 	.word	0x080060f5
 8006344:	08006e05 	.word	0x08006e05

08006348 <_printf_common>:
 8006348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800634c:	4616      	mov	r6, r2
 800634e:	4698      	mov	r8, r3
 8006350:	688a      	ldr	r2, [r1, #8]
 8006352:	690b      	ldr	r3, [r1, #16]
 8006354:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006358:	4293      	cmp	r3, r2
 800635a:	bfb8      	it	lt
 800635c:	4613      	movlt	r3, r2
 800635e:	6033      	str	r3, [r6, #0]
 8006360:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006364:	4607      	mov	r7, r0
 8006366:	460c      	mov	r4, r1
 8006368:	b10a      	cbz	r2, 800636e <_printf_common+0x26>
 800636a:	3301      	adds	r3, #1
 800636c:	6033      	str	r3, [r6, #0]
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	0699      	lsls	r1, r3, #26
 8006372:	bf42      	ittt	mi
 8006374:	6833      	ldrmi	r3, [r6, #0]
 8006376:	3302      	addmi	r3, #2
 8006378:	6033      	strmi	r3, [r6, #0]
 800637a:	6825      	ldr	r5, [r4, #0]
 800637c:	f015 0506 	ands.w	r5, r5, #6
 8006380:	d106      	bne.n	8006390 <_printf_common+0x48>
 8006382:	f104 0a19 	add.w	sl, r4, #25
 8006386:	68e3      	ldr	r3, [r4, #12]
 8006388:	6832      	ldr	r2, [r6, #0]
 800638a:	1a9b      	subs	r3, r3, r2
 800638c:	42ab      	cmp	r3, r5
 800638e:	dc26      	bgt.n	80063de <_printf_common+0x96>
 8006390:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006394:	6822      	ldr	r2, [r4, #0]
 8006396:	3b00      	subs	r3, #0
 8006398:	bf18      	it	ne
 800639a:	2301      	movne	r3, #1
 800639c:	0692      	lsls	r2, r2, #26
 800639e:	d42b      	bmi.n	80063f8 <_printf_common+0xb0>
 80063a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80063a4:	4641      	mov	r1, r8
 80063a6:	4638      	mov	r0, r7
 80063a8:	47c8      	blx	r9
 80063aa:	3001      	adds	r0, #1
 80063ac:	d01e      	beq.n	80063ec <_printf_common+0xa4>
 80063ae:	6823      	ldr	r3, [r4, #0]
 80063b0:	6922      	ldr	r2, [r4, #16]
 80063b2:	f003 0306 	and.w	r3, r3, #6
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	bf02      	ittt	eq
 80063ba:	68e5      	ldreq	r5, [r4, #12]
 80063bc:	6833      	ldreq	r3, [r6, #0]
 80063be:	1aed      	subeq	r5, r5, r3
 80063c0:	68a3      	ldr	r3, [r4, #8]
 80063c2:	bf0c      	ite	eq
 80063c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063c8:	2500      	movne	r5, #0
 80063ca:	4293      	cmp	r3, r2
 80063cc:	bfc4      	itt	gt
 80063ce:	1a9b      	subgt	r3, r3, r2
 80063d0:	18ed      	addgt	r5, r5, r3
 80063d2:	2600      	movs	r6, #0
 80063d4:	341a      	adds	r4, #26
 80063d6:	42b5      	cmp	r5, r6
 80063d8:	d11a      	bne.n	8006410 <_printf_common+0xc8>
 80063da:	2000      	movs	r0, #0
 80063dc:	e008      	b.n	80063f0 <_printf_common+0xa8>
 80063de:	2301      	movs	r3, #1
 80063e0:	4652      	mov	r2, sl
 80063e2:	4641      	mov	r1, r8
 80063e4:	4638      	mov	r0, r7
 80063e6:	47c8      	blx	r9
 80063e8:	3001      	adds	r0, #1
 80063ea:	d103      	bne.n	80063f4 <_printf_common+0xac>
 80063ec:	f04f 30ff 	mov.w	r0, #4294967295
 80063f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f4:	3501      	adds	r5, #1
 80063f6:	e7c6      	b.n	8006386 <_printf_common+0x3e>
 80063f8:	18e1      	adds	r1, r4, r3
 80063fa:	1c5a      	adds	r2, r3, #1
 80063fc:	2030      	movs	r0, #48	@ 0x30
 80063fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006402:	4422      	add	r2, r4
 8006404:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800640c:	3302      	adds	r3, #2
 800640e:	e7c7      	b.n	80063a0 <_printf_common+0x58>
 8006410:	2301      	movs	r3, #1
 8006412:	4622      	mov	r2, r4
 8006414:	4641      	mov	r1, r8
 8006416:	4638      	mov	r0, r7
 8006418:	47c8      	blx	r9
 800641a:	3001      	adds	r0, #1
 800641c:	d0e6      	beq.n	80063ec <_printf_common+0xa4>
 800641e:	3601      	adds	r6, #1
 8006420:	e7d9      	b.n	80063d6 <_printf_common+0x8e>
	...

08006424 <_printf_i>:
 8006424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006428:	7e0f      	ldrb	r7, [r1, #24]
 800642a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800642c:	2f78      	cmp	r7, #120	@ 0x78
 800642e:	4691      	mov	r9, r2
 8006430:	4680      	mov	r8, r0
 8006432:	460c      	mov	r4, r1
 8006434:	469a      	mov	sl, r3
 8006436:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800643a:	d807      	bhi.n	800644c <_printf_i+0x28>
 800643c:	2f62      	cmp	r7, #98	@ 0x62
 800643e:	d80a      	bhi.n	8006456 <_printf_i+0x32>
 8006440:	2f00      	cmp	r7, #0
 8006442:	f000 80d1 	beq.w	80065e8 <_printf_i+0x1c4>
 8006446:	2f58      	cmp	r7, #88	@ 0x58
 8006448:	f000 80b8 	beq.w	80065bc <_printf_i+0x198>
 800644c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006450:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006454:	e03a      	b.n	80064cc <_printf_i+0xa8>
 8006456:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800645a:	2b15      	cmp	r3, #21
 800645c:	d8f6      	bhi.n	800644c <_printf_i+0x28>
 800645e:	a101      	add	r1, pc, #4	@ (adr r1, 8006464 <_printf_i+0x40>)
 8006460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006464:	080064bd 	.word	0x080064bd
 8006468:	080064d1 	.word	0x080064d1
 800646c:	0800644d 	.word	0x0800644d
 8006470:	0800644d 	.word	0x0800644d
 8006474:	0800644d 	.word	0x0800644d
 8006478:	0800644d 	.word	0x0800644d
 800647c:	080064d1 	.word	0x080064d1
 8006480:	0800644d 	.word	0x0800644d
 8006484:	0800644d 	.word	0x0800644d
 8006488:	0800644d 	.word	0x0800644d
 800648c:	0800644d 	.word	0x0800644d
 8006490:	080065cf 	.word	0x080065cf
 8006494:	080064fb 	.word	0x080064fb
 8006498:	08006589 	.word	0x08006589
 800649c:	0800644d 	.word	0x0800644d
 80064a0:	0800644d 	.word	0x0800644d
 80064a4:	080065f1 	.word	0x080065f1
 80064a8:	0800644d 	.word	0x0800644d
 80064ac:	080064fb 	.word	0x080064fb
 80064b0:	0800644d 	.word	0x0800644d
 80064b4:	0800644d 	.word	0x0800644d
 80064b8:	08006591 	.word	0x08006591
 80064bc:	6833      	ldr	r3, [r6, #0]
 80064be:	1d1a      	adds	r2, r3, #4
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6032      	str	r2, [r6, #0]
 80064c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064cc:	2301      	movs	r3, #1
 80064ce:	e09c      	b.n	800660a <_printf_i+0x1e6>
 80064d0:	6833      	ldr	r3, [r6, #0]
 80064d2:	6820      	ldr	r0, [r4, #0]
 80064d4:	1d19      	adds	r1, r3, #4
 80064d6:	6031      	str	r1, [r6, #0]
 80064d8:	0606      	lsls	r6, r0, #24
 80064da:	d501      	bpl.n	80064e0 <_printf_i+0xbc>
 80064dc:	681d      	ldr	r5, [r3, #0]
 80064de:	e003      	b.n	80064e8 <_printf_i+0xc4>
 80064e0:	0645      	lsls	r5, r0, #25
 80064e2:	d5fb      	bpl.n	80064dc <_printf_i+0xb8>
 80064e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064e8:	2d00      	cmp	r5, #0
 80064ea:	da03      	bge.n	80064f4 <_printf_i+0xd0>
 80064ec:	232d      	movs	r3, #45	@ 0x2d
 80064ee:	426d      	negs	r5, r5
 80064f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064f4:	4858      	ldr	r0, [pc, #352]	@ (8006658 <_printf_i+0x234>)
 80064f6:	230a      	movs	r3, #10
 80064f8:	e011      	b.n	800651e <_printf_i+0xfa>
 80064fa:	6821      	ldr	r1, [r4, #0]
 80064fc:	6833      	ldr	r3, [r6, #0]
 80064fe:	0608      	lsls	r0, r1, #24
 8006500:	f853 5b04 	ldr.w	r5, [r3], #4
 8006504:	d402      	bmi.n	800650c <_printf_i+0xe8>
 8006506:	0649      	lsls	r1, r1, #25
 8006508:	bf48      	it	mi
 800650a:	b2ad      	uxthmi	r5, r5
 800650c:	2f6f      	cmp	r7, #111	@ 0x6f
 800650e:	4852      	ldr	r0, [pc, #328]	@ (8006658 <_printf_i+0x234>)
 8006510:	6033      	str	r3, [r6, #0]
 8006512:	bf14      	ite	ne
 8006514:	230a      	movne	r3, #10
 8006516:	2308      	moveq	r3, #8
 8006518:	2100      	movs	r1, #0
 800651a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800651e:	6866      	ldr	r6, [r4, #4]
 8006520:	60a6      	str	r6, [r4, #8]
 8006522:	2e00      	cmp	r6, #0
 8006524:	db05      	blt.n	8006532 <_printf_i+0x10e>
 8006526:	6821      	ldr	r1, [r4, #0]
 8006528:	432e      	orrs	r6, r5
 800652a:	f021 0104 	bic.w	r1, r1, #4
 800652e:	6021      	str	r1, [r4, #0]
 8006530:	d04b      	beq.n	80065ca <_printf_i+0x1a6>
 8006532:	4616      	mov	r6, r2
 8006534:	fbb5 f1f3 	udiv	r1, r5, r3
 8006538:	fb03 5711 	mls	r7, r3, r1, r5
 800653c:	5dc7      	ldrb	r7, [r0, r7]
 800653e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006542:	462f      	mov	r7, r5
 8006544:	42bb      	cmp	r3, r7
 8006546:	460d      	mov	r5, r1
 8006548:	d9f4      	bls.n	8006534 <_printf_i+0x110>
 800654a:	2b08      	cmp	r3, #8
 800654c:	d10b      	bne.n	8006566 <_printf_i+0x142>
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	07df      	lsls	r7, r3, #31
 8006552:	d508      	bpl.n	8006566 <_printf_i+0x142>
 8006554:	6923      	ldr	r3, [r4, #16]
 8006556:	6861      	ldr	r1, [r4, #4]
 8006558:	4299      	cmp	r1, r3
 800655a:	bfde      	ittt	le
 800655c:	2330      	movle	r3, #48	@ 0x30
 800655e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006562:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006566:	1b92      	subs	r2, r2, r6
 8006568:	6122      	str	r2, [r4, #16]
 800656a:	f8cd a000 	str.w	sl, [sp]
 800656e:	464b      	mov	r3, r9
 8006570:	aa03      	add	r2, sp, #12
 8006572:	4621      	mov	r1, r4
 8006574:	4640      	mov	r0, r8
 8006576:	f7ff fee7 	bl	8006348 <_printf_common>
 800657a:	3001      	adds	r0, #1
 800657c:	d14a      	bne.n	8006614 <_printf_i+0x1f0>
 800657e:	f04f 30ff 	mov.w	r0, #4294967295
 8006582:	b004      	add	sp, #16
 8006584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	f043 0320 	orr.w	r3, r3, #32
 800658e:	6023      	str	r3, [r4, #0]
 8006590:	4832      	ldr	r0, [pc, #200]	@ (800665c <_printf_i+0x238>)
 8006592:	2778      	movs	r7, #120	@ 0x78
 8006594:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	6831      	ldr	r1, [r6, #0]
 800659c:	061f      	lsls	r7, r3, #24
 800659e:	f851 5b04 	ldr.w	r5, [r1], #4
 80065a2:	d402      	bmi.n	80065aa <_printf_i+0x186>
 80065a4:	065f      	lsls	r7, r3, #25
 80065a6:	bf48      	it	mi
 80065a8:	b2ad      	uxthmi	r5, r5
 80065aa:	6031      	str	r1, [r6, #0]
 80065ac:	07d9      	lsls	r1, r3, #31
 80065ae:	bf44      	itt	mi
 80065b0:	f043 0320 	orrmi.w	r3, r3, #32
 80065b4:	6023      	strmi	r3, [r4, #0]
 80065b6:	b11d      	cbz	r5, 80065c0 <_printf_i+0x19c>
 80065b8:	2310      	movs	r3, #16
 80065ba:	e7ad      	b.n	8006518 <_printf_i+0xf4>
 80065bc:	4826      	ldr	r0, [pc, #152]	@ (8006658 <_printf_i+0x234>)
 80065be:	e7e9      	b.n	8006594 <_printf_i+0x170>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	f023 0320 	bic.w	r3, r3, #32
 80065c6:	6023      	str	r3, [r4, #0]
 80065c8:	e7f6      	b.n	80065b8 <_printf_i+0x194>
 80065ca:	4616      	mov	r6, r2
 80065cc:	e7bd      	b.n	800654a <_printf_i+0x126>
 80065ce:	6833      	ldr	r3, [r6, #0]
 80065d0:	6825      	ldr	r5, [r4, #0]
 80065d2:	6961      	ldr	r1, [r4, #20]
 80065d4:	1d18      	adds	r0, r3, #4
 80065d6:	6030      	str	r0, [r6, #0]
 80065d8:	062e      	lsls	r6, r5, #24
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	d501      	bpl.n	80065e2 <_printf_i+0x1be>
 80065de:	6019      	str	r1, [r3, #0]
 80065e0:	e002      	b.n	80065e8 <_printf_i+0x1c4>
 80065e2:	0668      	lsls	r0, r5, #25
 80065e4:	d5fb      	bpl.n	80065de <_printf_i+0x1ba>
 80065e6:	8019      	strh	r1, [r3, #0]
 80065e8:	2300      	movs	r3, #0
 80065ea:	6123      	str	r3, [r4, #16]
 80065ec:	4616      	mov	r6, r2
 80065ee:	e7bc      	b.n	800656a <_printf_i+0x146>
 80065f0:	6833      	ldr	r3, [r6, #0]
 80065f2:	1d1a      	adds	r2, r3, #4
 80065f4:	6032      	str	r2, [r6, #0]
 80065f6:	681e      	ldr	r6, [r3, #0]
 80065f8:	6862      	ldr	r2, [r4, #4]
 80065fa:	2100      	movs	r1, #0
 80065fc:	4630      	mov	r0, r6
 80065fe:	f7f9 fe07 	bl	8000210 <memchr>
 8006602:	b108      	cbz	r0, 8006608 <_printf_i+0x1e4>
 8006604:	1b80      	subs	r0, r0, r6
 8006606:	6060      	str	r0, [r4, #4]
 8006608:	6863      	ldr	r3, [r4, #4]
 800660a:	6123      	str	r3, [r4, #16]
 800660c:	2300      	movs	r3, #0
 800660e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006612:	e7aa      	b.n	800656a <_printf_i+0x146>
 8006614:	6923      	ldr	r3, [r4, #16]
 8006616:	4632      	mov	r2, r6
 8006618:	4649      	mov	r1, r9
 800661a:	4640      	mov	r0, r8
 800661c:	47d0      	blx	sl
 800661e:	3001      	adds	r0, #1
 8006620:	d0ad      	beq.n	800657e <_printf_i+0x15a>
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	079b      	lsls	r3, r3, #30
 8006626:	d413      	bmi.n	8006650 <_printf_i+0x22c>
 8006628:	68e0      	ldr	r0, [r4, #12]
 800662a:	9b03      	ldr	r3, [sp, #12]
 800662c:	4298      	cmp	r0, r3
 800662e:	bfb8      	it	lt
 8006630:	4618      	movlt	r0, r3
 8006632:	e7a6      	b.n	8006582 <_printf_i+0x15e>
 8006634:	2301      	movs	r3, #1
 8006636:	4632      	mov	r2, r6
 8006638:	4649      	mov	r1, r9
 800663a:	4640      	mov	r0, r8
 800663c:	47d0      	blx	sl
 800663e:	3001      	adds	r0, #1
 8006640:	d09d      	beq.n	800657e <_printf_i+0x15a>
 8006642:	3501      	adds	r5, #1
 8006644:	68e3      	ldr	r3, [r4, #12]
 8006646:	9903      	ldr	r1, [sp, #12]
 8006648:	1a5b      	subs	r3, r3, r1
 800664a:	42ab      	cmp	r3, r5
 800664c:	dcf2      	bgt.n	8006634 <_printf_i+0x210>
 800664e:	e7eb      	b.n	8006628 <_printf_i+0x204>
 8006650:	2500      	movs	r5, #0
 8006652:	f104 0619 	add.w	r6, r4, #25
 8006656:	e7f5      	b.n	8006644 <_printf_i+0x220>
 8006658:	08006e10 	.word	0x08006e10
 800665c:	08006e21 	.word	0x08006e21

08006660 <__swbuf_r>:
 8006660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006662:	460e      	mov	r6, r1
 8006664:	4614      	mov	r4, r2
 8006666:	4605      	mov	r5, r0
 8006668:	b118      	cbz	r0, 8006672 <__swbuf_r+0x12>
 800666a:	6a03      	ldr	r3, [r0, #32]
 800666c:	b90b      	cbnz	r3, 8006672 <__swbuf_r+0x12>
 800666e:	f7ff fa21 	bl	8005ab4 <__sinit>
 8006672:	69a3      	ldr	r3, [r4, #24]
 8006674:	60a3      	str	r3, [r4, #8]
 8006676:	89a3      	ldrh	r3, [r4, #12]
 8006678:	071a      	lsls	r2, r3, #28
 800667a:	d501      	bpl.n	8006680 <__swbuf_r+0x20>
 800667c:	6923      	ldr	r3, [r4, #16]
 800667e:	b943      	cbnz	r3, 8006692 <__swbuf_r+0x32>
 8006680:	4621      	mov	r1, r4
 8006682:	4628      	mov	r0, r5
 8006684:	f000 f82a 	bl	80066dc <__swsetup_r>
 8006688:	b118      	cbz	r0, 8006692 <__swbuf_r+0x32>
 800668a:	f04f 37ff 	mov.w	r7, #4294967295
 800668e:	4638      	mov	r0, r7
 8006690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	6922      	ldr	r2, [r4, #16]
 8006696:	1a98      	subs	r0, r3, r2
 8006698:	6963      	ldr	r3, [r4, #20]
 800669a:	b2f6      	uxtb	r6, r6
 800669c:	4283      	cmp	r3, r0
 800669e:	4637      	mov	r7, r6
 80066a0:	dc05      	bgt.n	80066ae <__swbuf_r+0x4e>
 80066a2:	4621      	mov	r1, r4
 80066a4:	4628      	mov	r0, r5
 80066a6:	f7ff fcbd 	bl	8006024 <_fflush_r>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	d1ed      	bne.n	800668a <__swbuf_r+0x2a>
 80066ae:	68a3      	ldr	r3, [r4, #8]
 80066b0:	3b01      	subs	r3, #1
 80066b2:	60a3      	str	r3, [r4, #8]
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	1c5a      	adds	r2, r3, #1
 80066b8:	6022      	str	r2, [r4, #0]
 80066ba:	701e      	strb	r6, [r3, #0]
 80066bc:	6962      	ldr	r2, [r4, #20]
 80066be:	1c43      	adds	r3, r0, #1
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d004      	beq.n	80066ce <__swbuf_r+0x6e>
 80066c4:	89a3      	ldrh	r3, [r4, #12]
 80066c6:	07db      	lsls	r3, r3, #31
 80066c8:	d5e1      	bpl.n	800668e <__swbuf_r+0x2e>
 80066ca:	2e0a      	cmp	r6, #10
 80066cc:	d1df      	bne.n	800668e <__swbuf_r+0x2e>
 80066ce:	4621      	mov	r1, r4
 80066d0:	4628      	mov	r0, r5
 80066d2:	f7ff fca7 	bl	8006024 <_fflush_r>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d0d9      	beq.n	800668e <__swbuf_r+0x2e>
 80066da:	e7d6      	b.n	800668a <__swbuf_r+0x2a>

080066dc <__swsetup_r>:
 80066dc:	b538      	push	{r3, r4, r5, lr}
 80066de:	4b29      	ldr	r3, [pc, #164]	@ (8006784 <__swsetup_r+0xa8>)
 80066e0:	4605      	mov	r5, r0
 80066e2:	6818      	ldr	r0, [r3, #0]
 80066e4:	460c      	mov	r4, r1
 80066e6:	b118      	cbz	r0, 80066f0 <__swsetup_r+0x14>
 80066e8:	6a03      	ldr	r3, [r0, #32]
 80066ea:	b90b      	cbnz	r3, 80066f0 <__swsetup_r+0x14>
 80066ec:	f7ff f9e2 	bl	8005ab4 <__sinit>
 80066f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066f4:	0719      	lsls	r1, r3, #28
 80066f6:	d422      	bmi.n	800673e <__swsetup_r+0x62>
 80066f8:	06da      	lsls	r2, r3, #27
 80066fa:	d407      	bmi.n	800670c <__swsetup_r+0x30>
 80066fc:	2209      	movs	r2, #9
 80066fe:	602a      	str	r2, [r5, #0]
 8006700:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006704:	81a3      	strh	r3, [r4, #12]
 8006706:	f04f 30ff 	mov.w	r0, #4294967295
 800670a:	e033      	b.n	8006774 <__swsetup_r+0x98>
 800670c:	0758      	lsls	r0, r3, #29
 800670e:	d512      	bpl.n	8006736 <__swsetup_r+0x5a>
 8006710:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006712:	b141      	cbz	r1, 8006726 <__swsetup_r+0x4a>
 8006714:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006718:	4299      	cmp	r1, r3
 800671a:	d002      	beq.n	8006722 <__swsetup_r+0x46>
 800671c:	4628      	mov	r0, r5
 800671e:	f7ff fafd 	bl	8005d1c <_free_r>
 8006722:	2300      	movs	r3, #0
 8006724:	6363      	str	r3, [r4, #52]	@ 0x34
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800672c:	81a3      	strh	r3, [r4, #12]
 800672e:	2300      	movs	r3, #0
 8006730:	6063      	str	r3, [r4, #4]
 8006732:	6923      	ldr	r3, [r4, #16]
 8006734:	6023      	str	r3, [r4, #0]
 8006736:	89a3      	ldrh	r3, [r4, #12]
 8006738:	f043 0308 	orr.w	r3, r3, #8
 800673c:	81a3      	strh	r3, [r4, #12]
 800673e:	6923      	ldr	r3, [r4, #16]
 8006740:	b94b      	cbnz	r3, 8006756 <__swsetup_r+0x7a>
 8006742:	89a3      	ldrh	r3, [r4, #12]
 8006744:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800674c:	d003      	beq.n	8006756 <__swsetup_r+0x7a>
 800674e:	4621      	mov	r1, r4
 8006750:	4628      	mov	r0, r5
 8006752:	f000 f883 	bl	800685c <__smakebuf_r>
 8006756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800675a:	f013 0201 	ands.w	r2, r3, #1
 800675e:	d00a      	beq.n	8006776 <__swsetup_r+0x9a>
 8006760:	2200      	movs	r2, #0
 8006762:	60a2      	str	r2, [r4, #8]
 8006764:	6962      	ldr	r2, [r4, #20]
 8006766:	4252      	negs	r2, r2
 8006768:	61a2      	str	r2, [r4, #24]
 800676a:	6922      	ldr	r2, [r4, #16]
 800676c:	b942      	cbnz	r2, 8006780 <__swsetup_r+0xa4>
 800676e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006772:	d1c5      	bne.n	8006700 <__swsetup_r+0x24>
 8006774:	bd38      	pop	{r3, r4, r5, pc}
 8006776:	0799      	lsls	r1, r3, #30
 8006778:	bf58      	it	pl
 800677a:	6962      	ldrpl	r2, [r4, #20]
 800677c:	60a2      	str	r2, [r4, #8]
 800677e:	e7f4      	b.n	800676a <__swsetup_r+0x8e>
 8006780:	2000      	movs	r0, #0
 8006782:	e7f7      	b.n	8006774 <__swsetup_r+0x98>
 8006784:	20000020 	.word	0x20000020

08006788 <_raise_r>:
 8006788:	291f      	cmp	r1, #31
 800678a:	b538      	push	{r3, r4, r5, lr}
 800678c:	4605      	mov	r5, r0
 800678e:	460c      	mov	r4, r1
 8006790:	d904      	bls.n	800679c <_raise_r+0x14>
 8006792:	2316      	movs	r3, #22
 8006794:	6003      	str	r3, [r0, #0]
 8006796:	f04f 30ff 	mov.w	r0, #4294967295
 800679a:	bd38      	pop	{r3, r4, r5, pc}
 800679c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800679e:	b112      	cbz	r2, 80067a6 <_raise_r+0x1e>
 80067a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80067a4:	b94b      	cbnz	r3, 80067ba <_raise_r+0x32>
 80067a6:	4628      	mov	r0, r5
 80067a8:	f000 f830 	bl	800680c <_getpid_r>
 80067ac:	4622      	mov	r2, r4
 80067ae:	4601      	mov	r1, r0
 80067b0:	4628      	mov	r0, r5
 80067b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067b6:	f000 b817 	b.w	80067e8 <_kill_r>
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d00a      	beq.n	80067d4 <_raise_r+0x4c>
 80067be:	1c59      	adds	r1, r3, #1
 80067c0:	d103      	bne.n	80067ca <_raise_r+0x42>
 80067c2:	2316      	movs	r3, #22
 80067c4:	6003      	str	r3, [r0, #0]
 80067c6:	2001      	movs	r0, #1
 80067c8:	e7e7      	b.n	800679a <_raise_r+0x12>
 80067ca:	2100      	movs	r1, #0
 80067cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80067d0:	4620      	mov	r0, r4
 80067d2:	4798      	blx	r3
 80067d4:	2000      	movs	r0, #0
 80067d6:	e7e0      	b.n	800679a <_raise_r+0x12>

080067d8 <raise>:
 80067d8:	4b02      	ldr	r3, [pc, #8]	@ (80067e4 <raise+0xc>)
 80067da:	4601      	mov	r1, r0
 80067dc:	6818      	ldr	r0, [r3, #0]
 80067de:	f7ff bfd3 	b.w	8006788 <_raise_r>
 80067e2:	bf00      	nop
 80067e4:	20000020 	.word	0x20000020

080067e8 <_kill_r>:
 80067e8:	b538      	push	{r3, r4, r5, lr}
 80067ea:	4d07      	ldr	r5, [pc, #28]	@ (8006808 <_kill_r+0x20>)
 80067ec:	2300      	movs	r3, #0
 80067ee:	4604      	mov	r4, r0
 80067f0:	4608      	mov	r0, r1
 80067f2:	4611      	mov	r1, r2
 80067f4:	602b      	str	r3, [r5, #0]
 80067f6:	f7fa f9ec 	bl	8000bd2 <_kill>
 80067fa:	1c43      	adds	r3, r0, #1
 80067fc:	d102      	bne.n	8006804 <_kill_r+0x1c>
 80067fe:	682b      	ldr	r3, [r5, #0]
 8006800:	b103      	cbz	r3, 8006804 <_kill_r+0x1c>
 8006802:	6023      	str	r3, [r4, #0]
 8006804:	bd38      	pop	{r3, r4, r5, pc}
 8006806:	bf00      	nop
 8006808:	20000b70 	.word	0x20000b70

0800680c <_getpid_r>:
 800680c:	f7fa b9d9 	b.w	8000bc2 <_getpid>

08006810 <__swhatbuf_r>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	460c      	mov	r4, r1
 8006814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006818:	2900      	cmp	r1, #0
 800681a:	b096      	sub	sp, #88	@ 0x58
 800681c:	4615      	mov	r5, r2
 800681e:	461e      	mov	r6, r3
 8006820:	da0d      	bge.n	800683e <__swhatbuf_r+0x2e>
 8006822:	89a3      	ldrh	r3, [r4, #12]
 8006824:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006828:	f04f 0100 	mov.w	r1, #0
 800682c:	bf14      	ite	ne
 800682e:	2340      	movne	r3, #64	@ 0x40
 8006830:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006834:	2000      	movs	r0, #0
 8006836:	6031      	str	r1, [r6, #0]
 8006838:	602b      	str	r3, [r5, #0]
 800683a:	b016      	add	sp, #88	@ 0x58
 800683c:	bd70      	pop	{r4, r5, r6, pc}
 800683e:	466a      	mov	r2, sp
 8006840:	f000 f848 	bl	80068d4 <_fstat_r>
 8006844:	2800      	cmp	r0, #0
 8006846:	dbec      	blt.n	8006822 <__swhatbuf_r+0x12>
 8006848:	9901      	ldr	r1, [sp, #4]
 800684a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800684e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006852:	4259      	negs	r1, r3
 8006854:	4159      	adcs	r1, r3
 8006856:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800685a:	e7eb      	b.n	8006834 <__swhatbuf_r+0x24>

0800685c <__smakebuf_r>:
 800685c:	898b      	ldrh	r3, [r1, #12]
 800685e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006860:	079d      	lsls	r5, r3, #30
 8006862:	4606      	mov	r6, r0
 8006864:	460c      	mov	r4, r1
 8006866:	d507      	bpl.n	8006878 <__smakebuf_r+0x1c>
 8006868:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800686c:	6023      	str	r3, [r4, #0]
 800686e:	6123      	str	r3, [r4, #16]
 8006870:	2301      	movs	r3, #1
 8006872:	6163      	str	r3, [r4, #20]
 8006874:	b003      	add	sp, #12
 8006876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006878:	ab01      	add	r3, sp, #4
 800687a:	466a      	mov	r2, sp
 800687c:	f7ff ffc8 	bl	8006810 <__swhatbuf_r>
 8006880:	9f00      	ldr	r7, [sp, #0]
 8006882:	4605      	mov	r5, r0
 8006884:	4639      	mov	r1, r7
 8006886:	4630      	mov	r0, r6
 8006888:	f7ff fabc 	bl	8005e04 <_malloc_r>
 800688c:	b948      	cbnz	r0, 80068a2 <__smakebuf_r+0x46>
 800688e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006892:	059a      	lsls	r2, r3, #22
 8006894:	d4ee      	bmi.n	8006874 <__smakebuf_r+0x18>
 8006896:	f023 0303 	bic.w	r3, r3, #3
 800689a:	f043 0302 	orr.w	r3, r3, #2
 800689e:	81a3      	strh	r3, [r4, #12]
 80068a0:	e7e2      	b.n	8006868 <__smakebuf_r+0xc>
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	6020      	str	r0, [r4, #0]
 80068a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068aa:	81a3      	strh	r3, [r4, #12]
 80068ac:	9b01      	ldr	r3, [sp, #4]
 80068ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80068b2:	b15b      	cbz	r3, 80068cc <__smakebuf_r+0x70>
 80068b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068b8:	4630      	mov	r0, r6
 80068ba:	f000 f81d 	bl	80068f8 <_isatty_r>
 80068be:	b128      	cbz	r0, 80068cc <__smakebuf_r+0x70>
 80068c0:	89a3      	ldrh	r3, [r4, #12]
 80068c2:	f023 0303 	bic.w	r3, r3, #3
 80068c6:	f043 0301 	orr.w	r3, r3, #1
 80068ca:	81a3      	strh	r3, [r4, #12]
 80068cc:	89a3      	ldrh	r3, [r4, #12]
 80068ce:	431d      	orrs	r5, r3
 80068d0:	81a5      	strh	r5, [r4, #12]
 80068d2:	e7cf      	b.n	8006874 <__smakebuf_r+0x18>

080068d4 <_fstat_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d07      	ldr	r5, [pc, #28]	@ (80068f4 <_fstat_r+0x20>)
 80068d8:	2300      	movs	r3, #0
 80068da:	4604      	mov	r4, r0
 80068dc:	4608      	mov	r0, r1
 80068de:	4611      	mov	r1, r2
 80068e0:	602b      	str	r3, [r5, #0]
 80068e2:	f7fa f9d6 	bl	8000c92 <_fstat>
 80068e6:	1c43      	adds	r3, r0, #1
 80068e8:	d102      	bne.n	80068f0 <_fstat_r+0x1c>
 80068ea:	682b      	ldr	r3, [r5, #0]
 80068ec:	b103      	cbz	r3, 80068f0 <_fstat_r+0x1c>
 80068ee:	6023      	str	r3, [r4, #0]
 80068f0:	bd38      	pop	{r3, r4, r5, pc}
 80068f2:	bf00      	nop
 80068f4:	20000b70 	.word	0x20000b70

080068f8 <_isatty_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4d06      	ldr	r5, [pc, #24]	@ (8006914 <_isatty_r+0x1c>)
 80068fc:	2300      	movs	r3, #0
 80068fe:	4604      	mov	r4, r0
 8006900:	4608      	mov	r0, r1
 8006902:	602b      	str	r3, [r5, #0]
 8006904:	f7fa f9d5 	bl	8000cb2 <_isatty>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_isatty_r+0x1a>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_isatty_r+0x1a>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	20000b70 	.word	0x20000b70

08006918 <_init>:
 8006918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691a:	bf00      	nop
 800691c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800691e:	bc08      	pop	{r3}
 8006920:	469e      	mov	lr, r3
 8006922:	4770      	bx	lr

08006924 <_fini>:
 8006924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006926:	bf00      	nop
 8006928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800692a:	bc08      	pop	{r3}
 800692c:	469e      	mov	lr, r3
 800692e:	4770      	bx	lr
