<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bai_517_dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6611412172785563749" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6891739126019475749" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2766938012185879015" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440542" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6177605816419206949" xil_pn:start_ts="1681440542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440605" xil_pn:in_ck="1885899594538395352" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3006657094344330466" xil_pn:start_ts="1681440592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.lso"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ngc"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ngr"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.prj"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.stx"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.syr"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.xst"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_vhdl.prj"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1681440547" xil_pn:in_ck="875032682667283176" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7773483338662101180" xil_pn:start_ts="1681440547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440614" xil_pn:in_ck="6188754863960017306" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7358234341895384510" xil_pn:start_ts="1681440605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.bld"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ngd"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1681440619" xil_pn:in_ck="6188754863960017307" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1681440614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.pcf"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.map"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.mrp"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.ncd"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.ngm"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_map.xrpt"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_summary.xml"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1681440645" xil_pn:in_ck="5185905742595812916" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1681440619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ncd"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.pad"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.par"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ptwx"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.unroutes"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.xpi"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_pad.csv"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_pad.txt"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1681440651" xil_pn:in_ck="-3118536537251225041" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1681440645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.bgn"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.bit"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.drc"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1681440655" xil_pn:in_ck="-3118536537251237895" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1681440654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1681440645" xil_pn:in_ck="6188754863960017175" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1681440640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.twr"/>
      <outfile xil_pn:name="dem_3so_ss_ud_4ts_ht7d_3btn_4ttd.twx"/>
    </transform>
  </transforms>

</generated_project>
