verilog xil_defaultlib --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gth_0/hdl/verilog" --include "../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gth_0/synth" \
"c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
