CADENCE IHNL11140
$model
OR3 OR3
MU0_lib/MU0/schematic MU0
XOR2 XOR2
AND3B2 AND3B2
AND4B1 AND4B1
MU0_lib/MU0_control/schematic MU0_control
COMP12111_lib/adder_16bit/schematic adder_16bit
MU0_lib/MU0_datapath/schematic MU0_datapath
BUF BUF
OR2B1 OR2B1
NOR4 NOR4
AND4 AND4
INV INV
AND3B1 AND3B1
AND3 AND3
AND4B3 AND4B3
AND2B1 AND2B1
MU0_lib/MU0_ALU/schematic MU0_ALU
OR4 OR4
OR2 OR2
AND4B2 AND4B2
MU0_lib/decoder_3_8/schematic decoder_3_8
MU0_lib/MU0_conditions/schematic MU0_conditions
AND2 AND2
FDC FDC
COMP12111_lib/fulladder/schematic fulladder
MU0_lib/mux_3_1/schematic mux_3_1
MU0_lib/MU0_test/schematic MU0_test
FDCE FDCE
GND GND
COMP12111_lib/adder_4bit/schematic adder_4bit
$endmodel
$net
$endnet
$param
$endparam
