Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 01:26:54 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_dvi_top_timing_summary_routed.rpt -pb image_dvi_top_timing_summary_routed.pb -rpx image_dvi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_dvi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clk_div_0/div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 890 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.310        0.000                      0                  170        0.203        0.000                      0                  170        3.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.310        0.000                      0                  170        0.203        0.000                      0                  170        3.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.795ns (55.750%)  route 2.218ns (44.250%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.353    clk_div_0/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    12.891    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[28]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.618    12.663    clk_div_0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.795ns (55.750%)  route 2.218ns (44.250%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.353    clk_div_0/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    12.891    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[29]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.618    12.663    clk_div_0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.795ns (55.750%)  route 2.218ns (44.250%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.353    clk_div_0/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    12.891    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[30]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.618    12.663    clk_div_0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.795ns (55.750%)  route 2.218ns (44.250%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.353    clk_div_0/clear
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    12.891    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[31]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.618    12.663    clk_div_0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.795ns (55.746%)  route 2.219ns (44.254%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.354    clk_div_0/clear
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.497    12.889    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.304    
    SLICE_X23Y42         FDRE (Setup_fdre_C_R)       -0.618    12.686    clk_div_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.795ns (55.746%)  route 2.219ns (44.254%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.354    clk_div_0/clear
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.497    12.889    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[1]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.304    
    SLICE_X23Y42         FDRE (Setup_fdre_C_R)       -0.618    12.686    clk_div_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.795ns (55.746%)  route 2.219ns (44.254%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.354    clk_div_0/clear
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.497    12.889    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[2]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.304    
    SLICE_X23Y42         FDRE (Setup_fdre_C_R)       -0.618    12.686    clk_div_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.795ns (55.746%)  route 2.219ns (44.254%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.942    10.354    clk_div_0/clear
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.497    12.889    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[3]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.304    
    SLICE_X23Y42         FDRE (Setup_fdre_C_R)       -0.618    12.686    clk_div_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.795ns (57.333%)  route 2.080ns (42.667%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.804    10.215    clk_div_0/clear
    SLICE_X23Y48         FDRE                                         r  clk_div_0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    12.891    clk_div_0/CLK
    SLICE_X23Y48         FDRE                                         r  clk_div_0/counter_reg[24]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X23Y48         FDRE (Setup_fdre_C_R)       -0.618    12.663    clk_div_0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.795ns (57.333%)  route 2.080ns (42.667%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671     5.340    clk_div_0/CLK
    SLICE_X23Y42         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.341    clk_div_0/counter_reg[0]
    SLICE_X22Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.921    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.035    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.149    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.263    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.491    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.535    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y46         LUT3 (Prop_lut3_I1_O)        0.306     8.841 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.841    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.411 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.804    10.215    clk_div_0/clear
    SLICE_X23Y48         FDRE                                         r  clk_div_0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499    12.891    clk_div_0/CLK
    SLICE_X23Y48         FDRE                                         r  clk_div_0/counter_reg[25]/C
                         clock pessimism              0.425    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X23Y48         FDRE (Setup_fdre_C_R)       -0.618    12.663    clk_div_0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  2.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  vga_ctrl_0/counter_h_reg[3]/Q
                         net (fo=4, routed)           0.068     1.666    vga_ctrl_0/hcount_sig[3]
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.099     1.765 r  vga_ctrl_0/counter_h[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    vga_ctrl_0/p_0_in[4]
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[4]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.092     1.562    vga_ctrl_0/counter_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_h_reg[4]/Q
                         net (fo=3, routed)           0.161     1.772    vga_ctrl_0/hcount_sig[4]
    SLICE_X30Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  vga_ctrl_0/HS_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_ctrl_0/HS_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_ctrl_0/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X30Y58         FDRE                                         r  vga_ctrl_0/HS_reg/C
                         clock pessimism             -0.503     1.483    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.121     1.604    vga_ctrl_0/HS_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.098%)  route 0.171ns (47.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X29Y57         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_h_reg[7]/Q
                         net (fo=13, routed)          0.171     1.782    vga_ctrl_0/hcount_sig[7]
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  vga_ctrl_0/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000     1.827    vga_ctrl_0/p_0_in[9]
    SLICE_X30Y57         FDRE                                         r  vga_ctrl_0/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X30Y57         FDRE                                         r  vga_ctrl_0/counter_h_reg[9]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.120     1.606    vga_ctrl_0/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X27Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=9, routed)           0.142     1.753    vga_ctrl_0/counter_v_reg_n_0_[0]
    SLICE_X26Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  vga_ctrl_0/VS_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga_ctrl_0/VS_i_1_n_0
    SLICE_X26Y58         FDRE                                         r  vga_ctrl_0/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X26Y58         FDRE                                         r  vga_ctrl_0/VS_reg/C
                         clock pessimism             -0.503     1.483    
    SLICE_X26Y58         FDRE (Hold_fdre_C_D)         0.091     1.574    vga_ctrl_0/VS_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X29Y57         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_h_reg[7]/Q
                         net (fo=13, routed)          0.145     1.757    vga_ctrl_0/hcount_sig[7]
    SLICE_X29Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  vga_ctrl_0/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_ctrl_0/p_0_in[7]
    SLICE_X29Y57         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X29Y57         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X29Y57         FDRE (Hold_fdre_C_D)         0.092     1.562    vga_ctrl_0/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/vid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X30Y58         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vga_ctrl_0/vid_reg/Q
                         net (fo=4, routed)           0.175     1.810    vga_ctrl_0/vid_sig
    SLICE_X30Y58         LUT4 (Prop_lut4_I3_O)        0.043     1.853 r  vga_ctrl_0/vid_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_ctrl_0/vid_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_ctrl_0/vid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X30Y58         FDRE                                         r  vga_ctrl_0/vid_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.133     1.603    vga_ctrl_0/vid_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.762%)  route 0.169ns (47.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_h_reg[1]/Q
                         net (fo=6, routed)           0.169     1.781    vga_ctrl_0/hcount_sig[1]
    SLICE_X31Y58         LUT5 (Prop_lut5_I3_O)        0.048     1.829 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga_ctrl_0/p_0_in[3]
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X31Y58         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.107     1.577    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.474    clk_div_0/CLK
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_div_0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.734    clk_div_0/counter_reg[11]
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_div_0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_div_0/counter_reg[8]_i_1_n_4
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.989    clk_div_0/CLK
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_div_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.474    clk_div_0/CLK
    SLICE_X23Y45         FDRE                                         r  clk_div_0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_div_0/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.734    clk_div_0/counter_reg[15]
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_div_0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_div_0/counter_reg[12]_i_1_n_4
    SLICE_X23Y45         FDRE                                         r  clk_div_0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.989    clk_div_0/CLK
    SLICE_X23Y45         FDRE                                         r  clk_div_0/counter_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_div_0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.474    clk_div_0/CLK
    SLICE_X23Y46         FDRE                                         r  clk_div_0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_div_0/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.734    clk_div_0/counter_reg[19]
    SLICE_X23Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_div_0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_div_0/counter_reg[16]_i_1_n_4
    SLICE_X23Y46         FDRE                                         r  clk_div_0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.989    clk_div_0/CLK
    SLICE_X23Y46         FDRE                                         r  clk_div_0/counter_reg[19]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_div_0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y42    clk_div_0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y44    clk_div_0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y44    clk_div_0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div_0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div_0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div_0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div_0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div_0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div_0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y44    clk_div_0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y44    clk_div_0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div_0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div_0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div_0/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div_0/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y46    clk_div_0/div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y61    color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y63    color_8_24_0/addr_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y63    color_8_24_0/addr_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y63    color_8_24_0/addr_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y63    color_8_24_0/addr_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y64    color_8_24_0/addr_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y64    color_8_24_0/addr_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y64    color_8_24_0/addr_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y64    color_8_24_0/addr_sig_reg[13]/C



