INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab2_Naylor_Ojeda/ALU_Lab3/ALU_Lab3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab2_Naylor_Ojeda/ALU_Lab3/ALU_Lab3.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2458] undeclared symbol N, assumed default net type wire [C:/Users/HP Useer/Desktop/Lab2_Naylor_Ojeda/ALU_Lab3/ALU_Lab3.srcs/sim_1/new/ALU_tb.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Desktop/Lab2_Naylor_Ojeda/ALU_Lab3/ALU_Lab3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
