{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489888068471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489888068472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 21:47:48 2017 " "Processing started: Sat Mar 18 21:47:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489888068472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888068472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888068473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489888075053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489888075053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3 " "Found entity 1: qsys_nios2_ddr3" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_irq_mapper " "Found entity 1: qsys_nios2_ddr3_irq_mapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_irq_mapper.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086520 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_rsp_mux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_rsp_demux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_cmd_mux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_cmd_demux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086529 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_router_005_default_decode " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_router_005_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086533 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mm_interconnect_0_router_005 " "Found entity 2: qsys_nios2_ddr3_mm_interconnect_0_router_005" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_router_003_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086534 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mm_interconnect_0_router_003 " "Found entity 2: qsys_nios2_ddr3_mm_interconnect_0_router_003" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086535 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mm_interconnect_0_router_002 " "Found entity 2: qsys_nios2_ddr3_mm_interconnect_0_router_002" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086536 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mm_interconnect_0_router_001 " "Found entity 2: qsys_nios2_ddr3_mm_interconnect_0_router_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888086536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_nios2_ddr3_mm_interconnect_0_router_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086537 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mm_interconnect_0_router " "Found entity 2: qsys_nios2_ddr3_mm_interconnect_0_router" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_sysid_qsys_0 " "Found entity 1: qsys_nios2_ddr3_sysid_qsys_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_sysid_qsys_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_pll_0 " "Found entity 1: qsys_nios2_ddr3_pll_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_onchip_memory2_0 " "Found entity 1: qsys_nios2_ddr3_onchip_memory2_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0 " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888086551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888086551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module " "Found entity 1: qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module " "Found entity 2: qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module " "Found entity 3: qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 4: qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 5: qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module " "Found entity 6: qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module " "Found entity 7: qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module " "Found entity 8: qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 9: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 10: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 11: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 12: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 13: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 14: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 15: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 19: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 20: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 21: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 22: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 23: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 24: qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 25: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci " "Found entity 26: qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_nios2_ddr3_nios2_qsys_0_cpu " "Found entity 27: qsys_nios2_ddr3_nios2_qsys_0_cpu" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087457 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087457 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087462 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087462 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087465 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087466 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087527 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087527 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087538 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087553 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087553 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087554 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008 " "Found entity 2: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1489888087562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087574 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_datamux.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087588 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087596 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1489888087598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087600 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "qsys_nios2_ddr3/synthesis/submodules/afi_mux_ddr3_ddrx.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0 " "Found entity 1: qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_jtag_uart_0_sim_scfifo_w " "Found entity 1: qsys_nios2_ddr3_jtag_uart_0_sim_scfifo_w" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087695 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_ddr3_jtag_uart_0_scfifo_w " "Found entity 2: qsys_nios2_ddr3_jtag_uart_0_scfifo_w" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087695 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_ddr3_jtag_uart_0_sim_scfifo_r " "Found entity 3: qsys_nios2_ddr3_jtag_uart_0_sim_scfifo_r" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087695 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_ddr3_jtag_uart_0_scfifo_r " "Found entity 4: qsys_nios2_ddr3_jtag_uart_0_scfifo_r" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087695 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_ddr3_jtag_uart_0 " "Found entity 5: qsys_nios2_ddr3_jtag_uart_0" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_nios2_ddr3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_ddr3_top " "Found entity 1: qsys_nios2_ddr3_top" {  } { { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888087696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888087696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_nios2_ddr3_top " "Elaborating entity \"qsys_nios2_ddr3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489888088089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qsys_nios2_ddr3_top.v(45) " "Verilog HDL assignment warning at qsys_nios2_ddr3_top.v(45): truncated value with size 32 to match size of target (4)" {  } { { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489888088090 "|qsys_nios2_ddr3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLKCTRL ALTCLKCTRL:ALTCLKCTRL_0 " "Elaborating entity \"ALTCLKCTRL\" for hierarchy \"ALTCLKCTRL:ALTCLKCTRL_0\"" {  } { { "qsys_nios2_ddr3_top.v" "ALTCLKCTRL_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTCLKCTRL:ALTCLKCTRL_0 " "Elaborated megafunction instantiation \"ALTCLKCTRL:ALTCLKCTRL_0\"" {  } { { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altclkctrl_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altclkctrl_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl_07c " "Found entity 1: altclkctrl_07c" {  } { { "db/altclkctrl_07c.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altclkctrl_07c.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_07c ALTCLKCTRL:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated " "Elaborating entity \"altclkctrl_07c\" for hierarchy \"ALTCLKCTRL:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\"" {  } { { "altclkctrl.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altclkctrl.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3 qsys_nios2_ddr3:u0 " "Elaborating entity \"qsys_nios2_ddr3\" for hierarchy \"qsys_nios2_ddr3:u0\"" {  } { { "qsys_nios2_ddr3_top.v" "u0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_jtag_uart_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsys_nios2_ddr3_jtag_uart_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "jtag_uart_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_jtag_uart_0_scfifo_w qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w " "Elaborating entity \"qsys_nios2_ddr3_jtag_uart_0_scfifo_w\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "wfifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088420 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888088420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4291 " "Found entity 1: scfifo_4291" {  } { { "db/scfifo_4291.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_4291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4291 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated " "Elaborating entity \"scfifo_4291\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_4291.tdf" "dpfifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_4291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888088625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888088625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_jtag_uart_0_scfifo_r qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r " "Elaborating entity \"qsys_nios2_ddr3_jtag_uart_0_scfifo_r\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888088953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888088953 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888088953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089357 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "mem_if_ddr3_emif_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "pll0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089430 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888089431 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "p0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089444 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv(373) " "Verilog HDL Display System Task info at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv(373): Using Regular core emif simulation models" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" 373 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888089446 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" "ureset" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" "uwrite_datapath" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "oct_ena_source_extender" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "afi_wdata_shifter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "afi_dm_shifter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" "uread_datapath" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "uvalid_select" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089737 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888089737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888089776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888089776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" "uio_pads" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "uaddress_pad" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 14 " "Parameter \"width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089882 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888089882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_kaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_kaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_kaf " "Found entity 1: ddio_out_kaf" {  } { { "db/ddio_out_kaf.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ddio_out_kaf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888089928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888089928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_kaf qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_kaf:auto_generated " "Elaborating entity \"ddio_out_kaf\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_kaf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "ubank_pad" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888089950 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888089950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_29f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_29f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_29f " "Found entity 1: ddio_out_29f" {  } { { "db/ddio_out_29f.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ddio_out_29f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888089988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888089988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_29f qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated " "Elaborating entity \"ddio_out_29f\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888089990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090008 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888090008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b9f " "Found entity 1: ddio_out_b9f" {  } { { "db/ddio_out_b9f.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ddio_out_b9f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888090052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888090052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b9f qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated " "Elaborating entity \"ddio_out_b9f\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "ucke_pad" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090068 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888090068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ddio_out_09f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888090111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888090111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].acv_ck_ldc" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090178 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888090178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888090225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888090225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|afi_mux_ddr3_ddrx:m0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "m0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "s0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090643 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888090643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888090690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888090690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888090917 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888090917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888090960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888090960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888090963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091133 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888091133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_phy_mgr_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_data_mgr_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_rw_mgr_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_0_reg rw_manager_generic.sv(155) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object \"jump_ptr_0_reg\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888091281 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_1_reg rw_manager_generic.sv(156) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object \"jump_ptr_1_reg\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888091281 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_0_reg rw_manager_generic.sv(157) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object \"jump_cntr_0_reg\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888091281 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_1_reg rw_manager_generic.sv(158) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object \"jump_cntr_1_reg\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888091281 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_mask_reg rw_manager_generic.sv(159) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object \"cs_mask_reg\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888091281 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_refresh_done rw_manager_generic.sv(163) " "Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1489888091282 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "restore_done rw_manager_generic.sv(164) " "Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1489888091282 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_refresh_done 0 rw_manager_generic.sv(163) " "Net \"all_refresh_done\" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1489888091287 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "restore_done 0 rw_manager_generic.sv(164) " "Net \"restore_done\" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0'" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1489888091287 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091371 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888091371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gtu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtu1 " "Found entity 1: altsyncram_gtu1" {  } { { "db/altsyncram_gtu1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_gtu1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtu1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gtu1:auto_generated " "Elaborating entity \"altsyncram_gtu1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gtu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/decode_8ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gtu1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gtu1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_gtu1.tdf" "wr_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_gtu1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/mux_2gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gtu1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_gtu1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_gtu1.tdf" "rd_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_gtu1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091680 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888091680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hm02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hm02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hm02 " "Found entity 1: altsyncram_hm02" {  } { { "db/altsyncram_hm02.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_hm02.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hm02 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated " "Elaborating entity \"altsyncram_hm02\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/decode_5ka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_hm02.tdf" "wr_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_hm02.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/mux_3gb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888091894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888091894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_hm02.tdf" "rd_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_hm02.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888091971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888091971 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888091971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_okr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888092022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888092022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_read_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092148 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888092148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_8lr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888092189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888092189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/rw_manager_core.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888092264 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888092264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tsl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tsl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tsl1 " "Found entity 1: altsyncram_tsl1" {  } { { "db/altsyncram_tsl1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_tsl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888092310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888092310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tsl1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_tsl1:auto_generated " "Elaborating entity \"altsyncram_tsl1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_tsl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "seq_bridge" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "mm_interconnect_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent_rsp_fifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888092988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008:router_008\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_008" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008:router_008\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008:router_008\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "dmaster" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093486 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888093486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093767 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888093846 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888093846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "timing_adt" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888093912 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "fifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "b2p" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "p2b" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "transacto" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888093967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "b2p_adapter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888094028 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489888094028 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "p2b_adapter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" "rst_controller" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "c0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" "ng0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alt_mem_ddrx_controller.v(1861) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1861): truncated value with size 17 to match size of target (16)" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489888094191 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alt_mem_ddrx_controller.v(1877) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1877): truncated value with size 17 to match size of target (16)" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489888094191 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alt_mem_ddrx_controller.v(1879) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1879): truncated value with size 17 to match size of target (16)" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489888094191 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888094867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095353 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888095353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsr1 " "Found entity 1: altsyncram_fsr1" {  } { { "db/altsyncram_fsr1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_fsr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888095397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888095397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsr1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_fsr1:auto_generated " "Elaborating entity \"altsyncram_fsr1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_fsr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095451 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888095451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pr1 " "Found entity 1: altsyncram_5pr1" {  } { { "db/altsyncram_5pr1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_5pr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888095492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888095492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pr1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_5pr1:auto_generated " "Elaborating entity \"altsyncram_5pr1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_5pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 100 " "Parameter \"lpm_width\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888095801 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888095801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sfa1 " "Found entity 1: scfifo_sfa1" {  } { { "db/scfifo_sfa1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_sfa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888095854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888095854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sfa1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated " "Elaborating entity \"scfifo_sfa1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5r91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5r91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5r91 " "Found entity 1: a_dpfifo_5r91" {  } { { "db/a_dpfifo_5r91.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888095863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888095863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5r91 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo " "Elaborating entity \"a_dpfifo_5r91\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\"" {  } { { "db/scfifo_sfa1.tdf" "dpfifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_sfa1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgn1 " "Found entity 1: altsyncram_bgn1" {  } { { "db/altsyncram_bgn1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_bgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888095945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888095945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgn1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|altsyncram_bgn1:FIFOram " "Elaborating entity \"altsyncram_bgn1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|altsyncram_bgn1:FIFOram\"" {  } { { "db/a_dpfifo_5r91.tdf" "FIFOram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888095948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5r91.tdf" "almost_full_comparer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_5r91.tdf" "three_comparison" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5r91.tdf" "rd_ptr_msb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_5r91.tdf" "usedw_counter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sfa1:auto_generated\|a_dpfifo_5r91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_5r91.tdf" "wr_ptr" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5r91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096505 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888096505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ga1 " "Found entity 1: scfifo_8ga1" {  } { { "db/scfifo_8ga1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_8ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ga1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated " "Elaborating entity \"scfifo_8ga1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr91 " "Found entity 1: a_dpfifo_hr91" {  } { { "db/a_dpfifo_hr91.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr91 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo " "Elaborating entity \"a_dpfifo_hr91\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\"" {  } { { "db/scfifo_8ga1.tdf" "dpfifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_8ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hn1 " "Found entity 1: altsyncram_3hn1" {  } { { "db/altsyncram_3hn1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_3hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3hn1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_3hn1:FIFOram " "Elaborating entity \"altsyncram_3hn1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_3hn1:FIFOram\"" {  } { { "db/a_dpfifo_hr91.tdf" "FIFOram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr91.tdf" "almost_full_comparer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_hr91.tdf" "three_comparison" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr91.tdf" "rd_ptr_msb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_ug7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_hr91.tdf" "usedw_counter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888096814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888096814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_hr91.tdf" "wr_ptr" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_hr91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888096998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888096999 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888096999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sea1 " "Found entity 1: scfifo_sea1" {  } { { "db/scfifo_sea1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_sea1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sea1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated " "Elaborating entity \"scfifo_sea1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5q91 " "Found entity 1: a_dpfifo_5q91" {  } { { "db/a_dpfifo_5q91.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5q91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5q91 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo " "Elaborating entity \"a_dpfifo_5q91\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\"" {  } { { "db/scfifo_sea1.tdf" "dpfifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_sea1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ben1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ben1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ben1 " "Found entity 1: altsyncram_ben1" {  } { { "db/altsyncram_ben1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_ben1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ben1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|altsyncram_ben1:FIFOram " "Elaborating entity \"altsyncram_ben1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|altsyncram_ben1:FIFOram\"" {  } { { "db/a_dpfifo_5q91.tdf" "FIFOram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5q91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5q91.tdf" "almost_full_comparer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5q91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_5q91.tdf" "three_comparison" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5q91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_5q91.tdf" "usedw_counter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5q91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_sea1:auto_generated\|a_dpfifo_5q91:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_5q91.tdf" "wr_ptr" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_5q91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097451 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888097451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_2ga1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_br91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/scfifo_2ga1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngn1 " "Found entity 1: altsyncram_ngn1" {  } { { "db/altsyncram_ngn1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_ngn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngn1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram " "Elaborating entity \"altsyncram_ngn1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_ngn1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_br91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_br91.tdf" "almost_full_comparer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_br91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_br91.tdf" "three_comparison" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_br91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_br91.tdf" "usedw_counter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/a_dpfifo_br91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888097690 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888097690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvr1 " "Found entity 1: altsyncram_rvr1" {  } { { "db/altsyncram_rvr1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_rvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888097762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888097762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvr1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_rvr1:auto_generated " "Elaborating entity \"altsyncram_rvr1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_rvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(203) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(203): truncated value with size 32 to match size of target (8)" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489888097889 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888097902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" "a0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "oct0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "dll0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "mm_interconnect_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" "dmaster_master_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" "s0_seq_debug_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "nios2_qsys_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0.v" "cpu" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 5959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888098991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 6961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099073 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888099073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888099136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888099136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 7027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099226 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888099226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_tgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888099279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888099279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_bht" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 7225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099360 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888099360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888099405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888099405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 8173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099476 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888099476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888099540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888099540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 8191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 8776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099655 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888099655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888099700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888099700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888099840 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888099840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888099992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100315 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100361 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888100410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 9198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101242 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888101242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_5pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888101286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888101286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 9264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101369 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888101369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888101428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888101428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 9376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101522 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888101522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888101580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888101580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 10130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888101726 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888101726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888101975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_td_mode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_dtrace\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_td_mode:qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_pib" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_im" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2653 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102538 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 2653 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888102538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888102585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888102585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102704 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888102704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_onchip_memory2_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"qsys_nios2_ddr3_onchip_memory2_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "onchip_memory2_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" "the_altsyncram" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888102749 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_onchip_memory2_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888102749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhf1 " "Found entity 1: altsyncram_hhf1" {  } { { "db/altsyncram_hhf1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_hhf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888102826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888102826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhf1 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hhf1:auto_generated " "Elaborating entity \"altsyncram_hhf1\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888102959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888102959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hhf1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hhf1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_hhf1.tdf" "decode3" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_hhf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888102962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888103009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888103009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hhf1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hhf1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_hhf1.tdf" "mux2" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_hhf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_pll_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0 " "Elaborating entity \"qsys_nios2_ddr3_pll_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "pll_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" "altera_pll_i" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103066 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1489888103081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 20.0 MHz " "Parameter \"reference_clock_frequency\" = \"20.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888103086 ""}  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888103086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_sysid_qsys_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"qsys_nios2_ddr3_sysid_qsys_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_sysid_qsys_0:sysid_qsys_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "sysid_qsys_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "mm_interconnect_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_agent\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_agent" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_agent_rsp_fifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888103621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_agent_rdata_fifo" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router:router " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router:router\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "router" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router:router\|qsys_nios2_ddr3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router:router\|qsys_nios2_ddr3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "router_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_001_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_001:router_001\|qsys_nios2_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_001:router_001\|qsys_nios2_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_002 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_002\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "router_002" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_002_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_002:router_002\|qsys_nios2_ddr3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_002:router_002\|qsys_nios2_ddr3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_003 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_003\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "router_003" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_003_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_003:router_003\|qsys_nios2_ddr3_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_003:router_003\|qsys_nios2_ddr3_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_005 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_005\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_005:router_005\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "router_005" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_router_005_default_decode qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_005:router_005\|qsys_nios2_ddr3_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_router_005_default_decode\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_router_005:router_005\|qsys_nios2_ddr3_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_data_master_limiter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_limiter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_cmd_demux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "cmd_demux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_cmd_mux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "cmd_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_rsp_demux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "rsp_demux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_rsp_mux qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "rsp_mux" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_cmd_width_adapter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_cmd_width_adapter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489888104638 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_rsp_width_adapter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_rsp_width_adapter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "crosser" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_ddr3_irq_mapper qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_irq_mapper:irq_mapper " "Elaborating entity \"qsys_nios2_ddr3_irq_mapper\" for hierarchy \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_irq_mapper:irq_mapper\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "irq_mapper" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_nios2_ddr3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_nios2_ddr3:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "rst_controller" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_nios2_ddr3:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_nios2_ddr3:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "rst_controller_001" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888104885 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" "the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1489888109047 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "inclk ALTCLKCTRL_0 1 4 " "Port \"inclk\" on the entity instantiation of \"ALTCLKCTRL_0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "qsys_nios2_ddr3_top.v" "ALTCLKCTRL_0" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1489888109648 "|qsys_nios2_ddr3_top|ALTCLKCTRL:ALTCLKCTRL_0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s184.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s184.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s184 " "Found entity 1: altsyncram_s184" {  } { { "db/altsyncram_s184.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_s184.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f7i " "Found entity 1: cntr_f7i" {  } { { "db/cntr_f7i.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_f7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888111984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888111984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888112047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888112047 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888112337 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1489888112616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.03.18.21:48:37 Progress: Loading sld14cf55e7/alt_sld_fab_wrapper_hw.tcl " "2017.03.18.21:48:37 Progress: Loading sld14cf55e7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888117712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888120241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888120530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888121689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888121814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888121934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888122100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888122105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888122106 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1489888122874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld14cf55e7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld14cf55e7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld14cf55e7/alt_sld_fab.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888123112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888123234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888123236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888123303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888123403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/ip/sld14cf55e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888123482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888123482 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 189 0 0 } } { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 150 0 0 } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489888127887 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_phy_clk " "Synthesized away node \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_phy_clk\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv" 383 -1 0 } } { "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v" 189 0 0 } } { "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" 150 0 0 } } { "qsys_nios2_ddr3_top.v" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489888127887 "|qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll6_phy"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1489888127887 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1489888127887 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489888141050 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1489888141050 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489888141050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888141083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888141083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888141129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888141129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888141156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489888141156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489888141156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3n1 " "Found entity 1: altsyncram_k3n1" {  } { { "db/altsyncram_k3n1.tdf" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/db/altsyncram_k3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489888141212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888141212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489888141635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888153891 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3179 " "3179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489888163668 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1489888163788 ""} { "Info" "ISCL_SCL_CELL_NAME" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1489888163788 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1489888163788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.map.smsg " "Generated suppressed messages file /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888165069 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 41 45 2 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 41 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 2 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1489888170906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "428 125 8 0 0 " "Adding 428 node(s), including 125 DDIO, 8 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489888171550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489888171550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12694 " "Implemented 12694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11401 " "Implemented 11401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_RAMS" "952 " "Implemented 952 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_PLLS" "8 " "Implemented 8 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1489888173385 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1489888173385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489888173385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1975 " "Peak virtual memory: 1975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489888173679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 21:49:33 2017 " "Processing ended: Sat Mar 18 21:49:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489888173679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489888173679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489888173679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489888173679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1489888180894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489888180895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 21:49:37 2017 " "Processing started: Sat Mar 18 21:49:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489888180895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489888180895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489888180895 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489888180926 ""}
{ "Info" "0" "" "Project  = nios2_ddr_prog_mem" {  } {  } 0 0 "Project  = nios2_ddr_prog_mem" 0 0 "Fitter" 0 0 1489888180927 ""}
{ "Info" "0" "" "Revision = nios2_ddr_prog_mem" {  } {  } 0 0 "Revision = nios2_ddr_prog_mem" 0 0 "Fitter" 0 0 1489888180927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1489888181399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1489888181399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_ddr_prog_mem 5CEFA7F23I7 " "Selected device 5CEFA7F23I7 for design \"nios2_ddr_prog_mem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489888181515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489888181547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489888181547 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1489888181731 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489888182503 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489888186124 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489888187000 ""}
{ "Info" "IFOCT_OCT_REMOVED_LOGIC_BLOCK_FROM_NETLIST_TOP" "" "On-chip termination (OCT) logic blocks are removed from the netlist" { { "Info" "IFOCT_OCT_REMOVED_LOGIC_BLOCK_FROM_NETLIST" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\|sd2a_0 " "Removed on-chip termination logic block \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\|sd2a_0\" from the netlist" {  } {  } 0 174072 "Removed on-chip termination logic block \"%1!s!\" from the netlist" 0 0 "Design Software" 0 -1 1489888187261 ""}  } {  } 0 174071 "On-chip termination (OCT) logic blocks are removed from the netlist" 0 0 "Fitter" 0 -1 1489888187261 ""}
{ "Info" "IFOCT_OCT_UNUSED_CALIBRATION_BLOCK_TOP" "" "On-chip termination (OCT) calibration blocks do not drive any I/Os" { { "Info" "IFOCT_OCT_UNUSED_CALIBRATION_BLOCK" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\|sd1a_0 " "On-chip termination (OCT) calibration block \"qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\|sd1a_0\" does not drive any I/Os" {  } {  } 0 174076 "On-chip termination (OCT) calibration block \"%1!s!\" does not drive any I/Os" 0 0 "Design Software" 0 -1 1489888187261 ""}  } {  } 0 174075 "On-chip termination (OCT) calibration blocks do not drive any I/Os" 0 0 "Fitter" 0 -1 1489888187261 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489888201803 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (3 global, 3 dual-regional) " "Promoted 6 clocks (3 global, 3 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1 159 global CLKCTRL_G13 " "altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1 with 159 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489888203759 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 3419 global CLKCTRL_G3 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 3419 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 222 dual-regional CLKCTRL_R33 and CLKCTRL_R21 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 222 fanout uses dual-regional clock CLKCTRL_R33 and CLKCTRL_R21" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 89 36 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_MERGED_CELL" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate 0 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1489888203759 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1198 dual-regional CLKCTRL_R31 and CLKCTRL_R25 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1198 fanout uses dual-regional clock CLKCTRL_R31 and CLKCTRL_R25" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 89 36 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_MERGED_CELL" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1489888203759 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 232 dual-regional CLKCTRL_R36 and CLKCTRL_R24 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 232 fanout uses dual-regional clock CLKCTRL_R36 and CLKCTRL_R24" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 89 36 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_MERGED_CELL" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1489888203759 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489888203759 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2521 global CLKCTRL_G14 " "qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2521 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489888203759 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489888203759 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver altclkctrl:ALTCLKCTRL_0\|altclkctrl_07c:auto_generated\|sd1, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad OSC_TCXO_20M_FPGA PIN_C21 " "Refclk input I/O pad OSC_TCXO_20M_FPGA is placed onto PIN_C21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1489888203760 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1489888203760 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1489888203760 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489888203761 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489888208267 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1489888208267 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489888208421 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489888208488 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489888208491 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489888208504 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489888208506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489888208509 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Fitter" 0 0 1489888209158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc 604 *:u0\|*:mem_if_ddr3_emif_0\|*p0\|*os_oct_ddio_oe~DFF clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc(604): *:u0\|*:mem_if_ddr3_emif_0\|*p0\|*os_oct_ddio_oe~DFF could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" 604 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1489888209198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc 604 Argument <to> is not an object ID " "Ignored set_false_path at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc(604): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$pll_afi_phy_clock -to \$os_oct_ddio_oe_reg " "set_false_path -from \$pll_afi_phy_clock -to \$os_oct_ddio_oe_reg" {  } { { "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" 604 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489888209198 ""}  } { { "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" 604 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1489888209198 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888209305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1489888209305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489888209671 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1489888209672 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1489888209677 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1489888209677 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888209678 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1489888209678 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489888209680 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333    DDR3_CK_n " "   3.333    DDR3_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333    DDR3_CK_p " "   3.333    DDR3_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[0\]_OUT " "   3.333 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[1\]_OUT " "   3.333 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_IN " "   3.333 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_OUT " "   3.333 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_IN " "   3.333 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_OUT " "   3.333 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 OSC_TCXO_20M_FPGA " "  50.000 OSC_TCXO_20M_FPGA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " "   6.666 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  20.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  40.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " "   3.333 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock " "   3.333 u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489888209680 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489888209680 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489888210463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489888210465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489888210472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489888210504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489888210580 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489888210646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489888210648 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489888210680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489888213327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "154 Block RAM " "Packed 154 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489888213364 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489888213364 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489888213364 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1489888213364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489888213364 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489888214579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489888222341 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1489888226356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:44 " "Fitter placement preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489888267010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489888300171 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489888327051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:00 " "Fitter placement operations ending: elapsed time is 00:01:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489888327051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489888333903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1489888368567 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489888368567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1489888389292 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489888389292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489888389296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 45.17 " "Total time spent on timing analysis during the Fitter is 45.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1489888402601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489888402952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489888416618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489888416630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489888432057 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:51 " "Fitter post-fit operations ending: elapsed time is 00:00:51" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489888453310 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1489888454047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.fit.smsg " "Generated suppressed messages file /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489888455648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3643 " "Peak virtual memory: 3643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489888461397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 21:54:21 2017 " "Processing ended: Sat Mar 18 21:54:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489888461397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:44 " "Elapsed time: 00:04:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489888461397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:41 " "Total CPU time (on all processors): 00:08:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489888461397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489888461397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489888470367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489888470368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 21:54:30 2017 " "Processing started: Sat Mar 18 21:54:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489888470368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489888470368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2_ddr_prog_mem -c nios2_ddr_prog_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489888470368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1489888474381 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489888486518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1402 " "Peak virtual memory: 1402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489888487379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 21:54:47 2017 " "Processing ended: Sat Mar 18 21:54:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489888487379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489888487379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489888487379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489888487379 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489888492232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489888495517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489888495517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 21:54:52 2017 " "Processing started: Sat Mar 18 21:54:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489888495517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888495517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_ddr_prog_mem -c nios2_ddr_prog_mem " "Command: quartus_sta nios2_ddr_prog_mem -c nios2_ddr_prog_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888495518 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888495693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888497772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888497773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888497851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888497851 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489888499676 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499676 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499856 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499945 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499947 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499962 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888499993 ""}
{ "Info" "0" "" "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888499993 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888500780 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "TimeQuest Timing Analyzer" 0 0 1489888500868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc 604 *:u0\|*:mem_if_ddr3_emif_0\|*p0\|*os_oct_ddio_oe~DFF clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc(604): *:u0\|*:mem_if_ddr3_emif_0\|*p0\|*os_oct_ddio_oe~DFF could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" 604 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888500927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc 604 Argument <to> is not an object ID " "Ignored set_false_path at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc(604): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$pll_afi_phy_clock -to \$os_oct_ddio_oe_reg " "set_false_path -from \$pll_afi_phy_clock -to \$os_oct_ddio_oe_reg" {  } { { "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" 604 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1489888500928 ""}  } { { "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" "" { Text "/home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc" 604 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888500928 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888500950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888501073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888501073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888502424 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888502424 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1489888502430 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888502430 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888502431 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888502431 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888502435 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888502465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489888503291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.388 " "Worst-case setup slack is -2.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.388             -14.151 OSC_TCXO_20M_FPGA  " "   -2.388             -14.151 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.542               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.851               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.884               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    0.885               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.799               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.089               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    2.089               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.931               0.000 altera_reserved_tck  " "    7.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    9.631               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.272               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.282               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.290               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 altera_reserved_tck  " "    0.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.334               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 OSC_TCXO_20M_FPGA  " "    0.451               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.623               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.233               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    1.512               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.231 " "Worst-case recovery slack is -1.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231             -54.865 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "   -1.231             -54.865 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -8.173 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "   -0.548              -8.173 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.398               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.398               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.528               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    5.528               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.576               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    5.576               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.734               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    9.734               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.399               0.000 altera_reserved_tck  " "   14.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.336               0.000 OSC_TCXO_20M_FPGA  " "   44.336               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.703 " "Worst-case removal slack is 0.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.703               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 altera_reserved_tck  " "    0.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.966               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.127               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    1.209               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 OSC_TCXO_20M_FPGA  " "    1.217               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.252               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    1.505               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.961 " "Worst-case minimum pulse width slack is 0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.961               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.967               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.947               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.947               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.455               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    2.455               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.630               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    2.630               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.612               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    8.612               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.354               0.000 altera_reserved_tck  " "   15.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.275               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.275               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.776               0.000 OSC_TCXO_20M_FPGA  " "   23.776               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888503598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503598 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 133 synchronizer chains. " "Report Metastability: Found 133 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 133 " "Number of Synchronizer Chains Found: 133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.499 ns " "Worst Case Available Settling Time: 4.499 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888503761 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888503761 ""}
{ "Info" "0" "" "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888503982 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888504679 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "TimeQuest Timing Analyzer" 0 0 1489888504730 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.542 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.542" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888505881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888505881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888505881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888505881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888505881 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888505881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.272 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.272" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506051 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506051 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888506051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -1.231 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -1.231" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506127 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888506127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.966 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.966" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888506208 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888506208 ""}
{ "Info" "0" "" "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506304 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506304 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.633  0.551" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.633  0.551" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506305 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  8.337     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  8.337     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506305 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  0.542  0.272" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  0.542  0.272" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506305 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)     \| -1.231  0.966" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)     \| -1.231  0.966" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506305 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|   0.83  0.876" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|   0.83  0.876" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506305 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.918  0.918" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.918  0.918" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506306 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|  0.397   0.35" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|  0.397   0.35" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506306 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.385  0.443" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.385  0.443" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506306 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506306 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888506528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888506612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888525668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888526636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888526636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888527749 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888527749 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1489888527754 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888527754 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888527755 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888527755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489888528241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.382 " "Worst-case setup slack is -2.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382             -14.104 OSC_TCXO_20M_FPGA  " "   -2.382             -14.104 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.335               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.967               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.969               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    1.334               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.180               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    2.180               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.247               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.247               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.083               0.000 altera_reserved_tck  " "    8.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    9.530               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.258               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.268               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.270               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 altera_reserved_tck  " "    0.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.324               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 OSC_TCXO_20M_FPGA  " "    0.497               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.809               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.167               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    1.383               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.633 " "Worst-case recovery slack is -0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633             -27.326 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "   -0.633             -27.326 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "   -0.037              -0.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.796               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.796               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.071               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    6.071               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.119               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.119               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.071               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "   10.071               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.558               0.000 altera_reserved_tck  " "   14.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.610               0.000 OSC_TCXO_20M_FPGA  " "   44.610               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.653 " "Worst-case removal slack is 0.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.653               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 altera_reserved_tck  " "    0.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.928               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.042               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 OSC_TCXO_20M_FPGA  " "    1.069               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    1.136               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.173               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    1.210               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.958 " "Worst-case minimum pulse width slack is 0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.958               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.968               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.912               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.912               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.378               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    2.378               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.628               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    2.628               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.583               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    8.583               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.395               0.000 altera_reserved_tck  " "   15.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.197               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.197               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.772               0.000 OSC_TCXO_20M_FPGA  " "   23.772               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888528764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 133 synchronizer chains. " "Report Metastability: Found 133 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 8.7e+03 years or 2.74e+11 seconds. " "Worst-Case MTBF of Design is 8.7e+03 years or 2.74e+11 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 133 " "Number of Synchronizer Chains Found: 133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.721 ns " "Worst Case Available Settling Time: 4.721 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888528917 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888528917 ""}
{ "Info" "0" "" "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888529151 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888529848 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "TimeQuest Timing Analyzer" 0 0 1489888529876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.335 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.335" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888530924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888530924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888530924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888530924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888530924 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888530924 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.258 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531131 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888531131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.633 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.633" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531250 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888531250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.928 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.928" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888531370 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888531370 ""}
{ "Info" "0" "" "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531499 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531499 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.793  0.465" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.793  0.465" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531499 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  8.574     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  8.574     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531499 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  0.335  0.258" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  0.335  0.258" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531499 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)     \| -0.633  0.928" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)     \| -0.633  0.928" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531500 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.879  0.914" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.879  0.914" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531500 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.893  0.893" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.893  0.893" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531500 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.438   0.39" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.438   0.39" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531500 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|  0.423  0.483" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|  0.423  0.483" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531500 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888531774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888532155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888547342 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888548194 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888548194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549278 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549279 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1489888549285 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549285 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888549286 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.423 " "Worst-case setup slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 OSC_TCXO_20M_FPGA  " "    0.423               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.771               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.771               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.575               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    2.575               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.338               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    3.338               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.359               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    3.359               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.703               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    3.703               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.111               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    4.111               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.199               0.000 altera_reserved_tck  " "   12.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.653               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   14.653               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 altera_reserved_tck  " "    0.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.146               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.149               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.157               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.172               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 OSC_TCXO_20M_FPGA  " "    0.182               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.732               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    0.741               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.750               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489888549834 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.156 " "Worst-case recovery slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -2.329 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "   -0.156              -2.329 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.378               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.053               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    4.053               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.057               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    7.057               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.091               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.091               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.304               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "   11.304               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.764               0.000 altera_reserved_tck  " "   15.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.453               0.000 OSC_TCXO_20M_FPGA  " "   46.453               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888549927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888549927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.307               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.455               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.632               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 OSC_TCXO_20M_FPGA  " "    0.644               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.682               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    0.718               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.795               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888550072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.307 " "Worst-case minimum pulse width slack is 1.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.307               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.309               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.230               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.230               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.884               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    2.884               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.968               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    2.968               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.902               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    8.902               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.152               0.000 altera_reserved_tck  " "   15.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.538               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.538               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.315               0.000 OSC_TCXO_20M_FPGA  " "   23.315               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888550178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888550178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 133 synchronizer chains. " "Report Metastability: Found 133 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 133 " "Number of Synchronizer Chains Found: 133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.025 ns " "Worst Case Available Settling Time: 8.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888550333 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888550333 ""}
{ "Info" "0" "" "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888550676 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888551390 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "TimeQuest Timing Analyzer" 0 0 1489888551417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.771 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.771" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888552789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888552789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888552789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888552789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888552789 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888552789 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553025 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553025 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888553025 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.156 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553176 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888553176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.455 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.455" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888553332 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888553332 ""}
{ "Info" "0" "" "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553498 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553498 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  1.022  0.708" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  1.022  0.708" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  8.962     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  8.962     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  1.771  0.105" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  1.771  0.105" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)     \| -0.156  0.455" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)     \| -0.156  0.455" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|  0.993   1.04" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|  0.993   1.04" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.992  0.992" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.992  0.992" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|  0.577   0.53" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|  0.577   0.53" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.533  0.533" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.533  0.533" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553499 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888553850 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama38~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama39~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama40~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama41~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama42~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama43~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama44~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama45~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama46~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama47~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama48~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama49~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama50~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama51~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama52~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama53~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama54~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama55~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama56~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama57~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama58~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama59~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama60~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_hm02:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_okr1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_8lr1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|cpu\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: qsys_nios2_ddr3:u0\|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0\|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci\|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem\|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489888554546 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888554546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888555611 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888555611 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1489888555617 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888555617 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.170 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.160 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489888555618 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888555618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.555 " "Worst-case setup slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 OSC_TCXO_20M_FPGA  " "    0.555               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.812               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.812               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.833               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    2.833               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    3.843               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.850               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    3.850               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.225               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    4.225               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.478               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    4.478               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.890               0.000 altera_reserved_tck  " "   12.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.389               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   15.389               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888555899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888555899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 altera_reserved_tck  " "    0.056               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.126               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.128               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.139               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.149               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 OSC_TCXO_20M_FPGA  " "    0.167               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.621               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    0.664               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.746               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888556178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.383 " "Worst-case recovery slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.383               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.209               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.508               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    4.508               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.886               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    7.886               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.891               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.891               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.601               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "   11.601               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.938               0.000 altera_reserved_tck  " "   15.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.110               0.000 OSC_TCXO_20M_FPGA  " "   47.110               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888556344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.265 " "Worst-case removal slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.265               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.392               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 OSC_TCXO_20M_FPGA  " "    0.480               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.542               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.549               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    0.569               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    0.660               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888556514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.304               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.309               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.226               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.226               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.869               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk  " "    2.869               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk  " "    2.969               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.899               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    8.899               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.191               0.000 altera_reserved_tck  " "   15.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.545               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.545               0.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.251               0.000 OSC_TCXO_20M_FPGA  " "   23.251               0.000 OSC_TCXO_20M_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489888556656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888556656 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 133 synchronizer chains. " "Report Metastability: Found 133 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 133 " "Number of Synchronizer Chains Found: 133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.827" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.919 ns " "Worst Case Available Settling Time: 8.919 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1489888556811 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888556811 ""}
{ "Info" "0" "" "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888557300 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 INSTANCE: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888558005 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "TimeQuest Timing Analyzer" 0 0 1489888558031 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.812 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.812" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888559880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888559880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888559880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888559880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888559880 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888559880 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560127 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888560127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.383 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560313 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888560313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.392 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.392" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1489888560501 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888560501 ""}
{ "Info" "0" "" "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0 - Instance: u0\|mem_if_ddr3_emif_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560704 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560704 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  1.049  0.728" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  1.049  0.728" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560704 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  9.011     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  9.011     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560704 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  1.812  0.085" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  1.812  0.085" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560704 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  0.383  0.392" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  0.383  0.392" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560705 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|  0.995  1.048" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|  0.995  1.048" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560705 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  1.024  1.024" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  1.024  1.024" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560705 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|  0.582  0.535" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|  0.582  0.535" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560705 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|  0.546  0.546" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|  0.546  0.546" 0 0 "TimeQuest Timing Analyzer" 0 0 1489888560705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888563715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888563716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2620 " "Peak virtual memory: 2620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489888564968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 21:56:04 2017 " "Processing ended: Sat Mar 18 21:56:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489888564968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489888564968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489888564968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888564968 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489888569287 ""}
