{
  "module_name": "lsdc_regs.h",
  "hash_id": "30471fa8abf34609356d11af5a73ae195637ecc246a51ebb6993de19e0314bdd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/loongson/lsdc_regs.h",
  "human_readable_source": " \n \n\n#ifndef __LSDC_REGS_H__\n#define __LSDC_REGS_H__\n\n#include <linux/bitops.h>\n#include <linux/types.h>\n\n \n#define LSDC_PLL_REF_CLK_KHZ            100000\n\n \n\n \n\n#define LS7A1000_PIXPLL0_REG            0x04B0\n#define LS7A1000_PIXPLL1_REG            0x04C0\n\n \n#define LS7A1000_PLL_GFX_REG            0x0490\n\n#define LS7A1000_CONF_REG_BASE          0x10010000\n\n \n\n#define LS7A2000_PIXPLL0_REG            0x04B0\n#define LS7A2000_PIXPLL1_REG            0x04C0\n\n \n#define LS7A2000_PLL_GFX_REG            0x0490\n\n#define LS7A2000_CONF_REG_BASE          0x10010000\n\n \n#define CFG_PIX_FMT_MASK                GENMASK(2, 0)\n\nenum lsdc_pixel_format {\n\tLSDC_PF_NONE = 0,\n\tLSDC_PF_XRGB444 = 1,     \n\tLSDC_PF_XRGB555 = 2,     \n\tLSDC_PF_XRGB565 = 3,     \n\tLSDC_PF_XRGB8888 = 4,    \n};\n\n \n#define CFG_PAGE_FLIP                   BIT(7)\n#define CFG_OUTPUT_ENABLE               BIT(8)\n#define CFG_HW_CLONE                    BIT(9)\n \n#define FB_REG_IN_USING                 BIT(11)\n#define CFG_GAMMA_EN                    BIT(12)\n\n \n#define CFG_RESET_N                     BIT(20)\n \n#define CRTC_ANCHORED                   BIT(24)\n\n \n#define CFG_DMA_STEP_MASK              GENMASK(17, 16)\n#define CFG_DMA_STEP_SHIFT             16\nenum lsdc_dma_steps {\n\tLSDC_DMA_STEP_256_BYTES = 0,\n\tLSDC_DMA_STEP_128_BYTES = 1,\n\tLSDC_DMA_STEP_64_BYTES = 2,\n\tLSDC_DMA_STEP_32_BYTES = 3,\n};\n\n#define CFG_VALID_BITS_MASK             GENMASK(20, 0)\n\n \n#define HSYNC_INV                       BIT(31)\n#define HSYNC_EN                        BIT(30)\n#define HSYNC_END_MASK                  GENMASK(28, 16)\n#define HSYNC_END_SHIFT                 16\n#define HSYNC_START_MASK                GENMASK(12, 0)\n#define HSYNC_START_SHIFT               0\n\n \n#define VSYNC_INV                       BIT(31)\n#define VSYNC_EN                        BIT(30)\n#define VSYNC_END_MASK                  GENMASK(27, 16)\n#define VSYNC_END_SHIFT                 16\n#define VSYNC_START_MASK                GENMASK(11, 0)\n#define VSYNC_START_SHIFT               0\n\n \n#define LSDC_CRTC0_CFG_REG              0x1240\n#define LSDC_CRTC0_FB0_ADDR_LO_REG      0x1260\n#define LSDC_CRTC0_FB0_ADDR_HI_REG      0x15A0\n#define LSDC_CRTC0_STRIDE_REG           0x1280\n#define LSDC_CRTC0_FB_ORIGIN_REG        0x1300\n#define LSDC_CRTC0_HDISPLAY_REG         0x1400\n#define LSDC_CRTC0_HSYNC_REG            0x1420\n#define LSDC_CRTC0_VDISPLAY_REG         0x1480\n#define LSDC_CRTC0_VSYNC_REG            0x14A0\n#define LSDC_CRTC0_GAMMA_INDEX_REG      0x14E0\n#define LSDC_CRTC0_GAMMA_DATA_REG       0x1500\n#define LSDC_CRTC0_FB1_ADDR_LO_REG      0x1580\n#define LSDC_CRTC0_FB1_ADDR_HI_REG      0x15C0\n\n \n#define LSDC_CRTC1_CFG_REG              0x1250\n#define LSDC_CRTC1_FB0_ADDR_LO_REG      0x1270\n#define LSDC_CRTC1_FB0_ADDR_HI_REG      0x15B0\n#define LSDC_CRTC1_STRIDE_REG           0x1290\n#define LSDC_CRTC1_FB_ORIGIN_REG        0x1310\n#define LSDC_CRTC1_HDISPLAY_REG         0x1410\n#define LSDC_CRTC1_HSYNC_REG            0x1430\n#define LSDC_CRTC1_VDISPLAY_REG         0x1490\n#define LSDC_CRTC1_VSYNC_REG            0x14B0\n#define LSDC_CRTC1_GAMMA_INDEX_REG      0x14F0\n#define LSDC_CRTC1_GAMMA_DATA_REG       0x1510\n#define LSDC_CRTC1_FB1_ADDR_LO_REG      0x1590\n#define LSDC_CRTC1_FB1_ADDR_HI_REG      0x15D0\n\n \n#define PHY_CLOCK_POL                   BIT(9)\n#define PHY_CLOCK_EN                    BIT(8)\n#define PHY_DE_POL                      BIT(1)\n#define PHY_DATA_EN                     BIT(0)\n\n \n#define LSDC_CRTC0_DVO_CONF_REG         0x13C0\n\n \n#define LSDC_CRTC1_DVO_CONF_REG         0x13D0\n\n \n#define LSDC_CRTC0_SCAN_POS_REG         0x14C0\n#define LSDC_CRTC1_SCAN_POS_REG         0x14D0\n\n \n#define SYNC_DEVIATION_EN               BIT(31)\n#define SYNC_DEVIATION_NUM              GENMASK(12, 0)\n#define LSDC_CRTC0_SYNC_DEVIATION_REG   0x1B80\n#define LSDC_CRTC1_SYNC_DEVIATION_REG   0x1B90\n\n \n#define CRTC_PIPE_OFFSET                0x10\n\n \n#define CURSOR_FORMAT_MASK              GENMASK(1, 0)\n#define CURSOR_FORMAT_SHIFT             0\nenum lsdc_cursor_format {\n\tCURSOR_FORMAT_DISABLE = 0,\n\tCURSOR_FORMAT_MONOCHROME = 1,    \n\tCURSOR_FORMAT_ARGB8888 = 2,      \n};\n\n \n#define CURSOR_SIZE_SHIFT               2\nenum lsdc_cursor_size {\n\tCURSOR_SIZE_32X32 = 0,\n\tCURSOR_SIZE_64X64 = 1,\n};\n\n#define CURSOR_LOCATION_SHIFT           4\nenum lsdc_cursor_location {\n\tCURSOR_ON_CRTC0 = 0,\n\tCURSOR_ON_CRTC1 = 1,\n};\n\n#define LSDC_CURSOR0_CFG_REG            0x1520\n#define LSDC_CURSOR0_ADDR_LO_REG        0x1530\n#define LSDC_CURSOR0_ADDR_HI_REG        0x15e0\n#define LSDC_CURSOR0_POSITION_REG       0x1540   \n#define LSDC_CURSOR0_BG_COLOR_REG       0x1550   \n#define LSDC_CURSOR0_FG_COLOR_REG       0x1560   \n\n#define LSDC_CURSOR1_CFG_REG            0x1670\n#define LSDC_CURSOR1_ADDR_LO_REG        0x1680\n#define LSDC_CURSOR1_ADDR_HI_REG        0x16e0\n#define LSDC_CURSOR1_POSITION_REG       0x1690   \n#define LSDC_CURSOR1_BG_COLOR_REG       0x16A0   \n#define LSDC_CURSOR1_FG_COLOR_REG       0x16B0   \n\n \n\n#define LSDC_INT_REG                    0x1570\n\n#define INT_CRTC0_VSYNC                 BIT(2)\n#define INT_CRTC0_HSYNC                 BIT(3)\n#define INT_CRTC0_RF                    BIT(6)\n#define INT_CRTC0_IDBU                  BIT(8)\n#define INT_CRTC0_IDBFU                 BIT(10)\n\n#define INT_CRTC1_VSYNC                 BIT(0)\n#define INT_CRTC1_HSYNC                 BIT(1)\n#define INT_CRTC1_RF                    BIT(5)\n#define INT_CRTC1_IDBU                  BIT(7)\n#define INT_CRTC1_IDBFU                 BIT(9)\n\n#define INT_CRTC0_VSYNC_EN              BIT(18)\n#define INT_CRTC0_HSYNC_EN              BIT(19)\n#define INT_CRTC0_RF_EN                 BIT(22)\n#define INT_CRTC0_IDBU_EN               BIT(24)\n#define INT_CRTC0_IDBFU_EN              BIT(26)\n\n#define INT_CRTC1_VSYNC_EN              BIT(16)\n#define INT_CRTC1_HSYNC_EN              BIT(17)\n#define INT_CRTC1_RF_EN                 BIT(21)\n#define INT_CRTC1_IDBU_EN               BIT(23)\n#define INT_CRTC1_IDBFU_EN              BIT(25)\n\n#define INT_STATUS_MASK                 GENMASK(15, 0)\n\n \n#define LS7A_DC_GPIO_DAT_REG            0x1650\n\n \n#define LS7A_DC_GPIO_DIR_REG            0x1660\n\n \n\n \n#define LSDC_HDMI0_ZONE_REG             0x1700\n#define LSDC_HDMI1_ZONE_REG             0x1710\n\n#define HDMI_H_ZONE_IDLE_SHIFT          0\n#define HDMI_V_ZONE_IDLE_SHIFT          16\n\n \n#define HDMI_INTERFACE_EN               BIT(0)\n#define HDMI_PACKET_EN                  BIT(1)\n#define HDMI_AUDIO_EN                   BIT(2)\n \n#define HDMI_VIDEO_PREAMBLE_MASK        GENMASK(7, 4)\n#define HDMI_VIDEO_PREAMBLE_SHIFT       4\n \n#define HW_I2C_EN                       BIT(8)\n#define HDMI_CTL_PERIOD_MODE            BIT(9)\n#define LSDC_HDMI0_INTF_CTRL_REG        0x1720\n#define LSDC_HDMI1_INTF_CTRL_REG        0x1730\n\n#define HDMI_PHY_EN                     BIT(0)\n#define HDMI_PHY_RESET_N                BIT(1)\n#define HDMI_PHY_TERM_L_EN              BIT(8)\n#define HDMI_PHY_TERM_H_EN              BIT(9)\n#define HDMI_PHY_TERM_DET_EN            BIT(10)\n#define HDMI_PHY_TERM_STATUS            BIT(11)\n#define LSDC_HDMI0_PHY_CTRL_REG         0x1800\n#define LSDC_HDMI1_PHY_CTRL_REG         0x1810\n\n \n#define HDMI_PLL_ENABLE                 BIT(0)\n#define HDMI_PLL_LOCKED                 BIT(16)\n \n#define HDMI_PLL_BYPASS                 BIT(17)\n\n#define HDMI_PLL_IDF_SHIFT              1\n#define HDMI_PLL_IDF_MASK               GENMASK(5, 1)\n#define HDMI_PLL_LF_SHIFT               6\n#define HDMI_PLL_LF_MASK                GENMASK(12, 6)\n#define HDMI_PLL_ODF_SHIFT              13\n#define HDMI_PLL_ODF_MASK               GENMASK(15, 13)\n#define LSDC_HDMI0_PHY_PLL_REG          0x1820\n#define LSDC_HDMI1_PHY_PLL_REG          0x1830\n\n \n#define LSDC_HDMI_HPD_STATUS_REG        0x1BA0\n#define HDMI0_HPD_FLAG                  BIT(0)\n#define HDMI1_HPD_FLAG                  BIT(1)\n\n#define LSDC_HDMI0_PHY_CAL_REG          0x18C0\n#define LSDC_HDMI1_PHY_CAL_REG          0x18D0\n\n \n#define LSDC_HDMI0_AVI_CONTENT0         0x18E0\n#define LSDC_HDMI1_AVI_CONTENT0         0x18D0\n#define LSDC_HDMI0_AVI_CONTENT1         0x1900\n#define LSDC_HDMI1_AVI_CONTENT1         0x1910\n#define LSDC_HDMI0_AVI_CONTENT2         0x1920\n#define LSDC_HDMI1_AVI_CONTENT2         0x1930\n#define LSDC_HDMI0_AVI_CONTENT3         0x1940\n#define LSDC_HDMI1_AVI_CONTENT3         0x1950\n\n \n#define AVI_PKT_ENABLE                  BIT(0)\n \n#define AVI_PKT_SEND_FREQ               BIT(1)\n \n#define AVI_PKT_UPDATE                  BIT(2)\n\n#define LSDC_HDMI0_AVI_INFO_CRTL_REG    0x1960\n#define LSDC_HDMI1_AVI_INFO_CRTL_REG    0x1970\n\n \n#define LSDC_CRTC0_VSYNC_COUNTER_REG    0x1A00\n#define LSDC_CRTC1_VSYNC_COUNTER_REG    0x1A10\n\n \n#define LSDC_HDMI0_AUDIO_PLL_LO_REG     0x1A20\n#define LSDC_HDMI1_AUDIO_PLL_LO_REG     0x1A30\n\n#define LSDC_HDMI0_AUDIO_PLL_HI_REG     0x1A40\n#define LSDC_HDMI1_AUDIO_PLL_HI_REG     0x1A50\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}