Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: accumulator_reg[0]/Q
    (Clocked by vsysclk R)
Endpoint: accumulator_reg[63]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 5961.3
    (Clock shift: 6000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 4681.0
Slack: 1280.3
Logic depth: 65
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   117,   50                       
clk_gate_accumulator_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    59,   57  /PD_TOP        (1.10)
accumulator_reg[0]/CK->Q DFF_X1                  rf     84.7     84.7     84.7      0.0      0.0      0.6      5.2      2    59,   57  /PD_TOP        (1.10)
i_0_16/i_0/B->CO         HA_X1                   ff    118.4     33.7     33.7      0.0      9.8      0.3      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_1/CI->CO        FA_X1                   ff    188.1     69.7     69.7      0.0      7.4      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_2/CI->CO        FA_X1                   ff    260.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_3/CI->CO        FA_X1                   ff    333.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_4/CI->CO        FA_X1                   ff    405.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_5/CI->CO        FA_X1                   ff    478.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_6/CI->CO        FA_X1                   ff    550.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_7/CI->CO        FA_X1                   ff    623.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_8/CI->CO        FA_X1                   ff    695.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_9/CI->CO        FA_X1                   ff    768.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_10/CI->CO       FA_X1                   ff    840.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_11/CI->CO       FA_X1                   ff    913.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_12/CI->CO       FA_X1                   ff    985.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_13/CI->CO       FA_X1                   ff   1058.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_14/CI->CO       FA_X1                   ff   1130.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_15/CI->CO       FA_X1                   ff   1203.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_16/CI->CO       FA_X1                   ff   1275.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_17/CI->CO       FA_X1                   ff   1348.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_18/CI->CO       FA_X1                   ff   1420.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_19/CI->CO       FA_X1                   ff   1493.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_20/CI->CO       FA_X1                   ff   1565.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_21/CI->CO       FA_X1                   ff   1638.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_22/CI->CO       FA_X1                   ff   1710.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_23/CI->CO       FA_X1                   ff   1783.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_24/CI->CO       FA_X1                   ff   1855.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_25/CI->CO       FA_X1                   ff   1928.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_26/CI->CO       FA_X1                   ff   2000.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_27/CI->CO       FA_X1                   ff   2073.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_28/CI->CO       FA_X1                   ff   2145.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_29/CI->CO       FA_X1                   ff   2218.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_30/CI->CO       FA_X1                   ff   2290.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_31/CI->CO       FA_X1                   ff   2363.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_32/CI->CO       FA_X1                   ff   2435.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_33/CI->CO       FA_X1                   ff   2508.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_34/CI->CO       FA_X1                   ff   2580.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_35/CI->CO       FA_X1                   ff   2653.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_36/CI->CO       FA_X1                   ff   2725.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_37/CI->CO       FA_X1                   ff   2798.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_38/CI->CO       FA_X1                   ff   2870.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_39/CI->CO       FA_X1                   ff   2943.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_40/CI->CO       FA_X1                   ff   3015.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_41/CI->CO       FA_X1                   ff   3088.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_42/CI->CO       FA_X1                   ff   3160.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_43/CI->CO       FA_X1                   ff   3233.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_44/CI->CO       FA_X1                   ff   3305.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_45/CI->CO       FA_X1                   ff   3378.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_46/CI->CO       FA_X1                   ff   3450.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_47/CI->CO       FA_X1                   ff   3523.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_48/CI->CO       FA_X1                   ff   3595.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_49/CI->CO       FA_X1                   ff   3668.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_50/CI->CO       FA_X1                   ff   3740.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_51/CI->CO       FA_X1                   ff   3813.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_52/CI->CO       FA_X1                   ff   3885.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_53/CI->CO       FA_X1                   ff   3958.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_54/CI->CO       FA_X1                   ff   4030.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_55/CI->CO       FA_X1                   ff   4103.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_56/CI->CO       FA_X1                   ff   4175.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_57/CI->CO       FA_X1                   ff   4248.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_58/CI->CO       FA_X1                   ff   4320.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_59/CI->CO       FA_X1                   ff   4393.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_60/CI->CO       FA_X1                   ff   4465.6     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_61/CI->CO       FA_X1                   ff   4538.1     72.5     72.5      0.0     15.1      0.4      3.1      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_62/CI->CO       FA_X1                   ff   4613.0     74.9     74.9      0.0     15.1      0.3      4.0      1    59,   57  /PD_TOP        (1.10)
i_0_16/i_64/B->ZN        XNOR2_X2                ff   4653.7     40.7     40.7      0.0     16.5      0.3      2.5      1    59,   57  /PD_TOP        (1.10)
i_0_0_67/A2->ZN          AND2_X4                 ff   4681.0     27.3     27.3      0.0      9.7      0.3      1.4      1    59,   57  /PD_TOP        (1.10)
accumulator_reg[63]/D    DFF_X1                   f   4681.0      0.0               0.0      4.8                             59,   57  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: x[31]
    (Clocked by vsysclk R)
Endpoint: multiplicand_reg[28]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 5962.0
    (Clock shift: 6000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1317.2
Slack: 4644.8
Logic depth: 22
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
x[31]                    {set_input_delay}        r    200.0    200.0    200.0                       23.6    170.5     64    67,    0                       
i_0_0_242/S->Z           MUX2_X2                 rf    298.0     97.5     97.5      0.0   1000.0      1.2     12.9      4    59,   57  /PD_TOP        (1.10)
i_0_10/i_61/A3->ZN       OR3_X4                  ff    375.9     77.9     77.9      0.0     15.6      0.8      8.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_60/A1->ZN       OR2_X4                  ff    419.3     43.4     43.4      0.0     13.1      0.5      6.1      2    59,   57  /PD_TOP        (1.10)
i_0_10/i_59/A1->ZN       OR2_X4                  ff    463.3     44.0     44.0      0.0      8.8      0.9     10.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_58/A1->ZN       OR3_X4                  ff    523.7     60.4     60.4      0.0     10.0      0.8      8.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_57/A1->ZN       OR2_X4                  ff    569.6     45.9     45.9      0.0     13.1      0.9     10.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_56/A1->ZN       OR3_X4                  ff    631.4     61.8     61.8      0.0     10.0      0.8     10.6      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_55/A1->ZN       NOR2_X4                 fr    661.3     29.9     29.9      0.0     13.7      0.5      8.0      2    59,   57  /PD_TOP        (1.10)
i_0_10/i_54/A1->ZN       NAND2_X4                rf    682.0     20.7     20.7      0.0     19.7      0.8     12.7      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_52/A1->ZN       NOR3_X4                 fr    724.1     42.1     42.1      0.0     10.2      0.6      8.1      2    59,   57  /PD_TOP        (1.10)
i_0_10/i_51/A1->ZN       NAND2_X4                rf    746.5     22.4     22.4      0.0     34.4      0.9     10.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_50/A1->ZN       OR3_X4                  ff    806.7     60.2     60.2      0.0      9.4      0.8      8.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_49/A1->ZN       OR2_X4                  ff    856.0     49.3     49.3      0.0     13.1      1.2     17.2      4    59,   57  /PD_TOP        (1.10)
i_0_10/i_46/A1->ZN       NOR4_X4                 fr    912.7     56.7     56.7      0.0     11.7      0.6      8.1      2    59,   57  /PD_TOP        (1.10)
i_0_10/i_45/A1->ZN       NAND2_X4                rf    933.1     20.4     20.4      0.0     51.9      0.5      6.1      2    59,   57  /PD_TOP        (1.10)
i_0_10/i_44/A1->ZN       OR2_X4                  ff    977.9     44.8     44.8      0.0      7.7      0.8     12.7      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_42/A1->ZN       NOR3_X4                 fr   1020.1     42.2     42.2      0.0     10.5      0.6      8.1      2    59,   57  /PD_TOP        (1.10)
i_0_10/i_41/A1->ZN       NAND2_X4                rf   1042.5     22.4     22.4      0.0     34.4      0.9     10.5      3    59,   57  /PD_TOP        (1.10)
i_0_10/i_40/A1->ZN       OR3_X4                  ff   1109.4     66.9     66.9      0.0      9.4      1.5     19.6      5    59,   57  /PD_TOP        (1.10)
i_0_10/i_32/B->Z         XOR2_X2                 ff   1169.1     59.7     59.7      0.0     16.2      0.3      2.9      1    59,   57  /PD_TOP        (1.10)
i_0_0_130/B2->ZN         AOI222_X4               fr   1311.3    142.2    142.2      0.0     11.8      0.3     25.8      1    59,   57  /PD_TOP        (1.10)
i_0_0_129/A->ZN          INV_X4                  rf   1317.2      5.9      5.9      0.0     18.4      0.3      1.4      1    59,   57  /PD_TOP        (1.10)
multiplicand_reg[28]/D   DFF_X1                   f   1317.2      0.5               0.5      3.2                             59,   57  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: product_reg[62]/Q
    (Clocked by vsysclk R)
Endpoint: product[62]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 5500.0
    (Clock shift: 6000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 97.2
Slack: 5402.8
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   117,   50                       
clk_gate_product_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    59,   57  /PD_TOP        (1.10)
product_reg[62]/CK->Q    DFF_X1                  rf     96.6     96.6     96.6      0.0      0.0      3.9     13.9      1    59,   57  /PD_TOP        (1.10)
product[62]                                       f     97.2      0.6               0.6     17.9                             71,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
