module hex_to_7seg(
	input wire [3:0]count,
	output reg [6:0]seg,over);
	reg [3:0]cnt;
	always @ (count)
	begin
		
		over = 7'b0000000;
		if(count > 4'b1001)
		begin
		over = 7'b0110000;
		cnt = count + 4'b0110;
		end
		else if (count <= 4'b1001)
		cnt = count;
	
		case(cnt)
	
		4'b0000:		seg = 7'b1111110;
		4'b0001:		seg = 7'b0110000;
		4'b0010:		seg = 7'b1101101;
		4'b0011:		seg = 7'b1111001;
		4'b0100:		seg = 7'b0110011;
		4'b0101:		seg = 7'b1011011;
		4'b0110:		seg = 7'b1011111;
		4'b0111:		seg = 7'b1110000;
		4'b1000:		seg = 7'b1111111;
		4'b1001:		seg = 7'b1111011;
		default:		seg = 7'b1111110; //set to zero
		endcase
	end
endmodule
	