// Seed: 2088329273
module module_0 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4
);
  wire id_6;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input wand id_8
);
  wire id_10;
  always @(posedge 1'b0 - id_8) #1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_8,
      id_4
  );
endmodule
