`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/08/30 14:18:38
// Design Name: 
// Module Name: MEM
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
//ï¿½Ã´æ²¿ï¿½ï¿½

module MEM(
    input clk,
    input rst,
//
    input wire I_FromEXMEM_wreg,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½Ç·ï¿½ÒªÐ´Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿?
    input wire [4:0] I_FromEXMEM_wreg_addr,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ÒªÐ´Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½Äµï¿½Ö?
    input wire [31:0] I_FromEXMEM_wreg_data,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ÒªÐ´Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö?
    output reg O_ToMEMWB_ID_wreg,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½Ç·ï¿½ï¿½ï¿½ï¿½ï¿½ÒªÐ´Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿?
    output reg [4:0] O_ToMEMWB_ID_wreg_addr,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÒªÐ´Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½Äµï¿½Ö?
    output reg [31:0] O_ToMEMWB_ID_wreg_data,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÒªÐ´Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö?
//ï¿½Æ¶ï¿½ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿?
    input wire I_FromEXMEM_whilo,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½Ç·ï¿½ÒªÐ´HILO
    input wire [31:0] I_FromEXMEM_hi,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ÒªÐ´HIï¿½ï¿½Öµ
    input wire [31:0] I_FromEXMEM_lo,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ÒªÐ´LOï¿½ï¿½Öµ
    output wire  O_TOMEMWB_whilo,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½Ç·ï¿½ï¿½ï¿½ï¿½ï¿½ÒªÐ´hilo
    output reg [31:0] O_TOMEMWB_hi,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½Ç·ï¿½ï¿½ï¿½ï¿½ï¿½Ð´hiï¿½ï¿½Öµ
    output reg [31:0] O_TOMEMWB_lo,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½ï¿½Ç·ï¿½ï¿½ï¿½ï¿½ï¿½Ð´loï¿½ï¿½Öµ
//ï¿½ï¿½ï¿½Ø´æ´¢Ö¸ï¿½ï¿½ï¿½ï¿½ï¿?
    input wire [7:0] I_FromEXMEM_aluop,//ï¿½Ã´ï¿½×¶ï¿½Ö¸ï¿½ï¿½Òªï¿½ï¿½ï¿½Ðµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    input wire [31:0] I_FromEXMEM_mem_addr,//ï¿½Ã´ï¿½×¶Î¼ï¿½ï¿½Ø´æ´¢Ö¸ï¿½ï¿½ï¿½Ó¦ï¿½Ä´æ´¢ï¿½ï¿½ï¿½ï¿½Ö·
    input wire [31:0] I_FromEXMEM_mem_data,//ï¿½æ´¢Ö¸ï¿½ï¿½Òªï¿½æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½Ý£ï¿½ï¿½Ô¼ï¿½ï¿½ï¿½ï¿½Øµï¿½Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ô­Ê¼Öµ
//datamem related
    input wire [31:0] I_FromDM_data,//ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½È¡ï¿½ï¿½Öµ
    output reg [31:0] O_ToDM_data,//Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½Ö·
    output reg [31:0] O_ToDM_we,//ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½Ç·ï¿½ÎªÐ´ï¿½ï¿½ï¿½ï¿½1--->Ð´ï¿½ï¿½ï¿½ï¿½
    output reg [31:0] O_ToDM_we_data,//ÒªÐ´ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    output reg [3:0] O_ToDM_sel,//ï¿½Ö½ï¿½Ñ¡ï¿½ï¿½ï¿½Åºï¿½
//ï¿½Ó³Ù²ï¿½ï¿½ï¿½ï¿?
    input wire I_FromEXMEM_isindelayslot,//ï¿½Ó³Ù²Û±ï¿½ï¿?
    output wire O_TOMEMWB_isindelayslot//ï¿½Ó³Ù²Û±ï¿½ï¿?
);
endmodule
