#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Sun May 27 17:24:19 2018
# Process ID: 8320
# Current directory: O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1
# Command line: vivado.exe -log VGATestTopLevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source VGATestTopLevel.tcl -notrace
# Log file: O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel.vdi
# Journal file: O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source VGATestTopLevel.tcl -notrace
Command: link_design -top VGATestTopLevel -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]
Finished Parsing XDC File [O:/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 542.059 ; gain = 274.656
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 550.703 ; gain = 8.645
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c6c34327

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c6c34327

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24205e9b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24205e9b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 24205e9b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1052.117 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24205e9b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1052.117 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 28bd973fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.117 ; gain = 510.059
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGATestTopLevel_drc_opted.rpt -pb VGATestTopLevel_drc_opted.pb -rpx VGATestTopLevel_drc_opted.rpx
Command: report_drc -file VGATestTopLevel_drc_opted.rpt -pb VGATestTopLevel_drc_opted.pb -rpx VGATestTopLevel_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.117 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f2d49eda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108fca132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16bf5b82f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16bf5b82f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.824 . Memory (MB): peak = 1052.117 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16bf5b82f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.827 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14f85bad6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f85bad6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20513c835

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1abddb8df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abddb8df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ff286295

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23a4a60c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23a4a60c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23a4a60c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2cc302b50

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2cc302b50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.077. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 280998980

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 280998980

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 280998980

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 280998980

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21d0ef44a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21d0ef44a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000
Ending Placer Task | Checksum: 17e495043

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file VGATestTopLevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file VGATestTopLevel_utilization_placed.rpt -pb VGATestTopLevel_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1052.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file VGATestTopLevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1052.117 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ffc48a4a ConstDB: 0 ShapeSum: 7e84c5f9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1057a4da1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.145 ; gain = 123.945
Post Restoration Checksum: NetGraph: 84e21428 NumContArr: 80983979 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1057a4da1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1057a4da1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1057a4da1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.145 ; gain = 123.945
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bba7927a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.113 | TNS=0.000  | WHS=-0.093 | THS=-1.047 |

Phase 2 Router Initialization | Checksum: 2289b2d98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10a2a6560

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.001 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e1b9d7a4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
Phase 4 Rip-up And Reroute | Checksum: e1b9d7a4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d9bf1256

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.080 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d9bf1256

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d9bf1256

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
Phase 5 Delay and Skew Optimization | Checksum: d9bf1256

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ffe42e96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.080 | TNS=0.000  | WHS=0.216  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 589b9b33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
Phase 6 Post Hold Fix | Checksum: 589b9b33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0441681 %
  Global Horizontal Routing Utilization  = 0.0520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: eb0efa98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eb0efa98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1139676cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.080 | TNS=0.000  | WHS=0.216  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1139676cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.145 ; gain = 123.945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1178.145 ; gain = 126.027
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1178.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGATestTopLevel_drc_routed.rpt -pb VGATestTopLevel_drc_routed.pb -rpx VGATestTopLevel_drc_routed.rpx
Command: report_drc -file VGATestTopLevel_drc_routed.rpt -pb VGATestTopLevel_drc_routed.pb -rpx VGATestTopLevel_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file VGATestTopLevel_methodology_drc_routed.rpt -pb VGATestTopLevel_methodology_drc_routed.pb -rpx VGATestTopLevel_methodology_drc_routed.rpx
Command: report_methodology -file VGATestTopLevel_methodology_drc_routed.rpt -pb VGATestTopLevel_methodology_drc_routed.pb -rpx VGATestTopLevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file O:/Documents/VGATestConsolidated2/VGATestConsolidated2.runs/impl_1/VGATestTopLevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file VGATestTopLevel_power_routed.rpt -pb VGATestTopLevel_power_summary_routed.pb -rpx VGATestTopLevel_power_routed.rpx
Command: report_power -file VGATestTopLevel_power_routed.rpt -pb VGATestTopLevel_power_summary_routed.pb -rpx VGATestTopLevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file VGATestTopLevel_route_status.rpt -pb VGATestTopLevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file VGATestTopLevel_timing_summary_routed.rpt -warn_on_violation  -rpx VGATestTopLevel_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file VGATestTopLevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file VGATestTopLevel_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May 27 17:25:10 2018...
