reg clock2;
always
begin
#5 clock2=0;
#5 clock2=1;
end