$date
	Mon Oct 09 15:22:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dfftb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
x$
0#
x"
x!
$end
#4
0%
#5
1!
0"
0$
1#
#8
1%
#10
0#
#12
0%
#15
0!
1"
1#
1$
#16
1%
#20
0%
0#
#24
1%
#25
1!
0"
1#
#28
0%
#30
0#
#32
1%
#35
1#
#36
0%
#40
1%
0#
#44
0%
#45
0!
1"
1#
#48
1%
#50
0#
#52
0%
#55
1#
#56
1%
#60
0%
0#
#64
1%
#65
1!
0"
1#
#68
0%
#70
0#
#72
1%
#75
1#
0$
#76
0%
#80
1%
0#
#84
0%
#85
1#
#88
1%
#90
0#
#92
0%
#95
1#
#96
1%
#100
0%
0#
#104
1%
#105
1#
1$
#108
0%
#110
0#
#112
1%
#115
1#
#116
0%
#120
1%
0#
#124
0%
#125
0!
1"
1#
#128
1%
#130
0#
#132
0%
#135
1#
#136
1%
#140
0%
0#
0$
