Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.007435355,S0-C0,Backend_Bound,60.62,% Slots,,,0.00,6.4,
1.007435355,S0-C0,Retiring,22.20,% Slots,,uops_retired.retire_slots:pp,0.00,6.25,
1.007435355,S0-C0,Backend_Bound.Memory_Bound,25.15,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.007435355,S0-C0,Backend_Bound.Core_Bound,35.47,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.49,<==
1.007435355,S0-C0,Retiring.Microcode_Sequencer,5.63,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.15,
1.007435355,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.75,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.007435355,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.007435355,S0-C0-T0,MUX,4.98,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.007435355,S0-C1,Frontend_Bound,34.44,% Slots,,,0.00,6.78,
1.007435355,S0-C1,Bad_Speculation,20.25,% Slots,,,0.00,6.39,
1.007435355,S0-C1,Backend_Bound,22.05,% Slots,,,0.00,6.39,
1.007435355,S0-C1,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,6.24,
1.007435355,S0-C1,Frontend_Bound.Frontend_Latency,28.07,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.007435355,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.17,
1.007435355,S0-C1,Bad_Speculation.Branch_Mispredicts,19.23,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S0-C1,Backend_Bound.Memory_Bound,19.13,% Slots,,,0.00,5.5,
1.007435355,S0-C1,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,6.14,
1.007435355,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.55,
1.007435355,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.31,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.74,% Clocks,,idq.ms_switches,0.00,5.54,
1.007435355,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.79,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.007435355,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.21,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.007435355,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007435355,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.007435355,S0-C1-T0,MUX,4.98,%,,,0.00,100.0,
1.007435355,S0-C2,Frontend_Bound,32.54,% Slots,,,0.00,6.78,<==
1.007435355,S0-C2,Bad_Speculation,19.42,% Slots,,,0.00,6.39,
1.007435355,S0-C2,Backend_Bound,19.54,% Slots,,,0.00,6.39,
1.007435355,S0-C2,Frontend_Bound.Frontend_Latency,27.88,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.23,% Slots,,,0.00,6.17,
1.007435355,S0-C2,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S0-C2,Backend_Bound.Core_Bound,21.59,% Slots,,,0.00,5.49,
1.007435355,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.56,
1.007435355,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007435355,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.59,% Core_Clocks,,,0.00,5.22,
1.007435355,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.37,% Core_Clocks,,,0.00,5.25,
1.007435355,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.15,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,
1.007435355,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C3,Frontend_Bound,25.36,% Slots,,,0.00,6.77,
1.007435355,S0-C3,Bad_Speculation,18.58,% Slots,,,0.00,6.38,
1.007435355,S0-C3,Backend_Bound,22.28,% Slots,,,0.00,6.38,
1.007435355,S0-C3,Frontend_Bound.Frontend_Latency,34.13,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S0-C3,Bad_Speculation.Branch_Mispredicts,18.32,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S0-C3,Backend_Bound.Memory_Bound,41.41,% Slots,,,0.00,5.5,
1.007435355,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.007435355,S0-C3-T0,MUX,4.98,%,,,0.00,100.0,
1.007435355,S0-C4,Frontend_Bound,38.32,% Slots,,,0.00,6.77,
1.007435355,S0-C4,Bad_Speculation,14.30,% Slots,,,0.00,6.38,
1.007435355,S0-C4,Backend_Bound,25.83,% Slots,,,0.00,6.38,
1.007435355,S0-C4,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S0-C4,Bad_Speculation.Branch_Mispredicts,13.94,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S0-C4,Backend_Bound.Core_Bound,16.73,% Slots,,,0.00,5.49,
1.007435355,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.55,
1.007435355,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C5,Frontend_Bound,37.98,% Slots,,,0.00,6.76,
1.007435355,S0-C5,Bad_Speculation,14.61,% Slots,,,0.00,6.37,
1.007435355,S0-C5,Backend_Bound,17.95,% Slots,,,0.00,6.37,
1.007435355,S0-C5,Frontend_Bound.Frontend_Latency,32.63,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S0-C5,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007435355,S0-C5,Backend_Bound.Memory_Bound,56.19,% Slots,,,0.00,5.49,
1.007435355,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.58,% Clocks,,,0.00,5.55,
1.007435355,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007435355,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C6,Frontend_Bound,31.78,% Slots,,,0.00,6.76,
1.007435355,S0-C6,Backend_Bound,46.59,% Slots,,,0.00,6.37,<==
1.007435355,S0-C6,Frontend_Bound.Frontend_Latency,59.52,% Slots,,rs_events.empty_end,0.00,5.51,
1.007435355,S0-C6,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.5,
1.007435355,S0-C6,Backend_Bound.Core_Bound,25.42,% Slots,,,0.00,5.5,
1.007435355,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.54,
1.007435355,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007435355,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007435355,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C7,Frontend_Bound,21.55,% Slots,,,0.00,6.76,
1.007435355,S0-C7,Bad_Speculation,17.00,% Slots,,,0.00,6.37,
1.007435355,S0-C7,Backend_Bound,25.70,% Slots,,,0.00,6.37,
1.007435355,S0-C7,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S0-C7,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007435355,S0-C7,Backend_Bound.Memory_Bound,20.64,% Slots,,,0.00,5.49,
1.007435355,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.91,% Clocks,,,0.00,5.54,
1.007435355,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007435355,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,<==
1.007435355,S0-C7-T0,MUX,4.98,%,,,0.00,100.0,
1.007435355,S1-C0,Frontend_Bound,39.02,% Slots,,,0.00,6.76,
1.007435355,S1-C0,Bad_Speculation,11.52,% Slots,,,0.00,6.36,
1.007435355,S1-C0,Backend_Bound,31.25,% Slots,,,0.00,6.36,
1.007435355,S1-C0,Frontend_Bound.Frontend_Latency,41.66,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S1-C0,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007435355,S1-C0,Backend_Bound.Memory_Bound,15.63,% Slots,,,0.00,5.49,
1.007435355,S1-C0,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.49,
1.007435355,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.57,% Clocks,,,0.00,5.55,
1.007435355,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.04,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.28,
1.007435355,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007435355,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007435355,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C1,Frontend_Bound,29.41,% Slots,,,0.00,6.75,
1.007435355,S1-C1,Bad_Speculation,15.50,% Slots,,,0.00,6.36,
1.007435355,S1-C1,Backend_Bound,21.82,% Slots,,,0.00,6.36,
1.007435355,S1-C1,Frontend_Bound.Frontend_Latency,26.95,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S1-C1,Bad_Speculation.Branch_Mispredicts,15.29,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007435355,S1-C1,Backend_Bound.Memory_Bound,11.81,% Slots,,,0.00,5.49,
1.007435355,S1-C1,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.49,
1.007435355,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.55,
1.007435355,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007435355,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C2,Frontend_Bound,33.49,% Slots,,,0.00,6.74,
1.007435355,S1-C2,Bad_Speculation,19.62,% Slots,,,0.00,6.35,
1.007435355,S1-C2,Backend_Bound,18.88,% Slots,,,0.00,6.35,
1.007435355,S1-C2,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S1-C2,Bad_Speculation.Branch_Mispredicts,19.25,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S1-C2,Backend_Bound.Memory_Bound,45.99,% Slots,,,0.00,5.49,
1.007435355,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,0.00,5.55,
1.007435355,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.007435355,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007435355,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C3,Frontend_Bound,31.97,% Slots,,,0.00,6.74,
1.007435355,S1-C3,Bad_Speculation,12.22,% Slots,,,0.00,6.35,
1.007435355,S1-C3,Backend_Bound,32.19,% Slots,,,0.00,6.35,
1.007435355,S1-C3,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.49,
1.007435355,S1-C3,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S1-C3,Backend_Bound.Core_Bound,22.89,% Slots,,,0.00,5.49,<==
1.007435355,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.55,
1.007435355,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007435355,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C4,Frontend_Bound,36.21,% Slots,,,0.00,6.75,
1.007435355,S1-C4,Bad_Speculation,17.18,% Slots,,,0.00,6.35,
1.007435355,S1-C4,Backend_Bound,13.76,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.35,
1.007435355,S1-C4,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,6.17,
1.007435355,S1-C4,Bad_Speculation.Branch_Mispredicts,16.94,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007435355,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,0.00,5.54,
1.007435355,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.007435355,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.13,% Core_Clocks,,,0.00,5.23,
1.007435355,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.70,% Core_Clocks,,,0.00,5.26,
1.007435355,S1-C4-T0,MUX,4.98,%,,,0.00,100.0,
1.007435355,S1-C5,Bad_Speculation,23.39,% Slots,,,0.00,6.35,
1.007435355,S1-C5,Bad_Speculation.Branch_Mispredicts,23.08,% Slots,,br_misp_retired.all_branches,0.00,6.16,<==
1.007435355,S1-C5,Backend_Bound,21.96,% Slots,,,0.00,6.35,
1.007435355,S1-C5,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.49,
1.007435355,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007435355,S1-C5-T0,MUX,4.98,%,,,0.00,100.0,
1.007435355,S1-C6,Frontend_Bound,37.56,% Slots,,,0.00,6.73,
1.007435355,S1-C6,Bad_Speculation,16.21,% Slots,,,0.00,6.34,
1.007435355,S1-C6,Backend_Bound,21.93,% Slots,,,0.00,6.34,
1.007435355,S1-C6,Frontend_Bound.Frontend_Latency,23.39,% Slots,,rs_events.empty_end,0.00,5.5,
1.007435355,S1-C6,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007435355,S1-C6,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.49,
1.007435355,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007435355,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007435355,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007435355,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C7,Frontend_Bound,22.38,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.72,
1.007435355,S1-C7,Bad_Speculation,22.80,% Slots,,,0.00,6.32,
1.007435355,S1-C7,Backend_Bound,17.42,% Slots,,,0.00,6.32,
1.007435355,S1-C7,Bad_Speculation.Branch_Mispredicts,22.54,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.007435355,S1-C7,Backend_Bound.Memory_Bound,13.67,% Slots,,,0.00,5.49,
1.007435355,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.007435355,S1-C7-T0,MUX,4.98,%,,,0.00,100.0,
1.007435355,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007435355,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.007435355,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
2.066086041,S0-C0,Frontend_Bound,31.38,% Slots,,,0.00,5.28,
2.066086041,S0-C0,Backend_Bound,35.85,% Slots,,,0.00,5.28,
2.066086041,S0-C0,Retiring,19.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
2.066086041,S0-C0,Backend_Bound.Core_Bound,27.79,% Slots,,,0.00,4.91,
2.066086041,S0-C0,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.27,
2.066086041,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.90,% Clocks,,idq.ms_switches,0.00,5.29,
2.066086041,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.19,% Clocks,,,0.00,5.29,<==
2.066086041,S0-C0-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C1,Frontend_Bound,20.96,% Slots,,,0.00,5.27,
2.066086041,S0-C1,Backend_Bound,38.46,% Slots,,,0.00,5.27,
2.066086041,S0-C1,Backend_Bound.Core_Bound,41.90,% Slots,,,0.00,4.91,
2.066086041,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,97.97,% Clocks,,,0.00,5.29,<==
2.066086041,S0-C1-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C2,Backend_Bound,57.92,% Slots,,,0.00,5.27,
2.066086041,S0-C2,Retiring,23.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
2.066086041,S0-C2,Backend_Bound.Memory_Bound,49.06,% Slots,,,0.00,4.91,<==
2.066086041,S0-C2,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.27,
2.066086041,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.84,% Clocks,,idq.ms_switches,0.00,5.28,
2.066086041,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
2.066086041,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.50,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
2.066086041,S0-C2-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C3,Bad_Speculation,11.31,% Slots,,,0.00,5.27,
2.066086041,S0-C3,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S0-C3,Backend_Bound,37.13,% Slots,,,0.00,5.27,
2.066086041,S0-C3,Backend_Bound.Memory_Bound,27.32,% Slots,,,0.00,4.91,<==
2.066086041,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
2.066086041,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
2.066086041,S0-C3-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C4,Frontend_Bound,34.90,% Slots,,,0.00,5.28,<==
2.066086041,S0-C4,Backend_Bound,26.72,% Slots,,,0.00,5.28,
2.066086041,S0-C4,Backend_Bound.Core_Bound,68.11,% Slots,,,0.00,4.91,
2.066086041,S0-C4-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C5,Frontend_Bound,29.29,% Slots,,,0.00,5.28,
2.066086041,S0-C5,Backend_Bound,48.03,% Slots,,,0.00,5.28,
2.066086041,S0-C5,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
2.066086041,S0-C5,Frontend_Bound.Frontend_Latency,38.83,% Slots,,rs_events.empty_end,0.00,5.28,
2.066086041,S0-C5,Backend_Bound.Core_Bound,58.57,% Slots,,,0.00,4.91,<==
2.066086041,S0-C5,Retiring.Microcode_Sequencer,4.96,% Slots,,idq.ms_uops,0.00,5.28,
2.066086041,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066086041,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.28,
2.066086041,S0-C5-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C6,Frontend_Bound,40.17,% Slots,,,0.00,5.28,
2.066086041,S0-C6,Backend_Bound,37.68,% Slots,,,0.00,5.28,
2.066086041,S0-C6,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
2.066086041,S0-C6,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.28,<==
2.066086041,S0-C6,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,4.91,
2.066086041,S0-C6,Backend_Bound.Core_Bound,26.52,% Slots,,,0.00,4.91,
2.066086041,S0-C6,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.27,
2.066086041,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.28,
2.066086041,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066086041,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.28,
2.066086041,S0-C6-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C7,Frontend_Bound,39.00,% Slots,,,0.00,5.27,
2.066086041,S0-C7,Bad_Speculation,10.30,% Slots,,,0.00,5.27,
2.066086041,S0-C7,Backend_Bound,29.05,% Slots,,,0.00,5.27,
2.066086041,S0-C7,Frontend_Bound.Frontend_Latency,52.09,% Slots,,rs_events.empty_end,0.00,5.27,
2.066086041,S0-C7,Bad_Speculation.Branch_Mispredicts,8.71,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S0-C7,Backend_Bound.Memory_Bound,42.49,% Slots,,,0.00,4.91,
2.066086041,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
2.066086041,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
2.066086041,S0-C7-T0,MUX,4.91,%,,,0.00,100.0,
2.066086041,S1-C0,Frontend_Bound,41.68,% Slots,,,0.00,5.27,
2.066086041,S1-C0,Bad_Speculation,16.14,% Slots,,,0.00,5.27,
2.066086041,S1-C0,Backend_Bound,18.51,% Slots,,,0.00,5.27,
2.066086041,S1-C0,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
2.066086041,S1-C0,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.27,
2.066086041,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.27,
2.066086041,S1-C0,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S1-C0,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,4.89,
2.066086041,S1-C0,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.28,
2.066086041,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.10,% Clocks,,,0.00,5.28,
2.066086041,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
2.066086041,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.54,% Clocks,,idq.ms_switches,0.00,5.28,
2.066086041,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.49,% Core_Clocks,,,0.00,5.29,
2.066086041,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.47,% Core_Clocks,,,0.00,5.29,
2.066086041,S1-C0-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C1,Frontend_Bound,27.89,% Slots,,,0.00,5.28,
2.066086041,S1-C1,Bad_Speculation,18.84,% Slots,,,0.00,5.28,
2.066086041,S1-C1,Backend_Bound,21.25,% Slots,,,0.00,5.28,
2.066086041,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.27,
2.066086041,S1-C1,Bad_Speculation.Branch_Mispredicts,18.71,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S1-C1,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,4.9,
2.066086041,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.73,% Core_Clocks,,,0.00,5.29,<==
2.066086041,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.53,% Core_Clocks,,,0.00,5.28,
2.066086041,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.44,% Clocks,,,0.00,5.29,
2.066086041,S1-C1-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C2,Frontend_Bound,33.54,% Slots,,,0.00,5.27,
2.066086041,S1-C2,Bad_Speculation,18.71,% Slots,,,0.00,5.27,
2.066086041,S1-C2,Backend_Bound,19.90,% Slots,,,0.00,5.27,
2.066086041,S1-C2,Frontend_Bound.Frontend_Latency,15.95,% Slots,,rs_events.empty_end,0.00,5.27,
2.066086041,S1-C2,Frontend_Bound.Frontend_Bandwidth,52.71,% Slots,,,0.00,5.27,<==
2.066086041,S1-C2,Bad_Speculation.Branch_Mispredicts,18.52,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S1-C2,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,4.89,
2.066086041,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.27,
2.066086041,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
2.066086041,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.94,% Clocks,,,0.00,5.29,
2.066086041,S1-C2-T0,MUX,4.89,%,,,0.00,100.0,
2.066086041,S1-C3,Frontend_Bound,33.48,% Slots,,,0.00,5.27,
2.066086041,S1-C3,Bad_Speculation,13.91,% Slots,,,0.00,5.27,
2.066086041,S1-C3,Backend_Bound,21.31,% Slots,,,0.00,5.27,
2.066086041,S1-C3,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.27,
2.066086041,S1-C3,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S1-C3,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,4.9,
2.066086041,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.28,
2.066086041,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
2.066086041,S1-C3-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C4,Frontend_Bound,30.54,% Slots,,,0.00,5.27,
2.066086041,S1-C4,Bad_Speculation,17.60,% Slots,,,0.00,5.27,
2.066086041,S1-C4,Backend_Bound,21.14,% Slots,,,0.00,5.27,
2.066086041,S1-C4,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.27,
2.066086041,S1-C4,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S1-C4,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,4.9,
2.066086041,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.28,
2.066086041,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
2.066086041,S1-C4-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C5,Frontend_Bound,27.99,% Slots,,,0.00,5.28,
2.066086041,S1-C5,Bad_Speculation,15.60,% Slots,,,0.00,5.28,
2.066086041,S1-C5,Backend_Bound,25.92,% Slots,,,0.00,5.28,
2.066086041,S1-C5,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.28,<==
2.066086041,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.27,
2.066086041,S1-C5,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.28,
2.066086041,S1-C5,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,4.9,
2.066086041,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.29,
2.066086041,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
2.066086041,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.76,% Core_Clocks,,,0.00,5.29,
2.066086041,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.72,% Core_Clocks,,,0.00,5.29,
2.066086041,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
2.066086041,S1-C5-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C6,Frontend_Bound.Frontend_Bandwidth,44.53,% Slots,,,0.00,5.27,
2.066086041,S1-C6,Bad_Speculation.Branch_Mispredicts,25.29,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
2.066086041,S1-C6,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,4.9,
2.066086041,S1-C6,Bad_Speculation,25.53,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.27,
2.066086041,S1-C6,Backend_Bound,16.32,% Slots,,,0.00,5.27,
2.066086041,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.74,% Core_Clocks,,,0.00,5.28,
2.066086041,S1-C6-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C7,Frontend_Bound,30.82,% Slots,,,0.00,5.27,
2.066086041,S1-C7,Bad_Speculation,16.74,% Slots,,,0.00,5.27,
2.066086041,S1-C7,Backend_Bound,19.76,% Slots,,,0.00,5.27,
2.066086041,S1-C7,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
2.066086041,S1-C7,Frontend_Bound.Frontend_Latency,16.55,% Slots,,rs_events.empty_end,0.00,5.27,
2.066086041,S1-C7,Bad_Speculation.Branch_Mispredicts,16.63,% Slots,,br_misp_retired.all_branches,0.00,5.27,
2.066086041,S1-C7,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,4.9,
2.066086041,S1-C7,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.28,
2.066086041,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.28,
2.066086041,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
2.066086041,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.00,% Clocks,,idq.ms_switches,0.00,5.28,
2.066086041,S1-C7-T0,MUX,4.90,%,,,0.00,100.0,
2.066086041,S0-C0-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C1-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C2-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C3-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C4-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C5-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C6-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S0-C7-T1,MUX,4.91,%,,,0.00,100.0,
2.066086041,S1-C0-T1,MUX,4.89,%,,,0.00,100.0,
2.066086041,S1-C1-T1,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C2-T1,MUX,4.89,%,,,0.00,100.0,
2.066086041,S1-C3-T1,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C4-T1,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C5-T1,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C6-T1,MUX,4.90,%,,,0.00,100.0,
2.066086041,S1-C7-T1,MUX,4.90,%,,,0.00,100.0,
3.563295312,S0-C0,Frontend_Bound,26.21,% Slots,,,0.00,5.36,
3.563295312,S0-C0,Bad_Speculation,13.30,% Slots,,,0.00,5.36,
3.563295312,S0-C0,Backend_Bound,33.55,% Slots,,,0.00,5.36,<==
3.563295312,S0-C0,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C0,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S0-C0,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.36,
3.563295312,S0-C0,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.36,
3.563295312,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.09,
3.563295312,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.563295312,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.563295312,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.563295312,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C1,Frontend_Bound,33.43,% Slots,,,0.00,5.36,<==
3.563295312,S0-C1,Backend_Bound,14.60,% Slots,,,0.00,5.36,
3.563295312,S0-C1,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.35,% Slots,,,0.00,5.26,
3.563295312,S0-C1,Backend_Bound.Memory_Bound,28.19,% Slots,,,0.00,5.36,
3.563295312,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.1,
3.563295312,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.563295312,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.05,% Core_Clocks,,,0.00,5.36,
3.563295312,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S0-C2,Frontend_Bound,34.05,% Slots,,,0.00,5.36,
3.563295312,S0-C2,Backend_Bound,34.39,% Slots,,,0.00,5.36,
3.563295312,S0-C2,Frontend_Bound.Frontend_Latency,65.49,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C2,Backend_Bound.Memory_Bound,10.31,% Slots,,,0.00,5.36,
3.563295312,S0-C2,Backend_Bound.Core_Bound,24.08,% Slots,,,0.00,5.36,<==
3.563295312,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.563295312,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C3,Frontend_Bound,28.23,% Slots,,,0.00,5.36,
3.563295312,S0-C3,Bad_Speculation,18.64,% Slots,,,0.00,5.36,
3.563295312,S0-C3,Backend_Bound,21.70,% Slots,,,0.00,5.36,
3.563295312,S0-C3,Retiring,23.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.563295312,S0-C3,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C3,Bad_Speculation.Branch_Mispredicts,18.40,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S0-C3,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.36,
3.563295312,S0-C3,Retiring.Microcode_Sequencer,4.02,% Slots,,idq.ms_uops,0.00,5.09,
3.563295312,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.46,% Clocks,,idq.ms_switches,0.00,5.09,<==
3.563295312,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C4,Frontend_Bound,32.26,% Slots,,,0.00,5.36,
3.563295312,S0-C4,Backend_Bound,44.04,% Slots,,,0.00,5.36,
3.563295312,S0-C4,Retiring,27.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.563295312,S0-C4,Frontend_Bound.Frontend_Latency,73.76,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C4,Backend_Bound.Core_Bound,65.39,% Slots,,,0.00,5.36,<==
3.563295312,S0-C4,Retiring.Microcode_Sequencer,1.28,% Slots,,idq.ms_uops,0.00,5.09,
3.563295312,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.09,
3.563295312,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.563295312,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.09,
3.563295312,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C5,Frontend_Bound,35.52,% Slots,,,0.00,5.36,
3.563295312,S0-C5,Bad_Speculation,10.13,% Slots,,,0.00,5.36,
3.563295312,S0-C5,Backend_Bound,26.73,% Slots,,,0.00,5.36,
3.563295312,S0-C5,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C5,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S0-C5,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.36,
3.563295312,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.09,
3.563295312,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
3.563295312,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.563295312,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S0-C6,Frontend_Bound,38.82,% Slots,,,0.00,5.36,
3.563295312,S0-C6,Bad_Speculation,11.86,% Slots,,,0.00,5.36,
3.563295312,S0-C6,Backend_Bound,28.02,% Slots,,,0.00,5.36,
3.563295312,S0-C6,Frontend_Bound.Frontend_Latency,89.61,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S0-C6,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S0-C6,Backend_Bound.Core_Bound,47.60,% Slots,,,0.00,5.36,
3.563295312,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.09,
3.563295312,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
3.563295312,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.25,% Clocks,,,0.00,5.18,
3.563295312,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C7,Bad_Speculation,16.60,% Slots,,,0.00,5.36,
3.563295312,S0-C7,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S0-C7,Backend_Bound,35.51,% Slots,,,0.00,5.36,
3.563295312,S0-C7,Backend_Bound.Memory_Bound,30.26,% Slots,,,0.00,5.36,
3.563295312,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
3.563295312,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.563295312,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C0,Frontend_Bound,42.40,% Slots,,,0.00,5.36,
3.563295312,S1-C0,Bad_Speculation,13.16,% Slots,,,0.00,5.36,
3.563295312,S1-C0,Backend_Bound,17.72,% Slots,,,0.00,5.36,
3.563295312,S1-C0,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.27,% Slots,,,0.00,5.27,
3.563295312,S1-C0,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C0,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.36,
3.563295312,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.09,
3.563295312,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
3.563295312,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.72,% Core_Clocks,,,0.00,5.36,
3.563295312,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.18,% Core_Clocks,,,0.00,5.36,
3.563295312,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.563295312,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C1,Frontend_Bound,24.52,% Slots,,,0.00,5.36,
3.563295312,S1-C1,Bad_Speculation,21.54,% Slots,,,0.00,5.36,
3.563295312,S1-C1,Backend_Bound,21.39,% Slots,,,0.00,5.36,
3.563295312,S1-C1,Frontend_Bound.Frontend_Bandwidth,39.21,% Slots,,,0.00,5.28,<==
3.563295312,S1-C1,Bad_Speculation.Branch_Mispredicts,21.12,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C1,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.36,
3.563295312,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.67,% Core_Clocks,,,0.00,5.36,
3.563295312,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.63,% Core_Clocks,,,0.00,5.36,
3.563295312,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C2,Frontend_Bound,33.19,% Slots,,,0.00,5.37,
3.563295312,S1-C2,Bad_Speculation,15.20,% Slots,,,0.00,5.37,
3.563295312,S1-C2,Backend_Bound,20.32,% Slots,,,0.00,5.37,
3.563295312,S1-C2,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S1-C2,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C2,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.36,
3.563295312,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.09,
3.563295312,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
3.563295312,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.19,
3.563295312,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C3,Frontend_Bound,30.71,% Slots,,,0.00,5.37,
3.563295312,S1-C3,Bad_Speculation,19.34,% Slots,,,0.00,5.37,
3.563295312,S1-C3,Backend_Bound,19.33,% Slots,,,0.00,5.37,
3.563295312,S1-C3,Frontend_Bound.Frontend_Latency,29.49,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S1-C3,Frontend_Bound.Frontend_Bandwidth,45.36,% Slots,,,0.00,5.28,
3.563295312,S1-C3,Bad_Speculation.Branch_Mispredicts,18.81,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C3,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.36,
3.563295312,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.09,
3.563295312,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.563295312,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.37,% Core_Clocks,,,0.00,5.36,<==
3.563295312,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.37,% Core_Clocks,,,0.00,5.36,
3.563295312,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.563295312,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.563295312,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C4,Frontend_Bound,32.40,% Slots,,,0.00,5.36,
3.563295312,S1-C4,Bad_Speculation,14.47,% Slots,,,0.00,5.36,
3.563295312,S1-C4,Backend_Bound,24.68,% Slots,,,0.00,5.36,
3.563295312,S1-C4,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S1-C4,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C4,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.36,
3.563295312,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.09,
3.563295312,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
3.563295312,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C5,Frontend_Bound,30.90,% Slots,,,0.00,5.37,
3.563295312,S1-C5,Bad_Speculation,19.07,% Slots,,,0.00,5.37,
3.563295312,S1-C5,Backend_Bound,21.35,% Slots,,,0.00,5.37,
3.563295312,S1-C5,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S1-C5,Bad_Speculation.Branch_Mispredicts,18.78,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C5,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.36,
3.563295312,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.09,
3.563295312,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
3.563295312,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.49,% Clocks,,,0.00,5.2,
3.563295312,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C6,Frontend_Bound,28.08,% Slots,,,0.00,5.36,
3.563295312,S1-C6,Bad_Speculation,16.59,% Slots,,,0.00,5.36,
3.563295312,S1-C6,Backend_Bound,24.03,% Slots,,,0.00,5.36,
3.563295312,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.04,% Slots,,,0.00,5.29,
3.563295312,S1-C6,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C6,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.36,
3.563295312,S1-C6,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.36,
3.563295312,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.17,% Core_Clocks,,,0.00,5.36,<==
3.563295312,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.563295312,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.72,% Clocks,,,0.00,5.2,
3.563295312,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C7,Frontend_Bound,20.98,% Slots,,,0.00,5.36,
3.563295312,S1-C7,Bad_Speculation,19.94,% Slots,,,0.00,5.36,
3.563295312,S1-C7,Backend_Bound,24.92,% Slots,,,0.00,5.36,<==
3.563295312,S1-C7,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.36,
3.563295312,S1-C7,Bad_Speculation.Branch_Mispredicts,19.68,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.563295312,S1-C7,Backend_Bound.Memory_Bound,13.66,% Slots,,,0.00,5.36,
3.563295312,S1-C7,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.36,
3.563295312,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.09,
3.563295312,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
3.563295312,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.563295312,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
3.563295312,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.563295312,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
3.563295312,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.563295312,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C0,Frontend_Bound,33.85,% Slots,,,0.00,5.08,
5.051998386,S0-C0,Backend_Bound,38.94,% Slots,,,0.00,5.08,
5.051998386,S0-C0,Frontend_Bound.Frontend_Latency,58.85,% Slots,,rs_events.empty_end,0.00,5.08,
5.051998386,S0-C0,Backend_Bound.Core_Bound,70.23,% Slots,,,0.00,5.08,<==
5.051998386,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.37,
5.051998386,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
5.051998386,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C1,Frontend_Bound,33.66,% Slots,,,0.00,5.09,<==
5.051998386,S0-C1,Bad_Speculation,10.57,% Slots,,,0.00,5.09,
5.051998386,S0-C1,Backend_Bound,17.78,% Slots,,,0.00,5.09,
5.051998386,S0-C1,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.09,
5.051998386,S0-C1,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S0-C1,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.09,
5.051998386,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.36,
5.051998386,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
5.051998386,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.72,% Core_Clocks,,,0.00,5.16,
5.051998386,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C2,Frontend_Bound,34.98,% Slots,,,0.00,5.09,
5.051998386,S0-C2,Bad_Speculation,19.20,% Slots,,,0.00,5.09,
5.051998386,S0-C2,Backend_Bound,16.83,% Slots,,,0.00,5.09,
5.051998386,S0-C2,Retiring,29.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.051998386,S0-C2,Frontend_Bound.Frontend_Bandwidth,32.98,% Slots,,,0.00,5.09,
5.051998386,S0-C2,Bad_Speculation.Branch_Mispredicts,18.65,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S0-C2,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.09,
5.051998386,S0-C2,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.36,
5.051998386,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.36,
5.051998386,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.05,% Core_Clocks,,,0.00,5.15,<==
5.051998386,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
5.051998386,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
5.051998386,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C3,Frontend_Bound,29.76,% Slots,,,0.00,5.09,
5.051998386,S0-C3,Bad_Speculation,10.31,% Slots,,,0.00,5.09,
5.051998386,S0-C3,Backend_Bound,35.81,% Slots,,,0.00,5.09,
5.051998386,S0-C3,Frontend_Bound.Frontend_Latency,20.15,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S0-C3,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S0-C3,Backend_Bound.Memory_Bound,48.19,% Slots,,,0.00,5.09,<==
5.051998386,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.37,
5.051998386,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
5.051998386,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
5.051998386,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
5.051998386,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C4,Frontend_Bound,38.98,% Slots,,,0.00,5.09,
5.051998386,S0-C4,Bad_Speculation,17.34,% Slots,,,0.00,5.09,
5.051998386,S0-C4,Backend_Bound,22.40,% Slots,,,0.00,5.09,
5.051998386,S0-C4,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.051998386,S0-C4,Frontend_Bound.Frontend_Bandwidth,25.77,% Slots,,,0.00,5.09,
5.051998386,S0-C4,Bad_Speculation.Branch_Mispredicts,16.88,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S0-C4,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.09,
5.051998386,S0-C4,Retiring.Microcode_Sequencer,8.29,% Slots,,idq.ms_uops,0.00,5.36,
5.051998386,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.36,
5.051998386,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.15,<==
5.051998386,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.48,% Clocks,,,0.00,5.1,
5.051998386,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C5,Frontend_Bound,27.98,% Slots,,,0.00,5.09,
5.051998386,S0-C5,Bad_Speculation,18.67,% Slots,,,0.00,5.09,
5.051998386,S0-C5,Backend_Bound,16.96,% Slots,,,0.00,5.09,
5.051998386,S0-C5,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S0-C5,Bad_Speculation.Branch_Mispredicts,18.47,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.37,
5.051998386,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
5.051998386,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C6,Frontend_Bound,38.61,% Slots,,,0.00,5.09,
5.051998386,S0-C6,Backend_Bound,38.19,% Slots,,,0.00,5.09,
5.051998386,S0-C6,Frontend_Bound.Frontend_Latency,31.50,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S0-C6,Backend_Bound.Core_Bound,31.54,% Slots,,,0.00,5.09,
5.051998386,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.37,
5.051998386,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
5.051998386,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C7,Frontend_Bound,24.05,% Slots,,,0.00,5.09,<==
5.051998386,S0-C7,Bad_Speculation,20.44,% Slots,,,0.00,5.09,
5.051998386,S0-C7,Backend_Bound,16.58,% Slots,,,0.00,5.09,
5.051998386,S0-C7,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
5.051998386,S0-C7,Bad_Speculation.Branch_Mispredicts,20.14,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S0-C7,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.09,
5.051998386,S0-C7,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.36,
5.051998386,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.09,% Clocks,,idq.ms_switches,0.00,5.36,
5.051998386,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.62,% Clocks,,,0.00,5.1,
5.051998386,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C0,Frontend_Bound,26.70,% Slots,,,0.00,5.09,
5.051998386,S1-C0,Bad_Speculation,14.92,% Slots,,,0.00,5.09,
5.051998386,S1-C0,Backend_Bound,26.57,% Slots,,,0.00,5.09,
5.051998386,S1-C0,Frontend_Bound.Frontend_Latency,24.94,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S1-C0,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
5.051998386,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
5.051998386,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C1,Frontend_Bound,34.93,% Slots,,,0.00,5.09,
5.051998386,S1-C1,Bad_Speculation,15.57,% Slots,,,0.00,5.09,
5.051998386,S1-C1,Backend_Bound,20.67,% Slots,,,0.00,5.09,
5.051998386,S1-C1,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S1-C1,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C1,Backend_Bound.Memory_Bound,10.01,% Slots,,,0.00,5.09,
5.051998386,S1-C1,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.09,
5.051998386,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,0.00,5.37,
5.051998386,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
5.051998386,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
5.051998386,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.73,% Clocks,,,0.00,5.09,
5.051998386,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C2,Frontend_Bound,29.60,% Slots,,,0.00,5.09,<==
5.051998386,S1-C2,Bad_Speculation,20.85,% Slots,,,0.00,5.09,
5.051998386,S1-C2,Backend_Bound,19.12,% Slots,,,0.00,5.09,
5.051998386,S1-C2,Bad_Speculation.Branch_Mispredicts,20.59,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
5.051998386,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
5.051998386,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C3,Frontend_Bound,36.72,% Slots,,,0.00,5.08,
5.051998386,S1-C3,Bad_Speculation,13.17,% Slots,,,0.00,5.08,
5.051998386,S1-C3,Backend_Bound,23.48,% Slots,,,0.00,5.08,
5.051998386,S1-C3,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.08,
5.051998386,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.83,% Slots,,,0.00,5.08,
5.051998386,S1-C3,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.08,
5.051998386,S1-C3,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.08,
5.051998386,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.36,
5.051998386,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
5.051998386,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.84,% Core_Clocks,,,0.00,5.17,
5.051998386,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.70,% Core_Clocks,,,0.00,5.09,
5.051998386,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S1-C4,Frontend_Bound,41.26,% Slots,,,0.00,5.09,
5.051998386,S1-C4,Bad_Speculation,14.11,% Slots,,,0.00,5.09,
5.051998386,S1-C4,Backend_Bound,23.16,% Slots,,,0.00,5.09,
5.051998386,S1-C4,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S1-C4,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C4,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.09,
5.051998386,S1-C4,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.09,
5.051998386,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.37,
5.051998386,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
5.051998386,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
5.051998386,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
5.051998386,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.45,% Clocks,,,0.00,5.09,
5.051998386,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S1-C5,Frontend_Bound,26.90,% Slots,,,0.00,5.09,
5.051998386,S1-C5,Bad_Speculation,20.82,% Slots,,,0.00,5.09,
5.051998386,S1-C5,Backend_Bound,19.82,% Slots,,,0.00,5.09,
5.051998386,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.00,% Slots,,,0.00,5.09,<==
5.051998386,S1-C5,Bad_Speculation.Branch_Mispredicts,20.63,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C5,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.09,
5.051998386,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
5.051998386,S1-C6,Frontend_Bound,38.70,% Slots,,,0.00,5.09,
5.051998386,S1-C6,Bad_Speculation,15.89,% Slots,,,0.00,5.09,
5.051998386,S1-C6,Backend_Bound,20.29,% Slots,,,0.00,5.09,
5.051998386,S1-C6,Frontend_Bound.Frontend_Latency,25.11,% Slots,,rs_events.empty_end,0.00,5.09,
5.051998386,S1-C6,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C6,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.09,
5.051998386,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.37,
5.051998386,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
5.051998386,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C7,Frontend_Bound,26.02,% Slots,,,0.00,5.09,
5.051998386,S1-C7,Bad_Speculation,20.01,% Slots,,,0.00,5.09,
5.051998386,S1-C7,Backend_Bound,21.24,% Slots,,,0.00,5.09,
5.051998386,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.09,<==
5.051998386,S1-C7,Bad_Speculation.Branch_Mispredicts,19.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
5.051998386,S1-C7,Backend_Bound.Core_Bound,14.14,% Slots,,,0.00,5.09,
5.051998386,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.54,% Core_Clocks,,,0.00,5.18,
5.051998386,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.90,% Core_Clocks,,,0.00,5.09,
5.051998386,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
5.051998386,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
5.051998386,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
5.051998386,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
5.051998386,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
6.572093248,S0-C0,Frontend_Bound,26.40,% Slots,,,0.00,5.26,
6.572093248,S0-C0,Bad_Speculation,10.66,% Slots,,,0.00,5.26,
6.572093248,S0-C0,Backend_Bound,36.88,% Slots,,,0.00,5.26,
6.572093248,S0-C0,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.25,
6.572093248,S0-C0,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C0,Backend_Bound.Memory_Bound,26.08,% Slots,,,0.00,5.25,
6.572093248,S0-C0,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.25,
6.572093248,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.26,
6.572093248,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
6.572093248,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.572093248,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.44,% Clocks,,,0.00,5.26,
6.572093248,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C1,Frontend_Bound,28.26,% Slots,,,0.00,5.25,
6.572093248,S0-C1,Bad_Speculation,16.22,% Slots,,,0.00,5.25,
6.572093248,S0-C1,Backend_Bound,25.00,% Slots,,,0.00,5.25,
6.572093248,S0-C1,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.25,<==
6.572093248,S0-C1,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.572093248,S0-C1,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.25,
6.572093248,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.26,
6.572093248,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.572093248,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.572093248,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C2,Frontend_Bound,29.16,% Slots,,,0.00,5.26,
6.572093248,S0-C2,Backend_Bound,41.69,% Slots,,,0.00,5.26,<==
6.572093248,S0-C2,Frontend_Bound.Frontend_Latency,31.74,% Slots,,rs_events.empty_end,0.00,5.25,
6.572093248,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
6.572093248,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C3,Backend_Bound,49.43,% Slots,,,0.00,5.25,
6.572093248,S0-C3,Backend_Bound.Memory_Bound,99.80,% Slots,,,0.00,5.25,
6.572093248,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.572093248,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
6.572093248,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C4,Frontend_Bound,35.35,% Slots,,,0.00,5.25,
6.572093248,S0-C4,Bad_Speculation,10.36,% Slots,,,0.00,5.25,
6.572093248,S0-C4,Backend_Bound,17.17,% Slots,,,0.00,5.25,
6.572093248,S0-C4,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.25,
6.572093248,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.25,
6.572093248,S0-C4,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.572093248,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.25,
6.572093248,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
6.572093248,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.09,% Core_Clocks,,,0.00,5.31,
6.572093248,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.57,% Core_Clocks,,,0.00,5.26,
6.572093248,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C5,Frontend_Bound,25.31,% Slots,,,0.00,5.26,
6.572093248,S0-C5,Bad_Speculation,13.64,% Slots,,,0.00,5.26,
6.572093248,S0-C5,Backend_Bound,34.42,% Slots,,,0.00,5.26,
6.572093248,S0-C5,Retiring,28.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S0-C5,Frontend_Bound.Frontend_Latency,32.16,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S0-C5,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C5,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.26,
6.572093248,S0-C5,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.26,
6.572093248,S0-C5,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.26,
6.572093248,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.26,
6.572093248,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
6.572093248,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
6.572093248,S0-C6,Frontend_Bound,27.63,% Slots,,,0.00,5.26,
6.572093248,S0-C6,Bad_Speculation,16.38,% Slots,,,0.00,5.26,
6.572093248,S0-C6,Backend_Bound,27.10,% Slots,,,0.00,5.26,
6.572093248,S0-C6,Retiring,33.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S0-C6,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.25,
6.572093248,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.90,% Slots,,,0.00,5.26,
6.572093248,S0-C6,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.572093248,S0-C6,Backend_Bound.Memory_Bound,18.73,% Slots,,,0.00,5.25,
6.572093248,S0-C6,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.26,<==
6.572093248,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.26,
6.572093248,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.99,% Core_Clocks,,,0.00,5.3,
6.572093248,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.73,% Core_Clocks,,,0.00,5.27,
6.572093248,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C7,Frontend_Bound,22.20,% Slots,,,0.00,5.26,
6.572093248,S0-C7,Bad_Speculation,15.40,% Slots,,,0.00,5.26,
6.572093248,S0-C7,Backend_Bound,32.77,% Slots,,,0.00,5.26,<==
6.572093248,S0-C7,Retiring,29.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S0-C7,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.25,
6.572093248,S0-C7,Bad_Speculation.Branch_Mispredicts,14.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S0-C7,Backend_Bound.Memory_Bound,15.41,% Slots,,,0.00,5.25,
6.572093248,S0-C7,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.25,
6.572093248,S0-C7,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.26,
6.572093248,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.26,
6.572093248,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
6.572093248,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.26,
6.572093248,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C0,Frontend_Bound,34.34,% Slots,,,0.00,5.26,<==
6.572093248,S1-C0,Bad_Speculation,12.66,% Slots,,,0.00,5.26,
6.572093248,S1-C0,Backend_Bound,23.09,% Slots,,,0.00,5.26,
6.572093248,S1-C0,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.16,% Slots,,,0.00,5.26,
6.572093248,S1-C0,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C0,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.26,
6.572093248,S1-C0,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.26,
6.572093248,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.25,
6.572093248,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.55,% Core_Clocks,,,0.00,5.3,
6.572093248,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.11,% Core_Clocks,,,0.00,5.26,
6.572093248,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C1,Frontend_Bound,22.22,% Slots,,,0.00,5.26,
6.572093248,S1-C1,Backend_Bound,51.59,% Slots,,,0.00,5.26,<==
6.572093248,S1-C1,Retiring,24.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.26,
6.572093248,S1-C1,Backend_Bound.Memory_Bound,26.96,% Slots,,,0.00,5.26,
6.572093248,S1-C1,Backend_Bound.Core_Bound,24.63,% Slots,,,0.00,5.26,
6.572093248,S1-C1,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.26,
6.572093248,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.26,
6.572093248,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.50,% Core_Clocks,,,0.00,5.3,
6.572093248,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.572093248,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
6.572093248,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.03,% Clocks,,,0.00,5.26,
6.572093248,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
6.572093248,S1-C2,Frontend_Bound,33.26,% Slots,,,0.00,5.26,
6.572093248,S1-C2,Bad_Speculation,10.87,% Slots,,,0.00,5.26,
6.572093248,S1-C2,Backend_Bound,32.91,% Slots,,,0.00,5.26,
6.572093248,S1-C2,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.25,
6.572093248,S1-C2,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C2,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.25,
6.572093248,S1-C2,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.25,
6.572093248,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
6.572093248,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
6.572093248,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.572093248,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C3,Frontend_Bound,26.31,% Slots,,,0.00,5.26,
6.572093248,S1-C3,Backend_Bound,49.80,% Slots,,,0.00,5.26,
6.572093248,S1-C3,Retiring,28.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S1-C3,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S1-C3,Backend_Bound.Memory_Bound,36.69,% Slots,,,0.00,5.26,<==
6.572093248,S1-C3,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.26,
6.572093248,S1-C3,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.26,
6.572093248,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.26,
6.572093248,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.26,
6.572093248,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
6.572093248,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
6.572093248,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
6.572093248,S1-C4,Frontend_Bound,34.35,% Slots,,,0.00,5.26,
6.572093248,S1-C4,Bad_Speculation,11.04,% Slots,,,0.00,5.26,
6.572093248,S1-C4,Backend_Bound,24.82,% Slots,,,0.00,5.26,
6.572093248,S1-C4,Retiring,26.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S1-C4,Frontend_Bound.Frontend_Latency,16.10,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S1-C4,Frontend_Bound.Frontend_Bandwidth,33.63,% Slots,,,0.00,5.25,
6.572093248,S1-C4,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C4,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.26,
6.572093248,S1-C4,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.26,
6.572093248,S1-C4,Retiring.Microcode_Sequencer,3.82,% Slots,,idq.ms_uops,0.00,5.26,
6.572093248,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.26,
6.572093248,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.26,
6.572093248,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.73,% Core_Clocks,,,0.00,5.29,<==
6.572093248,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
6.572093248,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.572093248,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C5,Frontend_Bound,34.24,% Slots,,,0.00,5.26,
6.572093248,S1-C5,Bad_Speculation,12.74,% Slots,,,0.00,5.26,
6.572093248,S1-C5,Backend_Bound,28.53,% Slots,,,0.00,5.26,
6.572093248,S1-C5,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S1-C5,Bad_Speculation.Branch_Mispredicts,12.60,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C5,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.26,
6.572093248,S1-C5,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.26,
6.572093248,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.25,
6.572093248,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
6.572093248,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
6.572093248,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.572093248,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.41,% Clocks,,,0.00,5.26,
6.572093248,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C6,Frontend_Bound,26.87,% Slots,,,0.00,5.26,
6.572093248,S1-C6,Bad_Speculation,13.51,% Slots,,,0.00,5.26,
6.572093248,S1-C6,Backend_Bound,26.95,% Slots,,,0.00,5.26,<==
6.572093248,S1-C6,Frontend_Bound.Frontend_Latency,16.43,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.26,
6.572093248,S1-C6,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C6,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.26,
6.572093248,S1-C6,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.26,
6.572093248,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.26,
6.572093248,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
6.572093248,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.56,% Core_Clocks,,,0.00,5.29,
6.572093248,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.51,% Core_Clocks,,,0.00,5.27,
6.572093248,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
6.572093248,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.572093248,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.88,% Clocks,,,0.00,5.26,
6.572093248,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C7,Frontend_Bound,32.62,% Slots,,,0.00,5.26,
6.572093248,S1-C7,Bad_Speculation,11.56,% Slots,,,0.00,5.26,
6.572093248,S1-C7,Backend_Bound,26.00,% Slots,,,0.00,5.26,
6.572093248,S1-C7,Retiring,23.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.572093248,S1-C7,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.26,
6.572093248,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.26,
6.572093248,S1-C7,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.572093248,S1-C7,Backend_Bound.Memory_Bound,16.25,% Slots,,,0.00,5.26,
6.572093248,S1-C7,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.26,
6.572093248,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.25,
6.572093248,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
6.572093248,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.25,
6.572093248,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.59,% Core_Clocks,,,0.00,5.29,
6.572093248,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.60,% Core_Clocks,,,0.00,5.26,
6.572093248,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
6.572093248,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
6.572093248,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
6.572093248,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
6.572093248,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
6.572093248,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
8.010243562,S0-C0,Frontend_Bound,39.06,% Slots,,,0.00,5.29,
8.010243562,S0-C0,Backend_Bound,34.88,% Slots,,,0.00,5.29,
8.010243562,S0-C0,Retiring,27.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S0-C0,Frontend_Bound.Frontend_Latency,45.62,% Slots,,rs_events.empty_end,0.00,5.28,
8.010243562,S0-C0,Backend_Bound.Memory_Bound,37.84,% Slots,,,0.00,5.28,
8.010243562,S0-C0,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.29,<==
8.010243562,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
8.010243562,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
8.010243562,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.27,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.29,
8.010243562,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S0-C1,Frontend_Bound,33.45,% Slots,,,0.00,5.29,
8.010243562,S0-C1,Bad_Speculation,11.26,% Slots,,,0.00,5.29,
8.010243562,S0-C1,Backend_Bound,16.37,% Slots,,,0.00,5.29,
8.010243562,S0-C1,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,5.29,<==
8.010243562,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.29,
8.010243562,S0-C1,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.04,
8.010243562,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.29,
8.010243562,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.94,% Core_Clocks,,,0.00,5.11,
8.010243562,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.44,% Core_Clocks,,,0.00,5.29,
8.010243562,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S0-C2,Frontend_Bound,21.38,% Slots,,,0.00,5.3,
8.010243562,S0-C2,Bad_Speculation,11.78,% Slots,,,0.00,5.3,
8.010243562,S0-C2,Backend_Bound,33.97,% Slots,,,0.00,5.3,
8.010243562,S0-C2,Retiring,29.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S0-C2,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.28,
8.010243562,S0-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.04,
8.010243562,S0-C2,Backend_Bound.Memory_Bound,36.02,% Slots,,,0.00,5.28,
8.010243562,S0-C2,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.29,
8.010243562,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
8.010243562,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S0-C3,Frontend_Bound,21.32,% Slots,,,0.00,5.29,
8.010243562,S0-C3,Bad_Speculation,13.17,% Slots,,,0.00,5.29,
8.010243562,S0-C3,Backend_Bound,33.65,% Slots,,,0.00,5.29,
8.010243562,S0-C3,Retiring,26.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S0-C3,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.04,
8.010243562,S0-C3,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.28,
8.010243562,S0-C3,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
8.010243562,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S0-C4,Frontend_Bound,24.34,% Slots,,,0.00,5.3,
8.010243562,S0-C4,Bad_Speculation,13.93,% Slots,,,0.00,5.3,
8.010243562,S0-C4,Backend_Bound,32.91,% Slots,,,0.00,5.3,
8.010243562,S0-C4,Retiring,25.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S0-C4,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.28,
8.010243562,S0-C4,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.04,
8.010243562,S0-C4,Backend_Bound.Memory_Bound,24.86,% Slots,,,0.00,5.28,
8.010243562,S0-C4,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.29,
8.010243562,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
8.010243562,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S0-C5,Backend_Bound,57.56,% Slots,,,0.00,5.3,
8.010243562,S0-C5,Retiring,25.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S0-C5,Backend_Bound.Memory_Bound,101.37,% Slots,,,0.00,5.28,
8.010243562,S0-C5,Retiring.Microcode_Sequencer,7.97,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.79,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
8.010243562,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
8.010243562,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.06,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
8.010243562,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S0-C6,Frontend_Bound,23.34,% Slots,,,0.00,5.3,
8.010243562,S0-C6,Backend_Bound,52.45,% Slots,,,0.00,5.29,
8.010243562,S0-C6,Retiring,31.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S0-C6,Frontend_Bound.Frontend_Latency,28.30,% Slots,,rs_events.empty_end,0.00,5.29,
8.010243562,S0-C6,Backend_Bound.Memory_Bound,51.98,% Slots,,,0.00,5.29,
8.010243562,S0-C6,Retiring.Microcode_Sequencer,9.56,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.29,
8.010243562,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.23,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
8.010243562,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
8.010243562,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,27.86,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
8.010243562,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
8.010243562,S0-C7,Bad_Speculation,13.06,% Slots,,,0.00,5.29,
8.010243562,S0-C7,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
8.010243562,S0-C7,Backend_Bound,42.74,% Slots,,,0.00,5.29,<==
8.010243562,S0-C7,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.29,
8.010243562,S0-C7,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.29,
8.010243562,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
8.010243562,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
8.010243562,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.57,% Clocks,,,0.00,5.28,
8.010243562,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
8.010243562,S1-C0,Frontend_Bound,26.07,% Slots,,,0.00,5.3,
8.010243562,S1-C0,Bad_Speculation,15.08,% Slots,,,0.00,5.3,
8.010243562,S1-C0,Backend_Bound,24.82,% Slots,,,0.00,5.3,
8.010243562,S1-C0,Retiring,28.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S1-C0,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.28,
8.010243562,S1-C0,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.05,
8.010243562,S1-C0,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.28,
8.010243562,S1-C0,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.28,
8.010243562,S1-C0,Retiring.Microcode_Sequencer,3.63,% Slots,,idq.ms_uops,0.00,5.29,<==
8.010243562,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.29,
8.010243562,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.85,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
8.010243562,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
8.010243562,S1-C1,Frontend_Bound,25.42,% Slots,,,0.00,5.3,
8.010243562,S1-C1,Backend_Bound,48.58,% Slots,,,0.00,5.3,<==
8.010243562,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.27,% Slots,,,0.00,5.29,
8.010243562,S1-C1,Backend_Bound.Memory_Bound,26.26,% Slots,,,0.00,5.29,
8.010243562,S1-C1,Backend_Bound.Core_Bound,22.33,% Slots,,,0.00,5.29,
8.010243562,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.90,% Core_Clocks,,,0.00,5.11,
8.010243562,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
8.010243562,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
8.010243562,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
8.010243562,S1-C2,Frontend_Bound,23.51,% Slots,,,0.00,5.29,
8.010243562,S1-C2,Bad_Speculation,10.78,% Slots,,,0.00,5.29,
8.010243562,S1-C2,Backend_Bound,37.61,% Slots,,,0.00,5.29,
8.010243562,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.21,% Slots,,,0.00,5.29,
8.010243562,S1-C2,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.05,
8.010243562,S1-C2,Backend_Bound.Memory_Bound,23.17,% Slots,,,0.00,5.29,<==
8.010243562,S1-C2,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.29,
8.010243562,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.28,% Core_Clocks,,,0.00,5.11,
8.010243562,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
8.010243562,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
8.010243562,S1-C3,Backend_Bound,54.82,% Slots,,,0.00,5.29,
8.010243562,S1-C3,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
8.010243562,S1-C3,Backend_Bound.Memory_Bound,49.36,% Slots,,,0.00,5.29,
8.010243562,S1-C3,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.29,
8.010243562,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.29,
8.010243562,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
8.010243562,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
8.010243562,S1-C4,Frontend_Bound,22.13,% Slots,,,0.00,5.29,
8.010243562,S1-C4,Backend_Bound,49.11,% Slots,,,0.00,5.29,
8.010243562,S1-C4,Retiring,24.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
8.010243562,S1-C4,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.28,
8.010243562,S1-C4,Backend_Bound.Memory_Bound,43.32,% Slots,,,0.00,5.28,
8.010243562,S1-C4,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.3,
8.010243562,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.28,
8.010243562,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.28,
8.010243562,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
8.010243562,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
8.010243562,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
8.010243562,S1-C5,Bad_Speculation,12.10,% Slots,,,0.00,5.3,
8.010243562,S1-C5,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.06,
8.010243562,S1-C5,Backend_Bound,34.81,% Slots,,,0.00,5.3,
8.010243562,S1-C5,Backend_Bound.Memory_Bound,54.77,% Slots,,,0.00,5.29,<==
8.010243562,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
8.010243562,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,20.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
8.010243562,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.31,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
8.010243562,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.010243562,S1-C6,Frontend_Bound,29.81,% Slots,,,0.00,5.29,
8.010243562,S1-C6,Bad_Speculation,11.42,% Slots,,,0.00,5.29,
8.010243562,S1-C6,Backend_Bound,32.96,% Slots,,,0.00,5.29,
8.010243562,S1-C6,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.29,
8.010243562,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.83,% Slots,,,0.00,5.28,
8.010243562,S1-C6,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.06,
8.010243562,S1-C6,Backend_Bound.Memory_Bound,29.06,% Slots,,,0.00,5.28,
8.010243562,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.29,
8.010243562,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
8.010243562,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.10,% Core_Clocks,,,0.00,5.1,
8.010243562,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.29,
8.010243562,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
8.010243562,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.30,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.58,
8.010243562,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
8.010243562,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.010243562,S1-C7,Backend_Bound,56.35,% Slots,,,0.00,5.3,
8.010243562,S1-C7,Backend_Bound.Memory_Bound,53.31,% Slots,,,0.00,5.29,<==
8.010243562,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
8.010243562,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
8.010243562,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.010243562,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
8.010243562,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.010243562,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
8.010243562,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
8.010243562,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
8.010243562,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
8.010243562,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
8.010243562,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
9.49466632,S0-C0,Frontend_Bound,30.61,% Slots,,,0.00,5.37,
9.49466632,S0-C0,Backend_Bound,48.76,% Slots,,,0.00,5.37,<==
9.49466632,S0-C0,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
9.49466632,S0-C0,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.37,
9.49466632,S0-C0,Backend_Bound.Memory_Bound,22.46,% Slots,,,0.00,5.12,
9.49466632,S0-C0,Backend_Bound.Core_Bound,26.29,% Slots,,,0.00,5.12,
9.49466632,S0-C0,Retiring.Microcode_Sequencer,4.77,% Slots,,idq.ms_uops,0.00,5.11,
9.49466632,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.11,
9.49466632,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.39,
9.49466632,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
9.49466632,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
9.49466632,S0-C1,Backend_Bound,60.07,% Slots,,,0.00,5.38,
9.49466632,S0-C1,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S0-C1,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.11,
9.49466632,S0-C1,Backend_Bound.Core_Bound,38.15,% Slots,,,0.00,5.11,<==
9.49466632,S0-C1,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
9.49466632,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C2,Frontend_Bound,34.12,% Slots,,,0.00,5.38,
9.49466632,S0-C2,Backend_Bound,16.64,% Slots,,,0.00,5.38,
9.49466632,S0-C2,Frontend_Bound.Frontend_Latency,19.40,% Slots,,rs_events.empty_end,0.00,5.38,<==
9.49466632,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.38,
9.49466632,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.12,
9.49466632,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
9.49466632,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.20,% Core_Clocks,,,0.00,5.38,
9.49466632,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C3,Frontend_Bound,26.60,% Slots,,,0.00,5.38,
9.49466632,S0-C3,Backend_Bound,44.34,% Slots,,,0.00,5.38,
9.49466632,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.98,% Slots,,,0.00,5.38,
9.49466632,S0-C3,Backend_Bound.Memory_Bound,27.50,% Slots,,,0.00,5.11,
9.49466632,S0-C3,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.11,
9.49466632,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.07,% Core_Clocks,,,0.00,5.38,
9.49466632,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
9.49466632,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
9.49466632,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.38,
9.49466632,S0-C4,Backend_Bound.Memory_Bound,31.73,% Slots,,,0.00,5.12,<==
9.49466632,S0-C4,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.12,
9.49466632,S0-C4,Backend_Bound,50.81,% Slots,,,0.00,5.38,
9.49466632,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.79,% Core_Clocks,,,0.00,5.38,
9.49466632,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.22,% Clocks,,,0.00,5.39,
9.49466632,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C5,Frontend_Bound,38.36,% Slots,,,0.00,5.38,
9.49466632,S0-C5,Backend_Bound,39.30,% Slots,,,0.00,5.38,
9.49466632,S0-C5,Retiring,23.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S0-C5,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.38,
9.49466632,S0-C5,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.11,
9.49466632,S0-C5,Backend_Bound.Core_Bound,27.65,% Slots,,,0.00,5.11,<==
9.49466632,S0-C5,Retiring.Microcode_Sequencer,4.11,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.39,
9.49466632,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
9.49466632,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.09,% Clocks,,idq.ms_switches,0.00,5.12,
9.49466632,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
9.49466632,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C6,Frontend_Bound,23.52,% Slots,,,0.00,5.38,
9.49466632,S0-C6,Backend_Bound,58.81,% Slots,,,0.00,5.38,
9.49466632,S0-C6,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.38,
9.49466632,S0-C6,Backend_Bound.Memory_Bound,37.39,% Slots,,,0.00,5.11,
9.49466632,S0-C6,Backend_Bound.Core_Bound,21.42,% Slots,,,0.00,5.11,
9.49466632,S0-C6,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.12,% Clocks,,idq.ms_switches,0.00,5.12,
9.49466632,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.04,% Core_Clocks,,,0.00,5.38,
9.49466632,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
9.49466632,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,24.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.11,<==
9.49466632,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.08,% Clocks,,,0.00,5.39,
9.49466632,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C7,Frontend_Bound,22.72,% Slots,,,0.00,5.38,
9.49466632,S0-C7,Backend_Bound,54.35,% Slots,,,0.00,5.38,<==
9.49466632,S0-C7,Retiring,19.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S0-C7,Frontend_Bound.Frontend_Latency,15.84,% Slots,,rs_events.empty_end,0.00,5.38,
9.49466632,S0-C7,Backend_Bound.Memory_Bound,24.93,% Slots,,,0.00,5.11,
9.49466632,S0-C7,Backend_Bound.Core_Bound,29.42,% Slots,,,0.00,5.11,
9.49466632,S0-C7,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.11,
9.49466632,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
9.49466632,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
9.49466632,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C0,Backend_Bound,58.90,% Slots,,,0.00,5.38,
9.49466632,S1-C0,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
9.49466632,S1-C0,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.11,
9.49466632,S1-C0,Backend_Bound.Core_Bound,33.27,% Slots,,,0.00,5.11,<==
9.49466632,S1-C0,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.11,
9.49466632,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
9.49466632,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
9.49466632,S1-C1,Backend_Bound,56.83,% Slots,,,0.00,5.38,
9.49466632,S1-C1,Retiring,22.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S1-C1,Backend_Bound.Memory_Bound,19.42,% Slots,,,0.00,5.12,
9.49466632,S1-C1,Backend_Bound.Core_Bound,37.41,% Slots,,,0.00,5.12,<==
9.49466632,S1-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
9.49466632,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
9.49466632,S1-C2,Backend_Bound,61.87,% Slots,,,0.00,5.38,<==
9.49466632,S1-C2,Retiring,23.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S1-C2,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.12,
9.49466632,S1-C2,Backend_Bound.Core_Bound,29.92,% Slots,,,0.00,5.12,
9.49466632,S1-C2,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.79,% Clocks,,idq.ms_switches,0.00,5.12,
9.49466632,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.64,% Clocks,,,0.00,5.39,
9.49466632,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C3,Backend_Bound,62.46,% Slots,,,0.00,5.38,
9.49466632,S1-C3,Backend_Bound.Memory_Bound,22.44,% Slots,,,0.00,5.11,
9.49466632,S1-C3,Backend_Bound.Core_Bound,40.02,% Slots,,,0.00,5.11,<==
9.49466632,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
9.49466632,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C4,Frontend_Bound,33.42,% Slots,,,0.00,5.38,
9.49466632,S1-C4,Backend_Bound,35.85,% Slots,,,0.00,5.38,
9.49466632,S1-C4,Retiring,23.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S1-C4,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.38,
9.49466632,S1-C4,Backend_Bound.Core_Bound,26.50,% Slots,,,0.00,5.11,<==
9.49466632,S1-C4,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.41,% Clocks,,itlb_misses.walk_completed,0.00,5.38,
9.49466632,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.95,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C5,Frontend_Bound,21.23,% Slots,,,0.00,5.38,
9.49466632,S1-C5,Backend_Bound,53.12,% Slots,,,0.00,5.38,
9.49466632,S1-C5,Retiring,24.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S1-C5,Backend_Bound.Memory_Bound,39.23,% Slots,,,0.00,5.12,
9.49466632,S1-C5,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.12,
9.49466632,S1-C5,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.11,
9.49466632,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
9.49466632,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
9.49466632,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.55,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.11,<==
9.49466632,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C6,Frontend_Bound,40.83,% Slots,,,0.00,5.38,
9.49466632,S1-C6,Backend_Bound,33.56,% Slots,,,0.00,5.38,
9.49466632,S1-C6,Retiring,29.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S1-C6,Frontend_Bound.Frontend_Latency,52.09,% Slots,,rs_events.empty_end,0.00,5.38,
9.49466632,S1-C6,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.12,
9.49466632,S1-C6,Retiring.Microcode_Sequencer,3.79,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.11,<==
9.49466632,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
9.49466632,S1-C7,Frontend_Bound,39.92,% Slots,,,0.00,5.38,
9.49466632,S1-C7,Backend_Bound,38.04,% Slots,,,0.00,5.38,
9.49466632,S1-C7,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
9.49466632,S1-C7,Frontend_Bound.Frontend_Latency,39.01,% Slots,,rs_events.empty_end,0.00,5.38,
9.49466632,S1-C7,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.11,
9.49466632,S1-C7,Backend_Bound.Core_Bound,27.73,% Slots,,,0.00,5.11,
9.49466632,S1-C7,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.1,
9.49466632,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.11,
9.49466632,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.24,% Clocks,,itlb_misses.walk_completed,0.00,5.38,
9.49466632,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.11,<==
9.49466632,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
9.49466632,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
9.49466632,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
9.49466632,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
9.49466632,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C0,Frontend_Bound.Frontend_Bandwidth,23.22,% Slots,,,0.00,5.1,
10.905424288,S0-C0,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.1,
10.905424288,S0-C0,Backend_Bound.Core_Bound,27.53,% Slots,,,0.00,5.1,<==
10.905424288,S0-C0,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S0-C0,Backend_Bound,39.55,% Slots,,,0.00,5.1,
10.905424288,S0-C0,Retiring,27.75,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.38,
10.905424288,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.02,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.04,% Core_Clocks,,,0.00,5.1,
10.905424288,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
10.905424288,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C1,Frontend_Bound.Frontend_Bandwidth,71.21,% Slots,,,0.00,5.1,
10.905424288,S0-C1,Backend_Bound.Memory_Bound,27.98,% Slots,,,0.00,5.1,
10.905424288,S0-C1,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.1,
10.905424288,S0-C1,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S0-C1,Backend_Bound,48.35,% Slots,,,0.00,5.11,
10.905424288,S0-C1,Retiring,29.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
10.905424288,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.32,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.50,% Core_Clocks,,,0.00,5.1,
10.905424288,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
10.905424288,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C2,Frontend_Bound,30.14,% Slots,,,0.00,5.1,<==
10.905424288,S0-C2,Backend_Bound,26.78,% Slots,,,0.00,5.1,
10.905424288,S0-C2,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.1,
10.905424288,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.1,
10.905424288,S0-C2,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.1,
10.905424288,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.39,
10.905424288,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
10.905424288,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.32,% Core_Clocks,,,0.00,5.39,
10.905424288,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.03,% Core_Clocks,,,0.00,5.11,
10.905424288,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C3,Frontend_Bound,21.49,% Slots,,,0.00,5.11,
10.905424288,S0-C3,Backend_Bound,55.06,% Slots,,,0.00,5.11,
10.905424288,S0-C3,Retiring,32.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
10.905424288,S0-C3,Frontend_Bound.Frontend_Bandwidth,25.92,% Slots,,,0.00,5.1,
10.905424288,S0-C3,Backend_Bound.Memory_Bound,37.81,% Slots,,,0.00,5.1,<==
10.905424288,S0-C3,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.1,
10.905424288,S0-C3,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.25,% Core_Clocks,,,0.00,5.39,
10.905424288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.25,% Core_Clocks,,,0.00,5.1,
10.905424288,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C4,Backend_Bound,45.06,% Slots,,,0.00,5.1,
10.905424288,S0-C4,Backend_Bound.Memory_Bound,34.31,% Slots,,,0.00,5.1,<==
10.905424288,S0-C4,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.1,
10.905424288,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C5,Backend_Bound,58.28,% Slots,,,0.00,5.11,<==
10.905424288,S0-C5,Retiring,30.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S0-C5,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.1,
10.905424288,S0-C5,Backend_Bound.Core_Bound,30.46,% Slots,,,0.00,5.1,
10.905424288,S0-C5,Retiring.Microcode_Sequencer,10.46,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.12,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
10.905424288,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
10.905424288,S0-C6,Backend_Bound,53.60,% Slots,,,0.00,5.11,
10.905424288,S0-C6,Retiring,28.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S0-C6,Backend_Bound.Memory_Bound,39.60,% Slots,,,0.00,5.1,
10.905424288,S0-C6,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.1,
10.905424288,S0-C6,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
10.905424288,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
10.905424288,S0-C7,Frontend_Bound,22.29,% Slots,,,0.00,5.11,
10.905424288,S0-C7,Backend_Bound,47.04,% Slots,,,0.00,5.11,
10.905424288,S0-C7,Retiring,24.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S0-C7,Frontend_Bound.Frontend_Bandwidth,93.68,% Slots,,,0.00,5.11,
10.905424288,S0-C7,Backend_Bound.Memory_Bound,47.59,% Slots,,,0.00,5.1,
10.905424288,S0-C7,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.76,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.55,% Core_Clocks,,,0.00,5.1,
10.905424288,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
10.905424288,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C0,Frontend_Bound,21.35,% Slots,,,0.00,5.11,
10.905424288,S1-C0,Backend_Bound,51.63,% Slots,,,0.00,5.11,
10.905424288,S1-C0,Retiring,21.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S1-C0,Frontend_Bound.Frontend_Latency,24.69,% Slots,,rs_events.empty_end,0.00,5.1,
10.905424288,S1-C0,Backend_Bound.Memory_Bound,42.06,% Slots,,,0.00,5.1,
10.905424288,S1-C0,Retiring.Microcode_Sequencer,4.60,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.38,
10.905424288,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
10.905424288,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.38,
10.905424288,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
10.905424288,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.44,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.77,
10.905424288,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
10.905424288,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,27.14,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
10.905424288,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C1,Frontend_Bound,32.78,% Slots,,,0.00,5.11,
10.905424288,S1-C1,Backend_Bound,45.75,% Slots,,,0.00,5.11,
10.905424288,S1-C1,Retiring,19.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S1-C1,Frontend_Bound.Frontend_Latency,40.36,% Slots,,rs_events.empty_end,0.00,5.1,
10.905424288,S1-C1,Backend_Bound.Memory_Bound,28.44,% Slots,,,0.00,5.1,
10.905424288,S1-C1,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.1,
10.905424288,S1-C1,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.71,% Clocks,,,0.00,5.38,
10.905424288,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.10,% Clocks,,itlb_misses.walk_completed,0.00,5.11,
10.905424288,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
10.905424288,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.85,% Clocks,,idq.ms_switches,0.00,5.38,
10.905424288,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
10.905424288,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
10.905424288,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
10.905424288,S1-C2,Backend_Bound,61.61,% Slots,,,0.00,5.11,
10.905424288,S1-C2,Retiring,24.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S1-C2,Backend_Bound.Memory_Bound,41.75,% Slots,,,0.00,5.1,
10.905424288,S1-C2,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.1,
10.905424288,S1-C2,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.81,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
10.905424288,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
10.905424288,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.99,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
10.905424288,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C3,Frontend_Bound,29.38,% Slots,,,0.00,5.11,
10.905424288,S1-C3,Backend_Bound,36.51,% Slots,,,0.00,5.11,
10.905424288,S1-C3,Retiring,29.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S1-C3,Frontend_Bound.Frontend_Latency,34.38,% Slots,,rs_events.empty_end,0.00,5.1,
10.905424288,S1-C3,Backend_Bound.Memory_Bound,26.70,% Slots,,,0.00,5.1,
10.905424288,S1-C3,Retiring.Microcode_Sequencer,3.68,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.39,
10.905424288,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
10.905424288,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
10.905424288,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.02,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.77,
10.905424288,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
10.905424288,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,25.66,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.38,<==
10.905424288,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C4,Backend_Bound,48.73,% Slots,,,0.00,5.11,
10.905424288,S1-C4,Retiring,22.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S1-C4,Backend_Bound.Memory_Bound,50.81,% Slots,,,0.00,5.1,
10.905424288,S1-C4,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.21,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
10.905424288,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.64,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.77,
10.905424288,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
10.905424288,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.21,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
10.905424288,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C5,Frontend_Bound,29.43,% Slots,,,0.00,5.11,
10.905424288,S1-C5,Backend_Bound,51.84,% Slots,,,0.00,5.11,
10.905424288,S1-C5,Retiring,24.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
10.905424288,S1-C5,Frontend_Bound.Frontend_Latency,31.17,% Slots,,rs_events.empty_end,0.00,5.1,
10.905424288,S1-C5,Retiring.Microcode_Sequencer,3.34,% Slots,,idq.ms_uops,0.00,5.38,
10.905424288,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.39,
10.905424288,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
10.905424288,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
10.905424288,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.66,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.78,
10.905424288,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
10.905424288,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.63,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
10.905424288,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
10.905424288,S1-C6,Frontend_Bound,24.51,% Slots,,,0.00,5.1,
10.905424288,S1-C6,Backend_Bound,50.27,% Slots,,,0.00,5.1,
10.905424288,S1-C6,Retiring,21.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
10.905424288,S1-C6,Frontend_Bound.Frontend_Latency,25.20,% Slots,,rs_events.empty_end,0.00,5.1,
10.905424288,S1-C6,Backend_Bound.Memory_Bound,36.87,% Slots,,,0.00,5.1,
10.905424288,S1-C6,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.1,
10.905424288,S1-C6,Retiring.Microcode_Sequencer,4.82,% Slots,,idq.ms_uops,0.00,5.37,
10.905424288,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
10.905424288,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.39,
10.905424288,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
10.905424288,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.48,% Clocks,,,0.00,5.1,
10.905424288,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
10.905424288,S1-C7,Frontend_Bound,21.96,% Slots,,,0.00,5.11,
10.905424288,S1-C7,Backend_Bound,47.43,% Slots,,,0.00,5.11,
10.905424288,S1-C7,Backend_Bound.Memory_Bound,32.09,% Slots,,,0.00,5.1,<==
10.905424288,S1-C7,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.1,
10.905424288,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
10.905424288,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
10.905424288,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
10.905424288,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
12.404949704,S0-C0,Frontend_Bound,26.56,% Slots,,,0.00,5.34,
12.404949704,S0-C0,Backend_Bound,49.54,% Slots,,,0.00,5.34,
12.404949704,S0-C0,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C0,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.33,
12.404949704,S0-C0,Backend_Bound.Memory_Bound,39.76,% Slots,,,0.00,5.15,
12.404949704,S0-C0,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.33,
12.404949704,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.404949704,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.36,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.404949704,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
12.404949704,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.69,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
12.404949704,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C1,Frontend_Bound,24.57,% Slots,,,0.00,5.33,
12.404949704,S0-C1,Backend_Bound,51.54,% Slots,,,0.00,5.33,
12.404949704,S0-C1,Retiring,22.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C1,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.33,
12.404949704,S0-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.33,
12.404949704,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.404949704,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.404949704,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C2,Frontend_Bound,29.16,% Slots,,,0.00,5.34,
12.404949704,S0-C2,Backend_Bound,25.19,% Slots,,,0.00,5.34,
12.404949704,S0-C2,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.33,<==
12.404949704,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.34,
12.404949704,S0-C2,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.15,
12.404949704,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.33,
12.404949704,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.404949704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.26,% Core_Clocks,,,0.00,5.07,
12.404949704,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C3,Backend_Bound,55.54,% Slots,,,0.00,5.34,
12.404949704,S0-C3,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C3,Backend_Bound.Memory_Bound,31.11,% Slots,,,0.00,5.15,
12.404949704,S0-C3,Backend_Bound.Core_Bound,24.43,% Slots,,,0.00,5.15,
12.404949704,S0-C3,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.73,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.404949704,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.43,% Clocks,,,0.00,5.33,
12.404949704,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C4,Backend_Bound,55.89,% Slots,,,0.00,5.34,
12.404949704,S0-C4,Retiring,24.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C4,Backend_Bound.Memory_Bound,84.97,% Slots,,,0.00,5.16,
12.404949704,S0-C4,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.66,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.404949704,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
12.404949704,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,27.43,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
12.404949704,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C5,Backend_Bound,59.88,% Slots,,,0.00,5.34,
12.404949704,S0-C5,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C5,Backend_Bound.Memory_Bound,47.52,% Slots,,,0.00,5.16,
12.404949704,S0-C5,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.16,
12.404949704,S0-C5,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.404949704,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
12.404949704,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
12.404949704,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.50,% Clocks,,,0.00,5.33,
12.404949704,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C6,Frontend_Bound,26.27,% Slots,,,0.00,5.34,
12.404949704,S0-C6,Backend_Bound,50.67,% Slots,,,0.00,5.34,
12.404949704,S0-C6,Retiring,21.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C6,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.33,
12.404949704,S0-C6,Backend_Bound.Memory_Bound,45.25,% Slots,,,0.00,5.16,
12.404949704,S0-C6,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.33,
12.404949704,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.404949704,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.52,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.404949704,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C7,Frontend_Bound,22.54,% Slots,,,0.00,5.34,
12.404949704,S0-C7,Backend_Bound,50.34,% Slots,,,0.00,5.34,
12.404949704,S0-C7,Retiring,23.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S0-C7,Backend_Bound.Memory_Bound,52.90,% Slots,,,0.00,5.15,
12.404949704,S0-C7,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.58,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.404949704,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C0,Backend_Bound,57.10,% Slots,,,0.00,5.34,
12.404949704,S1-C0,Backend_Bound.Memory_Bound,48.81,% Slots,,,0.00,5.16,<==
12.404949704,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.404949704,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
12.404949704,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C1,Frontend_Bound,23.66,% Slots,,,0.00,5.34,
12.404949704,S1-C1,Backend_Bound,52.97,% Slots,,,0.00,5.34,
12.404949704,S1-C1,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C1,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.33,
12.404949704,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.30,% Slots,,,0.00,5.34,
12.404949704,S1-C1,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.33,
12.404949704,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.18,% Core_Clocks,,,0.00,5.06,
12.404949704,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.54,% Core_Clocks,,,0.00,5.33,
12.404949704,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.404949704,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.404949704,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,29.32,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
12.404949704,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C2,Backend_Bound,58.14,% Slots,,,0.00,5.34,
12.404949704,S1-C2,Retiring,25.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C2,Backend_Bound.Memory_Bound,63.10,% Slots,,,0.00,5.16,
12.404949704,S1-C2,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.404949704,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.404949704,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,30.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
12.404949704,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C3,Frontend_Bound,22.16,% Slots,,,0.00,5.34,
12.404949704,S1-C3,Backend_Bound,43.06,% Slots,,,0.00,5.34,
12.404949704,S1-C3,Retiring,26.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C3,Frontend_Bound.Frontend_Latency,15.26,% Slots,,rs_events.empty_end,0.00,5.33,
12.404949704,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.34,
12.404949704,S1-C3,Retiring.Microcode_Sequencer,4.53,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.33,
12.404949704,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.404949704,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.75,% Core_Clocks,,,0.00,5.33,
12.404949704,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
12.404949704,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C4,Frontend_Bound,23.25,% Slots,,,0.00,5.34,
12.404949704,S1-C4,Backend_Bound,55.69,% Slots,,,0.00,5.34,
12.404949704,S1-C4,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C4,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.33,
12.404949704,S1-C4,Backend_Bound.Memory_Bound,80.63,% Slots,,,0.00,5.17,
12.404949704,S1-C4,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.34,
12.404949704,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.404949704,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.34,
12.404949704,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.404949704,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
12.404949704,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C5,Backend_Bound,58.64,% Slots,,,0.00,5.34,
12.404949704,S1-C5,Retiring,19.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C5,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
12.404949704,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.404949704,S1-C6,Frontend_Bound,25.02,% Slots,,,0.00,5.34,
12.404949704,S1-C6,Backend_Bound,48.61,% Slots,,,0.00,5.34,
12.404949704,S1-C6,Retiring,24.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C6,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.32,
12.404949704,S1-C6,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.34,
12.404949704,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.404949704,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.13,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
12.404949704,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C7,Backend_Bound,57.87,% Slots,,,0.00,5.34,
12.404949704,S1-C7,Retiring,24.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.404949704,S1-C7,Backend_Bound.Memory_Bound,82.25,% Slots,,,0.00,5.17,
12.404949704,S1-C7,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.34,
12.404949704,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.33,
12.404949704,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.404949704,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.404949704,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,30.69,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
12.404949704,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.404949704,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.404949704,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
12.404949704,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
13.836999184,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.31,
13.836999184,S0-C0,Backend_Bound.Memory_Bound,37.04,% Slots,,,0.00,5.07,
13.836999184,S0-C0,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.07,
13.836999184,S0-C0,Backend_Bound,53.46,% Slots,,,0.00,5.31,
13.836999184,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.25,% Core_Clocks,,,0.00,5.31,
13.836999184,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.37,% Core_Clocks,,,0.00,5.31,
13.836999184,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
13.836999184,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
13.836999184,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
13.836999184,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.99,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.33,% Clocks,,,0.00,5.31,
13.836999184,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S0-C1,Backend_Bound,45.56,% Slots,,,0.00,5.31,
13.836999184,S0-C1,Backend_Bound.Memory_Bound,32.18,% Slots,,,0.00,5.07,
13.836999184,S0-C1,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.07,
13.836999184,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,<==
13.836999184,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.92,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.07,
13.836999184,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
13.836999184,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.83,% Clocks,,,0.00,5.31,
13.836999184,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
13.836999184,S0-C2,Frontend_Bound,30.53,% Slots,,,0.00,5.3,<==
13.836999184,S0-C2,Backend_Bound,23.37,% Slots,,,0.00,5.3,
13.836999184,S0-C2,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.3,
13.836999184,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.3,
13.836999184,S0-C2,Backend_Bound.Memory_Bound,68.38,% Slots,,,0.00,5.07,
13.836999184,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.31,
13.836999184,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
13.836999184,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.14,% Core_Clocks,,,0.00,5.3,
13.836999184,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
13.836999184,S0-C3,Frontend_Bound,24.87,% Slots,,,0.00,5.3,
13.836999184,S0-C3,Backend_Bound,49.31,% Slots,,,0.00,5.3,
13.836999184,S0-C3,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S0-C3,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.3,
13.836999184,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.3,
13.836999184,S0-C3,Backend_Bound.Core_Bound,70.17,% Slots,,,0.00,5.07,
13.836999184,S0-C3,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.55,% Clocks,,,0.00,5.31,
13.836999184,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
13.836999184,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.81,% Core_Clocks,,,0.00,5.31,
13.836999184,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.76,% Clocks,,,0.00,5.3,<==
13.836999184,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S0-C4,Frontend_Bound,21.24,% Slots,,,0.00,5.3,
13.836999184,S0-C4,Backend_Bound,56.58,% Slots,,,0.00,5.3,
13.836999184,S0-C4,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.57,% Slots,,,0.00,5.3,
13.836999184,S0-C4,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.43,% Core_Clocks,,,0.00,5.31,
13.836999184,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
13.836999184,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
13.836999184,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.3,
13.836999184,S0-C5,Backend_Bound.Memory_Bound,36.20,% Slots,,,0.00,5.06,
13.836999184,S0-C5,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.06,
13.836999184,S0-C5,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.3,
13.836999184,S0-C5,Backend_Bound,58.04,% Slots,,,0.00,5.3,
13.836999184,S0-C5,Retiring,20.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
13.836999184,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.40,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.40,% Core_Clocks,,,0.00,5.31,
13.836999184,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,
13.836999184,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
13.836999184,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C6,Backend_Bound,63.09,% Slots,,,0.00,5.3,
13.836999184,S0-C6,Retiring,21.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S0-C6,Backend_Bound.Memory_Bound,75.66,% Slots,,,0.00,5.07,
13.836999184,S0-C6,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,<==
13.836999184,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S0-C7,Frontend_Bound,20.75,% Slots,,,0.00,5.3,
13.836999184,S0-C7,Backend_Bound,59.01,% Slots,,,0.00,5.3,<==
13.836999184,S0-C7,Retiring,20.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.64,% Slots,,,0.00,5.3,
13.836999184,S0-C7,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.76,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.09,% Core_Clocks,,,0.00,5.31,
13.836999184,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S1-C0,Backend_Bound,66.36,% Slots,,,0.00,5.3,
13.836999184,S1-C0,Retiring,24.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C0,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,
13.836999184,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
13.836999184,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.77,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S1-C1,Backend_Bound,58.09,% Slots,,,0.00,5.3,
13.836999184,S1-C1,Retiring,22.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C1,Backend_Bound.Memory_Bound,84.28,% Slots,,,0.00,5.07,
13.836999184,S1-C1,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
13.836999184,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
13.836999184,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,26.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S1-C2,Frontend_Bound,20.68,% Slots,,,0.00,5.31,
13.836999184,S1-C2,Backend_Bound,53.56,% Slots,,,0.00,5.31,<==
13.836999184,S1-C2,Retiring,22.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C2,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.31,
13.836999184,S1-C2,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.31,
13.836999184,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
13.836999184,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
13.836999184,S1-C3,Frontend_Bound,23.31,% Slots,,,0.00,5.31,
13.836999184,S1-C3,Backend_Bound,54.57,% Slots,,,0.00,5.31,
13.836999184,S1-C3,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C3,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.31,
13.836999184,S1-C3,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.31,
13.836999184,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
13.836999184,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.24,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
13.836999184,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
13.836999184,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
13.836999184,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,27.84,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C4,Backend_Bound,55.24,% Slots,,,0.00,5.31,
13.836999184,S1-C4,Retiring,25.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C4,Backend_Bound.Memory_Bound,80.40,% Slots,,,0.00,5.07,
13.836999184,S1-C4,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
13.836999184,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
13.836999184,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,27.60,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C5,Backend_Bound,66.71,% Slots,,,0.00,5.31,
13.836999184,S1-C5,Retiring,23.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C5,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.06,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,
13.836999184,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
13.836999184,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C6,Backend_Bound,60.76,% Slots,,,0.00,5.31,
13.836999184,S1-C6,Backend_Bound.Memory_Bound,60.05,% Slots,,,0.00,5.07,
13.836999184,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
13.836999184,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
13.836999184,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.49,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
13.836999184,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C7,Backend_Bound,59.89,% Slots,,,0.00,5.3,
13.836999184,S1-C7,Retiring,24.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
13.836999184,S1-C7,Backend_Bound.Memory_Bound,36.18,% Slots,,,0.00,5.07,
13.836999184,S1-C7,Backend_Bound.Core_Bound,23.71,% Slots,,,0.00,5.07,
13.836999184,S1-C7,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.31,
13.836999184,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.31,
13.836999184,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
13.836999184,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
13.836999184,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
13.836999184,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
13.836999184,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
13.836999184,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
13.836999184,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
15.360394,S0-C0,Frontend_Bound,28.72,% Slots,,,0.00,5.28,
15.360394,S0-C0,Backend_Bound,45.43,% Slots,,,0.00,5.28,<==
15.360394,S0-C0,Retiring,27.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
15.360394,S0-C0,Frontend_Bound.Frontend_Latency,38.70,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C0,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.27,
15.360394,S0-C0,Backend_Bound.Core_Bound,21.39,% Slots,,,0.00,5.27,
15.360394,S0-C0,Retiring.Microcode_Sequencer,9.47,% Slots,,idq.ms_uops,0.00,5.22,
15.360394,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.61,% Clocks,,idq.ms_switches,0.00,5.1,
15.360394,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
15.360394,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.75,% Clocks,,,0.00,5.25,
15.360394,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
15.360394,S0-C1,Frontend_Bound,22.16,% Slots,,,0.00,5.28,
15.360394,S0-C1,Backend_Bound,44.04,% Slots,,,0.00,5.28,
15.360394,S0-C1,Retiring,30.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
15.360394,S0-C1,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.28,
15.360394,S0-C1,Backend_Bound.Core_Bound,29.65,% Slots,,,0.00,5.28,
15.360394,S0-C1,Retiring.Microcode_Sequencer,12.02,% Slots,,idq.ms_uops,0.00,5.22,
15.360394,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.27,% Clocks,,idq.ms_switches,0.00,5.11,
15.360394,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
15.360394,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.63,% Clocks,,,0.00,5.25,<==
15.360394,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
15.360394,S0-C2,Frontend_Bound,33.10,% Slots,,,0.00,5.28,<==
15.360394,S0-C2,Backend_Bound,14.12,% Slots,,,0.00,5.28,
15.360394,S0-C2,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.28,
15.360394,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.16,
15.360394,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.360394,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.56,% Core_Clocks,,,0.00,5.27,
15.360394,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
15.360394,S0-C3,Frontend_Bound,34.33,% Slots,,,0.00,5.28,
15.360394,S0-C3,Backend_Bound,41.24,% Slots,,,0.00,5.28,
15.360394,S0-C3,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
15.360394,S0-C3,Frontend_Bound.Frontend_Latency,40.51,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C3,Backend_Bound.Core_Bound,32.78,% Slots,,,0.00,5.28,<==
15.360394,S0-C3,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.23,
15.360394,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.360394,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.1,
15.360394,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
15.360394,S0-C4,Frontend_Bound,36.26,% Slots,,,0.00,5.29,
15.360394,S0-C4,Backend_Bound,40.18,% Slots,,,0.00,5.29,
15.360394,S0-C4,Retiring,21.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
15.360394,S0-C4,Frontend_Bound.Frontend_Latency,31.41,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C4,Backend_Bound.Core_Bound,32.22,% Slots,,,0.00,5.28,
15.360394,S0-C4,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.23,
15.360394,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.92,% Clocks,,idq.ms_switches,0.00,5.1,
15.360394,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.48,% Clocks,,,0.00,5.25,<==
15.360394,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
15.360394,S0-C5,Frontend_Bound,36.15,% Slots,,,0.00,5.28,
15.360394,S0-C5,Backend_Bound,40.70,% Slots,,,0.00,5.28,
15.360394,S0-C5,Retiring,21.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
15.360394,S0-C5,Frontend_Bound.Frontend_Latency,32.00,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C5,Backend_Bound.Core_Bound,32.56,% Slots,,,0.00,5.28,
15.360394,S0-C5,Retiring.Microcode_Sequencer,8.64,% Slots,,idq.ms_uops,0.00,5.23,
15.360394,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.96,% Clocks,,idq.ms_switches,0.00,5.1,
15.360394,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.77,% Clocks,,,0.00,5.25,<==
15.360394,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
15.360394,S0-C6,Frontend_Bound,35.83,% Slots,,,0.00,5.28,
15.360394,S0-C6,Backend_Bound,40.82,% Slots,,,0.00,5.28,
15.360394,S0-C6,Retiring,20.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
15.360394,S0-C6,Frontend_Bound.Frontend_Latency,35.07,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C6,Backend_Bound.Core_Bound,32.97,% Slots,,,0.00,5.28,
15.360394,S0-C6,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.23,
15.360394,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.10,% Clocks,,idq.ms_switches,0.00,5.11,
15.360394,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.46,% Clocks,,,0.00,5.25,<==
15.360394,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
15.360394,S0-C7,Frontend_Bound,33.87,% Slots,,,0.00,5.29,
15.360394,S0-C7,Backend_Bound,42.26,% Slots,,,0.00,5.29,
15.360394,S0-C7,Retiring,29.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
15.360394,S0-C7,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S0-C7,Backend_Bound.Core_Bound,33.51,% Slots,,,0.00,5.28,
15.360394,S0-C7,Retiring.Microcode_Sequencer,11.31,% Slots,,idq.ms_uops,0.00,5.23,
15.360394,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.64,% Clocks,,idq.ms_switches,0.00,5.11,
15.360394,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.55,% Clocks,,,0.00,5.25,<==
15.360394,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
15.360394,S1-C0,Backend_Bound,58.90,% Slots,,,0.00,5.28,
15.360394,S1-C0,Retiring,23.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
15.360394,S1-C0,Backend_Bound.Memory_Bound,42.05,% Slots,,,0.00,5.28,
15.360394,S1-C0,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.28,
15.360394,S1-C0,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.24,
15.360394,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.97,% Clocks,,idq.ms_switches,0.00,5.11,
15.360394,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
15.360394,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
15.360394,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.96,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
15.360394,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
15.360394,S1-C1,Frontend_Bound,25.12,% Slots,,,0.00,5.28,
15.360394,S1-C1,Backend_Bound,52.73,% Slots,,,0.00,5.28,
15.360394,S1-C1,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
15.360394,S1-C1,Frontend_Bound.Frontend_Latency,36.19,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,,,0.00,5.28,
15.360394,S1-C1,Backend_Bound.Memory_Bound,45.39,% Slots,,,0.00,5.28,
15.360394,S1-C1,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.24,
15.360394,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.18,
15.360394,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.360394,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.11,
15.360394,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.21,% Core_Clocks,,,0.00,5.27,
15.360394,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
15.360394,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
15.360394,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
15.360394,S1-C2,Frontend_Bound,35.41,% Slots,,,0.00,5.29,
15.360394,S1-C2,Backend_Bound,39.11,% Slots,,,0.00,5.29,
15.360394,S1-C2,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
15.360394,S1-C2,Frontend_Bound.Frontend_Latency,91.97,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S1-C2,Backend_Bound.Memory_Bound,39.45,% Slots,,,0.00,5.28,
15.360394,S1-C2,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.24,
15.360394,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.18,
15.360394,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.360394,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.11,
15.360394,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
15.360394,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
15.360394,S1-C3,Frontend_Bound,28.73,% Slots,,,0.00,5.28,
15.360394,S1-C3,Backend_Bound,52.11,% Slots,,,0.00,5.28,<==
15.360394,S1-C3,Retiring,21.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
15.360394,S1-C3,Frontend_Bound.Frontend_Latency,43.10,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S1-C3,Backend_Bound.Memory_Bound,28.48,% Slots,,,0.00,5.28,
15.360394,S1-C3,Backend_Bound.Core_Bound,23.63,% Slots,,,0.00,5.28,
15.360394,S1-C3,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.25,
15.360394,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.18,
15.360394,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
15.360394,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.12,
15.360394,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
15.360394,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
15.360394,S1-C4,Frontend_Bound,26.75,% Slots,,,0.00,5.28,
15.360394,S1-C4,Backend_Bound,51.13,% Slots,,,0.00,5.28,
15.360394,S1-C4,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
15.360394,S1-C4,Frontend_Bound.Frontend_Latency,31.29,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S1-C4,Backend_Bound.Memory_Bound,32.52,% Slots,,,0.00,5.28,
15.360394,S1-C4,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.28,
15.360394,S1-C4,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.25,
15.360394,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.19,
15.360394,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
15.360394,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.12,
15.360394,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
15.360394,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
15.360394,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
15.360394,S1-C5,Frontend_Bound,21.76,% Slots,,,0.00,5.29,
15.360394,S1-C5,Backend_Bound,52.09,% Slots,,,0.00,5.29,
15.360394,S1-C5,Retiring,23.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
15.360394,S1-C5,Backend_Bound.Memory_Bound,34.33,% Slots,,,0.00,5.28,
15.360394,S1-C5,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.28,
15.360394,S1-C5,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.25,
15.360394,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.12,
15.360394,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
15.360394,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.87,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
15.360394,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
15.360394,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.00,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
15.360394,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.24,% Clocks,,,0.00,5.25,
15.360394,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
15.360394,S1-C6,Frontend_Bound,28.70,% Slots,,,0.00,5.29,
15.360394,S1-C6,Backend_Bound,51.92,% Slots,,,0.00,5.29,
15.360394,S1-C6,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
15.360394,S1-C6,Frontend_Bound.Frontend_Latency,31.28,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S1-C6,Backend_Bound.Memory_Bound,43.38,% Slots,,,0.00,5.28,<==
15.360394,S1-C6,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.25,
15.360394,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.60,% Clocks,,idq.ms_switches,0.00,5.12,
15.360394,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
15.360394,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
15.360394,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
15.360394,S1-C7,Frontend_Bound,27.18,% Slots,,,0.00,5.28,
15.360394,S1-C7,Backend_Bound,47.61,% Slots,,,0.00,5.28,
15.360394,S1-C7,Retiring,21.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
15.360394,S1-C7,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.28,
15.360394,S1-C7,Backend_Bound.Memory_Bound,31.90,% Slots,,,0.00,5.28,<==
15.360394,S1-C7,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.28,
15.360394,S1-C7,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.25,
15.360394,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.19,
15.360394,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
15.360394,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.13,
15.360394,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
15.360394,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
15.360394,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.28,% Clocks,,,0.00,5.25,
15.360394,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
15.360394,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
15.360394,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
15.360394,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
15.360394,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
15.360394,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
15.360394,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
15.360394,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
15.360394,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
15.360394,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
15.360394,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
16.939202804,S0-C0,Frontend_Bound,32.82,% Slots,,,0.00,5.3,
16.939202804,S0-C0,Backend_Bound,15.36,% Slots,,,0.00,5.3,
16.939202804,S0-C0,Retiring,39.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C0,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.3,
16.939202804,S0-C0,Backend_Bound.Core_Bound,11.08,% Slots,,,0.00,5.3,
16.939202804,S0-C0,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.05,<==
16.939202804,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.91,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C1,Frontend_Bound,21.03,% Slots,,,0.00,5.3,
16.939202804,S0-C1,Backend_Bound,54.36,% Slots,,,0.00,5.3,<==
16.939202804,S0-C1,Retiring,25.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C1,Backend_Bound.Memory_Bound,25.18,% Slots,,,0.00,5.3,
16.939202804,S0-C1,Backend_Bound.Core_Bound,29.18,% Slots,,,0.00,5.3,
16.939202804,S0-C1,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.21,% Clocks,,idq.ms_switches,0.00,5.3,
16.939202804,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
16.939202804,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C2,Frontend_Bound,34.55,% Slots,,,0.00,5.3,
16.939202804,S0-C2,Backend_Bound,28.51,% Slots,,,0.00,5.3,
16.939202804,S0-C2,Retiring,31.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C2,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.3,<==
16.939202804,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.3,
16.939202804,S0-C2,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.3,
16.939202804,S0-C2,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.06,
16.939202804,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
16.939202804,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.83,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.04,% Core_Clocks,,,0.00,5.31,
16.939202804,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C3,Frontend_Bound,36.84,% Slots,,,0.00,5.3,
16.939202804,S0-C3,Backend_Bound,42.15,% Slots,,,0.00,5.3,
16.939202804,S0-C3,Retiring,31.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C3,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.3,
16.939202804,S0-C3,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.3,
16.939202804,S0-C3,Backend_Bound.Core_Bound,30.86,% Slots,,,0.00,5.3,<==
16.939202804,S0-C3,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.71,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.21,% Core_Clocks,,,0.00,5.31,
16.939202804,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
16.939202804,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C4,Frontend_Bound,36.33,% Slots,,,0.00,5.3,
16.939202804,S0-C4,Backend_Bound,39.07,% Slots,,,0.00,5.3,
16.939202804,S0-C4,Retiring,27.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C4,Frontend_Bound.Frontend_Latency,33.63,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S0-C4,Backend_Bound.Core_Bound,31.39,% Slots,,,0.00,5.3,<==
16.939202804,S0-C4,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.26,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C5,Frontend_Bound,26.84,% Slots,,,0.00,5.3,
16.939202804,S0-C5,Backend_Bound,49.79,% Slots,,,0.00,5.3,
16.939202804,S0-C5,Retiring,27.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C5,Frontend_Bound.Frontend_Latency,19.98,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.70,% Slots,,,0.00,5.3,
16.939202804,S0-C5,Backend_Bound.Core_Bound,40.77,% Slots,,,0.00,5.3,<==
16.939202804,S0-C5,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.48,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.77,% Core_Clocks,,,0.00,5.31,
16.939202804,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C6,Frontend_Bound,34.61,% Slots,,,0.00,5.3,
16.939202804,S0-C6,Backend_Bound,38.68,% Slots,,,0.00,5.3,
16.939202804,S0-C6,Retiring,29.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C6,Frontend_Bound.Frontend_Latency,35.22,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S0-C6,Backend_Bound.Core_Bound,30.88,% Slots,,,0.00,5.3,<==
16.939202804,S0-C6,Retiring.Microcode_Sequencer,10.23,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.63,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C7,Frontend_Bound,28.94,% Slots,,,0.00,5.3,
16.939202804,S0-C7,Backend_Bound,48.16,% Slots,,,0.00,5.3,
16.939202804,S0-C7,Retiring,32.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S0-C7,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.60,% Slots,,,0.00,5.3,
16.939202804,S0-C7,Backend_Bound.Core_Bound,38.98,% Slots,,,0.00,5.3,<==
16.939202804,S0-C7,Retiring.Microcode_Sequencer,11.47,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.93,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.29,% Core_Clocks,,,0.00,5.31,
16.939202804,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C0,Backend_Bound,57.38,% Slots,,,0.00,5.3,
16.939202804,S1-C0,Retiring,21.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C0,Backend_Bound.Memory_Bound,34.40,% Slots,,,0.00,5.3,
16.939202804,S1-C0,Backend_Bound.Core_Bound,22.98,% Slots,,,0.00,5.3,
16.939202804,S1-C0,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
16.939202804,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.99,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
16.939202804,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.66,% Clocks,,,0.00,5.17,
16.939202804,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C1,Frontend_Bound,21.82,% Slots,,,0.00,5.3,
16.939202804,S1-C1,Backend_Bound,54.12,% Slots,,,0.00,5.3,
16.939202804,S1-C1,Retiring,22.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C1,Backend_Bound.Memory_Bound,34.03,% Slots,,,0.00,5.3,<==
16.939202804,S1-C1,Backend_Bound.Core_Bound,20.09,% Slots,,,0.00,5.3,
16.939202804,S1-C1,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.05,
16.939202804,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
16.939202804,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.51,% Clocks,,,0.00,5.21,
16.939202804,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C2,Backend_Bound,56.92,% Slots,,,0.00,5.3,
16.939202804,S1-C2,Retiring,23.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C2,Backend_Bound.Memory_Bound,35.44,% Slots,,,0.00,5.3,
16.939202804,S1-C2,Backend_Bound.Core_Bound,21.48,% Slots,,,0.00,5.3,
16.939202804,S1-C2,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
16.939202804,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,25.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
16.939202804,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C3,Frontend_Bound,26.78,% Slots,,,0.00,5.3,
16.939202804,S1-C3,Backend_Bound,54.61,% Slots,,,0.00,5.3,
16.939202804,S1-C3,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C3,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S1-C3,Backend_Bound.Memory_Bound,43.17,% Slots,,,0.00,5.3,
16.939202804,S1-C3,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.3,
16.939202804,S1-C3,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,0.00,5.06,
16.939202804,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
16.939202804,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
16.939202804,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.78,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.44,
16.939202804,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,18.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
16.939202804,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,25.00,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
16.939202804,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C4,Frontend_Bound,20.78,% Slots,,,0.00,5.3,
16.939202804,S1-C4,Backend_Bound,56.95,% Slots,,,0.00,5.3,
16.939202804,S1-C4,Retiring,21.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C4,Backend_Bound.Memory_Bound,41.53,% Slots,,,0.00,5.3,
16.939202804,S1-C4,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.3,
16.939202804,S1-C4,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.26,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
16.939202804,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
16.939202804,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,27.71,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
16.939202804,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.78,% Clocks,,,0.00,5.18,
16.939202804,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C5,Frontend_Bound,28.53,% Slots,,,0.00,5.3,
16.939202804,S1-C5,Backend_Bound,52.51,% Slots,,,0.00,5.3,
16.939202804,S1-C5,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C5,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.3,
16.939202804,S1-C5,Backend_Bound.Memory_Bound,40.12,% Slots,,,0.00,5.3,<==
16.939202804,S1-C5,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.3,
16.939202804,S1-C5,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.06,
16.939202804,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
16.939202804,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
16.939202804,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,7.71,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.43,
16.939202804,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
16.939202804,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.38,% Clocks,,,0.00,5.18,
16.939202804,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C6,Frontend_Bound,42.91,% Slots,,,0.00,5.3,
16.939202804,S1-C6,Backend_Bound,34.05,% Slots,,,0.00,5.3,
16.939202804,S1-C6,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C6,Frontend_Bound.Frontend_Latency,35.66,% Slots,,rs_events.empty_end,0.00,5.3,<==
16.939202804,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.3,
16.939202804,S1-C6,Backend_Bound.Memory_Bound,16.69,% Slots,,,0.00,5.3,
16.939202804,S1-C6,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.3,
16.939202804,S1-C6,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.05,
16.939202804,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
16.939202804,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.81,% Clocks,,idq.ms_switches,0.00,5.05,
16.939202804,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.58,% Core_Clocks,,,0.00,5.32,
16.939202804,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.63,% Core_Clocks,,,0.00,5.32,
16.939202804,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
16.939202804,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C7,Backend_Bound,56.72,% Slots,,,0.00,5.3,
16.939202804,S1-C7,Retiring,21.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
16.939202804,S1-C7,Backend_Bound.Memory_Bound,43.95,% Slots,,,0.00,5.3,
16.939202804,S1-C7,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.3,
16.939202804,S1-C7,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.05,
16.939202804,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.06,
16.939202804,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
16.939202804,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.939202804,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,24.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
16.939202804,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.26,% Clocks,,,0.00,5.17,
16.939202804,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
16.939202804,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
18.169153036,S0-C0,Frontend_Bound,34.00,% Slots,,,0.00,5.2,
18.169153036,S0-C0,Backend_Bound,13.60,% Slots,,,0.00,5.2,
18.169153036,S0-C0,Retiring,40.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
18.169153036,S0-C0,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.2,
18.169153036,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.66,% Slots,,,0.00,5.2,
18.169153036,S0-C0,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.52,<==
18.169153036,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.52,
18.169153036,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
18.169153036,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.49,
18.169153036,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C1,Frontend_Bound.Frontend_Bandwidth,56.92,% Slots,,,0.00,5.2,
18.169153036,S0-C1,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.2,
18.169153036,S0-C1,Backend_Bound.Core_Bound,40.82,% Slots,,,0.00,5.2,<==
18.169153036,S0-C1,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S0-C1,Backend_Bound,53.37,% Slots,,,0.00,5.21,
18.169153036,S0-C1,Retiring,16.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.2,
18.169153036,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.43,% Core_Clocks,,,0.00,5.2,
18.169153036,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
18.169153036,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C2,Frontend_Bound,26.35,% Slots,,,0.00,5.2,
18.169153036,S0-C2,Backend_Bound,38.57,% Slots,,,0.00,5.2,
18.169153036,S0-C2,Retiring,26.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S0-C2,Backend_Bound.Core_Bound,30.78,% Slots,,,0.00,5.2,<==
18.169153036,S0-C2,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.49,
18.169153036,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C3,Frontend_Bound,23.39,% Slots,,,0.00,5.2,
18.169153036,S0-C3,Backend_Bound,46.02,% Slots,,,0.00,5.2,
18.169153036,S0-C3,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S0-C3,Frontend_Bound.Frontend_Bandwidth,56.94,% Slots,,,0.00,5.2,
18.169153036,S0-C3,Backend_Bound.Core_Bound,36.95,% Slots,,,0.00,5.2,<==
18.169153036,S0-C3,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.49,
18.169153036,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C4,Backend_Bound,64.37,% Slots,,,0.00,5.21,
18.169153036,S0-C4,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S0-C4,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.2,
18.169153036,S0-C4,Backend_Bound.Core_Bound,50.08,% Slots,,,0.00,5.2,<==
18.169153036,S0-C4,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.49,
18.169153036,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
18.169153036,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C5,Backend_Bound,64.21,% Slots,,,0.00,5.21,
18.169153036,S0-C5,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.54,
18.169153036,S0-C5,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.2,
18.169153036,S0-C5,Backend_Bound.Core_Bound,50.47,% Slots,,,0.00,5.2,
18.169153036,S0-C5,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.54,
18.169153036,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.49,
18.169153036,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
18.169153036,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.69,% Clocks,,,0.00,5.19,<==
18.169153036,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.08,% Slots,,,0.00,5.2,
18.169153036,S0-C6,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.2,
18.169153036,S0-C6,Backend_Bound.Core_Bound,48.93,% Slots,,,0.00,5.2,<==
18.169153036,S0-C6,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S0-C6,Backend_Bound,62.17,% Slots,,,0.00,5.2,
18.169153036,S0-C6,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.91,% Clocks,,idq.ms_switches,0.00,5.5,
18.169153036,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C7,Frontend_Bound,22.67,% Slots,,,0.00,5.21,
18.169153036,S0-C7,Backend_Bound,46.18,% Slots,,,0.00,5.21,
18.169153036,S0-C7,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S0-C7,Frontend_Bound.Frontend_Bandwidth,36.77,% Slots,,,0.00,5.2,
18.169153036,S0-C7,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.2,
18.169153036,S0-C7,Backend_Bound.Core_Bound,36.01,% Slots,,,0.00,5.2,<==
18.169153036,S0-C7,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.5,
18.169153036,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C0,Backend_Bound,62.54,% Slots,,,0.00,5.2,
18.169153036,S1-C0,Backend_Bound.Memory_Bound,49.81,% Slots,,,0.00,5.2,
18.169153036,S1-C0,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.2,
18.169153036,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
18.169153036,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.37,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
18.169153036,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C1,Backend_Bound,60.50,% Slots,,,0.00,5.2,
18.169153036,S1-C1,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.2,
18.169153036,S1-C1,Backend_Bound.Core_Bound,34.44,% Slots,,,0.00,5.2,<==
18.169153036,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.38,% Slots,,,0.00,5.2,
18.169153036,S1-C2,Backend_Bound.Memory_Bound,28.97,% Slots,,,0.00,5.2,
18.169153036,S1-C2,Backend_Bound.Core_Bound,27.36,% Slots,,,0.00,5.2,
18.169153036,S1-C2,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S1-C2,Backend_Bound,56.33,% Slots,,,0.00,5.2,<==
18.169153036,S1-C2,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.5,
18.169153036,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.83,% Core_Clocks,,,0.00,5.2,
18.169153036,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
18.169153036,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.34,% Clocks,,,0.00,5.19,
18.169153036,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C3,Backend_Bound,62.70,% Slots,,,0.00,5.2,
18.169153036,S1-C3,Retiring,18.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S1-C3,Backend_Bound.Memory_Bound,23.39,% Slots,,,0.00,5.2,
18.169153036,S1-C3,Backend_Bound.Core_Bound,39.31,% Slots,,,0.00,5.2,<==
18.169153036,S1-C3,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,,idq.ms_switches,0.00,5.51,
18.169153036,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.39,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.4,
18.169153036,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C4,Backend_Bound,59.60,% Slots,,,0.00,5.2,
18.169153036,S1-C4,Retiring,22.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S1-C4,Backend_Bound.Memory_Bound,71.64,% Slots,,,0.00,5.2,<==
18.169153036,S1-C4,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.04,% Clocks,,idq.ms_switches,0.00,5.51,
18.169153036,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
18.169153036,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
18.169153036,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C5,Frontend_Bound,25.55,% Slots,,,0.00,5.2,
18.169153036,S1-C5,Backend_Bound,49.74,% Slots,,,0.00,5.2,
18.169153036,S1-C5,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S1-C5,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.2,
18.169153036,S1-C5,Backend_Bound.Memory_Bound,36.62,% Slots,,,0.00,5.2,<==
18.169153036,S1-C5,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.2,
18.169153036,S1-C5,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.52,
18.169153036,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.169153036,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,0.00,5.52,
18.169153036,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
18.169153036,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.20,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.4,
18.169153036,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,22.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
18.169153036,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.71,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.19,
18.169153036,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C6,Frontend_Bound,22.59,% Slots,,,0.00,5.2,
18.169153036,S1-C6,Backend_Bound,54.26,% Slots,,,0.00,5.2,
18.169153036,S1-C6,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S1-C6,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.2,
18.169153036,S1-C6,Backend_Bound.Memory_Bound,42.29,% Slots,,,0.00,5.2,
18.169153036,S1-C6,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.2,
18.169153036,S1-C6,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.52,
18.169153036,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.169153036,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.52,
18.169153036,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
18.169153036,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.51,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.4,
18.169153036,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
18.169153036,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.97,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.19,<==
18.169153036,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C7,Frontend_Bound.Frontend_Bandwidth,23.87,% Slots,,,0.00,5.2,
18.169153036,S1-C7,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.2,
18.169153036,S1-C7,Backend_Bound.Core_Bound,40.91,% Slots,,,0.00,5.2,<==
18.169153036,S1-C7,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.53,
18.169153036,S1-C7,Backend_Bound,58.97,% Slots,,,0.00,5.21,
18.169153036,S1-C7,Retiring,21.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
18.169153036,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.58,% Clocks,,idq.ms_switches,0.00,5.52,
18.169153036,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.26,% Core_Clocks,,,0.00,5.2,
18.169153036,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
18.169153036,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
18.169153036,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
18.169153036,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
