
<html><head><title>Complex Port Definitions with User-Defined Nettypes</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669036" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Complex Port Definitions with User-Defined Nettypes" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669036" />
<meta name="NextFile" content="Using_the_SVAMS_Parser.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Complex Port Definitions with User-Defined Nettypes" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" title="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections">Configuring_SV-AMS_Connect_Mod ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_the_SVAMS_Parser.html" title="Using_the_SVAMS_Parser">Using_the_SVAMS_Parser</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Complex Port Definitions with User-Defined Nettypes</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="ComplexPortDefinitionswithUserDefinedNettypes-Using_Complex_Port_Definition_with_UDN"></span><span class="inline-comment-marker" data-ref="96b09652-0391-4f54-a899-7f638e85474c">You can have complex port connections</span>&#160;with System Verilog user-defined nettypes (UDN) in your design.&#160;All the elements inside complex ports need to be declared as wire or interconnect. This allows the tool to coerce the complex port to the appropriate UDN type.&#160;The direction of the port can be input, output, or inout.</p>

<p>Port expressions can be any of the following:</p>
<ul><li>Bit-select of UDN array used in port concatenation. For example:<br /><code>module dut ( .aain({aain[1], aain[0]}) );</code><br /><code>&#160; &#160; input [2:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></li><li>
<p>Part-select of UDN array used in port concatenation. For example:<br /><code>module dut ( .aain({aain[1:0], aain[3:2]}) );</code><br /><code>&#160; &#160; input [3:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li><li>
<p>Identifier of UDN used in port concatenation. For example:<br /><code>module dut ( .aain({a3, a2}) );</code><br /><code>&#160; &#160; input a2, a3;</code><br /><code>&#160; &#160; wire a1;</code><br /><code>&#160; &#160; cell1 I0 ( .ain({a3, a2, a1}));</code><br /><code>endmodule</code></p>
</li><li>IPart-select of UDN array used in port definition (no concatenation)<br /><code>module dut ( .aain(aain[1+:2]) );</code><br /><code>input [2:0] aain;</code><br /><code>cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></li><li>
<p>Combination of above used in port concatenation. For example:<br /><code>module dut ( .aain({aain[1], aain[3:2]}) );</code><br /><code>&#160;&#160;&#160; input [3:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li><li>
<p>Bit-select of UDN array used in port definition (no concatenation). For example:<br /><code>module dut ( .aain(aain[0]) );</code><br /><code>&#160; &#160; input [2:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li><li>
<p>Part-select of UDN array used in port definition (no concatenation). For example:<br /><code>module dut ( .aain(aain[1:0]) );</code><br /><code>&#160; &#160; input [2:0]&#160; aain;</code><br /><code>&#160; &#160; cell1 I0 ( .ain(aain));</code><br /><code>endmodule</code></p>
</li></ul>
<p>The following is an example of a complex port definition:</p>

<p><code>typedef struct {</code><br /><code>&#160; real V;</code><br /><code>&#160; real I;</code><br /><code>} real_wire_t;</code></p>

<p><code>function automatic real_wire_t real_wire_res(input real_wire_t driver[]);</code><br /><code>&#160; foreach (driver[i]) begin</code><br /><code>&#160; &#160; real_wire_res.V += driver[i].V;</code><br /><code>&#160; &#160; real_wire_res.I += driver[i].I;</code><br /><code>&#160; end</code><br /><code>endfunction</code></p>

<p><code>nettype real_wire_t real_wire with real_wire_res;</code></p>

<p><code>module top (&#160; );</code><br /><code>&#160; &#160; wire&#160;[1:0]&#160;aain;</code><br /><code>&#160; &#160; dut I0 ( .aain(aain));</code><br /><code>endmodule</code><br /><code>module cell1(ain);</code><br /><code>&#160; &#160; input&#160; real_wire ain[2:0];</code><br /><code>&#160;&#160; &#160;assign ain[0] = &#39;{1,&#160;1.1};</code><br /><code>&#160; &#160; assign ain[1] = &#39;{2.2,&#160;2.1};</code><br /><code>endmodule</code></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" id="prev" title="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections">Configuring_SV-AMS_Connect_Mod ...</a></em></b><b><em><a href="Using_the_SVAMS_Parser.html" id="nex" title="Using_the_SVAMS_Parser">Using_the_SVAMS_Parser</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>