{"vcs1":{"timestamp_begin":1678049730.945828221, "rt":0.44, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1678049731.444023479, "rt":0.57, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1678049732.057865308, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678049730.662949668}
{"VCS_COMP_START_TIME": 1678049730.662949668}
{"VCS_COMP_END_TIME": 1678049732.313294854}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338616}}
{"stitch_vcselab": {"peak_mem": 239024}}
