sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/udagawa/projects/FPGA/ISE/ROT_7SEG_1/ROT_7SEG.vf,-w,/home/udagawa/projects/FPGA/ISE/ROT_7SEG_1/ROT_7SEG.sch
