// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/06/2019 20:18:56"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ep7 (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \ram1|clock|clk_1s~0_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \ram1|clock|Add0~9_sumout ;
wire \ram1|clock|Add0~10 ;
wire \ram1|clock|Add0~13_sumout ;
wire \ram1|clock|Add0~14 ;
wire \ram1|clock|Add0~17_sumout ;
wire \ram1|clock|Add0~18 ;
wire \ram1|clock|Add0~21_sumout ;
wire \ram1|clock|Add0~22 ;
wire \ram1|clock|Add0~25_sumout ;
wire \ram1|clock|Add0~26 ;
wire \ram1|clock|Add0~29_sumout ;
wire \ram1|clock|Add0~30 ;
wire \ram1|clock|Add0~33_sumout ;
wire \ram1|clock|Add0~34 ;
wire \ram1|clock|Add0~37_sumout ;
wire \ram1|clock|Add0~38 ;
wire \ram1|clock|Add0~41_sumout ;
wire \ram1|clock|Add0~42 ;
wire \ram1|clock|Add0~45_sumout ;
wire \ram1|clock|Add0~46 ;
wire \ram1|clock|Add0~49_sumout ;
wire \ram1|clock|Add0~50 ;
wire \ram1|clock|Add0~1_sumout ;
wire \ram1|clock|Add0~2 ;
wire \ram1|clock|Add0~53_sumout ;
wire \ram1|clock|Add0~54 ;
wire \ram1|clock|Add0~57_sumout ;
wire \ram1|clock|Add0~58 ;
wire \ram1|clock|Add0~61_sumout ;
wire \ram1|clock|Add0~62 ;
wire \ram1|clock|Add0~65_sumout ;
wire \ram1|clock|Add0~66 ;
wire \ram1|clock|Add0~69_sumout ;
wire \ram1|clock|Add0~70 ;
wire \ram1|clock|Add0~73_sumout ;
wire \ram1|clock|Equal0~2_combout ;
wire \ram1|clock|Add0~74 ;
wire \ram1|clock|Add0~77_sumout ;
wire \ram1|clock|Add0~78 ;
wire \ram1|clock|Add0~81_sumout ;
wire \ram1|clock|Add0~82 ;
wire \ram1|clock|Add0~85_sumout ;
wire \ram1|clock|Add0~86 ;
wire \ram1|clock|Add0~89_sumout ;
wire \ram1|clock|Add0~90 ;
wire \ram1|clock|Add0~93_sumout ;
wire \ram1|clock|Add0~94 ;
wire \ram1|clock|Add0~97_sumout ;
wire \ram1|clock|Equal0~3_combout ;
wire \ram1|clock|Equal0~1_combout ;
wire \ram1|clock|Equal0~0_combout ;
wire \ram1|clock|Add0~98 ;
wire \ram1|clock|Add0~5_sumout ;
wire \ram1|clock|Equal0~4_combout ;
wire \ram1|clock|clk_1s~q ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \ram1|addr_reg[0]~feeder_combout ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[1]~input_o ;
wire \~GND~combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \ram1|h0|WideOr6~0_combout ;
wire \ram1|h0|WideOr5~0_combout ;
wire \ram1|h0|WideOr4~0_combout ;
wire \ram1|h0|WideOr3~0_combout ;
wire \ram1|h0|WideOr2~0_combout ;
wire \ram1|h0|WideOr1~0_combout ;
wire \ram1|h0|WideOr0~0_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \ram1|h1|WideOr6~0_combout ;
wire \ram1|h1|WideOr5~0_combout ;
wire \ram1|h1|WideOr4~0_combout ;
wire \ram1|h1|WideOr3~0_combout ;
wire \ram1|h1|WideOr2~0_combout ;
wire \ram1|h1|WideOr1~0_combout ;
wire \ram1|h1|WideOr0~0_combout ;
wire \clock|clk_1s~0_combout ;
wire \clock|clk_1s~q ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire [7:0] \ram2|altsyncram_component|auto_generated|q_b ;
wire [24:0] \ram1|clock|count ;
wire [3:0] \ram1|addr_reg ;

wire [39:0] \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a1  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a2  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a3  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a4  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a5  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a6  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a7  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \ram2|altsyncram_component|auto_generated|q_b [0] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram2|altsyncram_component|auto_generated|q_b [1] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram2|altsyncram_component|auto_generated|q_b [2] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram2|altsyncram_component|auto_generated|q_b [3] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram2|altsyncram_component|auto_generated|q_b [4] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram2|altsyncram_component|auto_generated|q_b [5] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram2|altsyncram_component|auto_generated|q_b [6] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram2|altsyncram_component|auto_generated|q_b [7] = \ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ram1|h0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ram1|h0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ram1|h0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ram1|h0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ram1|h0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ram1|h0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ram1|h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ram1|h1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ram1|h1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ram1|h1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ram1|h1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ram1|h1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ram1|h1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ram1|h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N24
cyclonev_lcell_comb \ram1|clock|clk_1s~0 (
// Equation(s):
// \ram1|clock|clk_1s~0_combout  = ( !\ram1|clock|clk_1s~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram1|clock|clk_1s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|clock|clk_1s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|clk_1s~0 .extended_lut = "off";
defparam \ram1|clock|clk_1s~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ram1|clock|clk_1s~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N0
cyclonev_lcell_comb \ram1|clock|Add0~9 (
// Equation(s):
// \ram1|clock|Add0~9_sumout  = SUM(( \ram1|clock|count [0] ) + ( VCC ) + ( !VCC ))
// \ram1|clock|Add0~10  = CARRY(( \ram1|clock|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~9_sumout ),
	.cout(\ram1|clock|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~9 .extended_lut = "off";
defparam \ram1|clock|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \ram1|clock|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N2
dffeas \ram1|clock|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[0] .is_wysiwyg = "true";
defparam \ram1|clock|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N3
cyclonev_lcell_comb \ram1|clock|Add0~13 (
// Equation(s):
// \ram1|clock|Add0~13_sumout  = SUM(( \ram1|clock|count [1] ) + ( GND ) + ( \ram1|clock|Add0~10  ))
// \ram1|clock|Add0~14  = CARRY(( \ram1|clock|count [1] ) + ( GND ) + ( \ram1|clock|Add0~10  ))

	.dataa(!\ram1|clock|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~13_sumout ),
	.cout(\ram1|clock|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~13 .extended_lut = "off";
defparam \ram1|clock|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N5
dffeas \ram1|clock|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[1] .is_wysiwyg = "true";
defparam \ram1|clock|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N6
cyclonev_lcell_comb \ram1|clock|Add0~17 (
// Equation(s):
// \ram1|clock|Add0~17_sumout  = SUM(( \ram1|clock|count [2] ) + ( GND ) + ( \ram1|clock|Add0~14  ))
// \ram1|clock|Add0~18  = CARRY(( \ram1|clock|count [2] ) + ( GND ) + ( \ram1|clock|Add0~14  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~17_sumout ),
	.cout(\ram1|clock|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~17 .extended_lut = "off";
defparam \ram1|clock|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N8
dffeas \ram1|clock|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[2] .is_wysiwyg = "true";
defparam \ram1|clock|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N9
cyclonev_lcell_comb \ram1|clock|Add0~21 (
// Equation(s):
// \ram1|clock|Add0~21_sumout  = SUM(( \ram1|clock|count [3] ) + ( GND ) + ( \ram1|clock|Add0~18  ))
// \ram1|clock|Add0~22  = CARRY(( \ram1|clock|count [3] ) + ( GND ) + ( \ram1|clock|Add0~18  ))

	.dataa(!\ram1|clock|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~21_sumout ),
	.cout(\ram1|clock|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~21 .extended_lut = "off";
defparam \ram1|clock|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N10
dffeas \ram1|clock|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[3] .is_wysiwyg = "true";
defparam \ram1|clock|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N12
cyclonev_lcell_comb \ram1|clock|Add0~25 (
// Equation(s):
// \ram1|clock|Add0~25_sumout  = SUM(( \ram1|clock|count [4] ) + ( GND ) + ( \ram1|clock|Add0~22  ))
// \ram1|clock|Add0~26  = CARRY(( \ram1|clock|count [4] ) + ( GND ) + ( \ram1|clock|Add0~22  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~25_sumout ),
	.cout(\ram1|clock|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~25 .extended_lut = "off";
defparam \ram1|clock|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N14
dffeas \ram1|clock|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[4] .is_wysiwyg = "true";
defparam \ram1|clock|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N15
cyclonev_lcell_comb \ram1|clock|Add0~29 (
// Equation(s):
// \ram1|clock|Add0~29_sumout  = SUM(( \ram1|clock|count [5] ) + ( GND ) + ( \ram1|clock|Add0~26  ))
// \ram1|clock|Add0~30  = CARRY(( \ram1|clock|count [5] ) + ( GND ) + ( \ram1|clock|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~29_sumout ),
	.cout(\ram1|clock|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~29 .extended_lut = "off";
defparam \ram1|clock|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N17
dffeas \ram1|clock|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[5] .is_wysiwyg = "true";
defparam \ram1|clock|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N18
cyclonev_lcell_comb \ram1|clock|Add0~33 (
// Equation(s):
// \ram1|clock|Add0~33_sumout  = SUM(( \ram1|clock|count [6] ) + ( GND ) + ( \ram1|clock|Add0~30  ))
// \ram1|clock|Add0~34  = CARRY(( \ram1|clock|count [6] ) + ( GND ) + ( \ram1|clock|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~33_sumout ),
	.cout(\ram1|clock|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~33 .extended_lut = "off";
defparam \ram1|clock|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N20
dffeas \ram1|clock|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[6] .is_wysiwyg = "true";
defparam \ram1|clock|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N21
cyclonev_lcell_comb \ram1|clock|Add0~37 (
// Equation(s):
// \ram1|clock|Add0~37_sumout  = SUM(( \ram1|clock|count [7] ) + ( GND ) + ( \ram1|clock|Add0~34  ))
// \ram1|clock|Add0~38  = CARRY(( \ram1|clock|count [7] ) + ( GND ) + ( \ram1|clock|Add0~34  ))

	.dataa(!\ram1|clock|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~37_sumout ),
	.cout(\ram1|clock|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~37 .extended_lut = "off";
defparam \ram1|clock|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N23
dffeas \ram1|clock|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[7] .is_wysiwyg = "true";
defparam \ram1|clock|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N24
cyclonev_lcell_comb \ram1|clock|Add0~41 (
// Equation(s):
// \ram1|clock|Add0~41_sumout  = SUM(( \ram1|clock|count [8] ) + ( GND ) + ( \ram1|clock|Add0~38  ))
// \ram1|clock|Add0~42  = CARRY(( \ram1|clock|count [8] ) + ( GND ) + ( \ram1|clock|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~41_sumout ),
	.cout(\ram1|clock|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~41 .extended_lut = "off";
defparam \ram1|clock|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N26
dffeas \ram1|clock|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[8] .is_wysiwyg = "true";
defparam \ram1|clock|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N27
cyclonev_lcell_comb \ram1|clock|Add0~45 (
// Equation(s):
// \ram1|clock|Add0~45_sumout  = SUM(( \ram1|clock|count [9] ) + ( GND ) + ( \ram1|clock|Add0~42  ))
// \ram1|clock|Add0~46  = CARRY(( \ram1|clock|count [9] ) + ( GND ) + ( \ram1|clock|Add0~42  ))

	.dataa(!\ram1|clock|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~45_sumout ),
	.cout(\ram1|clock|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~45 .extended_lut = "off";
defparam \ram1|clock|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y5_N29
dffeas \ram1|clock|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[9] .is_wysiwyg = "true";
defparam \ram1|clock|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \ram1|clock|Add0~49 (
// Equation(s):
// \ram1|clock|Add0~49_sumout  = SUM(( \ram1|clock|count [10] ) + ( GND ) + ( \ram1|clock|Add0~46  ))
// \ram1|clock|Add0~50  = CARRY(( \ram1|clock|count [10] ) + ( GND ) + ( \ram1|clock|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~49_sumout ),
	.cout(\ram1|clock|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~49 .extended_lut = "off";
defparam \ram1|clock|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N1
dffeas \ram1|clock|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[10] .is_wysiwyg = "true";
defparam \ram1|clock|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \ram1|clock|Add0~1 (
// Equation(s):
// \ram1|clock|Add0~1_sumout  = SUM(( \ram1|clock|count [11] ) + ( GND ) + ( \ram1|clock|Add0~50  ))
// \ram1|clock|Add0~2  = CARRY(( \ram1|clock|count [11] ) + ( GND ) + ( \ram1|clock|Add0~50  ))

	.dataa(!\ram1|clock|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~1_sumout ),
	.cout(\ram1|clock|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~1 .extended_lut = "off";
defparam \ram1|clock|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N4
dffeas \ram1|clock|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[11] .is_wysiwyg = "true";
defparam \ram1|clock|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \ram1|clock|Add0~53 (
// Equation(s):
// \ram1|clock|Add0~53_sumout  = SUM(( \ram1|clock|count [12] ) + ( GND ) + ( \ram1|clock|Add0~2  ))
// \ram1|clock|Add0~54  = CARRY(( \ram1|clock|count [12] ) + ( GND ) + ( \ram1|clock|Add0~2  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~53_sumout ),
	.cout(\ram1|clock|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~53 .extended_lut = "off";
defparam \ram1|clock|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N8
dffeas \ram1|clock|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[12] .is_wysiwyg = "true";
defparam \ram1|clock|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \ram1|clock|Add0~57 (
// Equation(s):
// \ram1|clock|Add0~57_sumout  = SUM(( \ram1|clock|count [13] ) + ( GND ) + ( \ram1|clock|Add0~54  ))
// \ram1|clock|Add0~58  = CARRY(( \ram1|clock|count [13] ) + ( GND ) + ( \ram1|clock|Add0~54  ))

	.dataa(!\ram1|clock|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~57_sumout ),
	.cout(\ram1|clock|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~57 .extended_lut = "off";
defparam \ram1|clock|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N10
dffeas \ram1|clock|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[13] .is_wysiwyg = "true";
defparam \ram1|clock|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \ram1|clock|Add0~61 (
// Equation(s):
// \ram1|clock|Add0~61_sumout  = SUM(( \ram1|clock|count [14] ) + ( GND ) + ( \ram1|clock|Add0~58  ))
// \ram1|clock|Add0~62  = CARRY(( \ram1|clock|count [14] ) + ( GND ) + ( \ram1|clock|Add0~58  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~61_sumout ),
	.cout(\ram1|clock|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~61 .extended_lut = "off";
defparam \ram1|clock|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N14
dffeas \ram1|clock|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[14] .is_wysiwyg = "true";
defparam \ram1|clock|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \ram1|clock|Add0~65 (
// Equation(s):
// \ram1|clock|Add0~65_sumout  = SUM(( \ram1|clock|count [15] ) + ( GND ) + ( \ram1|clock|Add0~62  ))
// \ram1|clock|Add0~66  = CARRY(( \ram1|clock|count [15] ) + ( GND ) + ( \ram1|clock|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~65_sumout ),
	.cout(\ram1|clock|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~65 .extended_lut = "off";
defparam \ram1|clock|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N16
dffeas \ram1|clock|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[15] .is_wysiwyg = "true";
defparam \ram1|clock|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \ram1|clock|Add0~69 (
// Equation(s):
// \ram1|clock|Add0~69_sumout  = SUM(( \ram1|clock|count [16] ) + ( GND ) + ( \ram1|clock|Add0~66  ))
// \ram1|clock|Add0~70  = CARRY(( \ram1|clock|count [16] ) + ( GND ) + ( \ram1|clock|Add0~66  ))

	.dataa(!\ram1|clock|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~69_sumout ),
	.cout(\ram1|clock|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~69 .extended_lut = "off";
defparam \ram1|clock|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N20
dffeas \ram1|clock|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[16] .is_wysiwyg = "true";
defparam \ram1|clock|count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N21
cyclonev_lcell_comb \ram1|clock|Add0~73 (
// Equation(s):
// \ram1|clock|Add0~73_sumout  = SUM(( \ram1|clock|count [17] ) + ( GND ) + ( \ram1|clock|Add0~70  ))
// \ram1|clock|Add0~74  = CARRY(( \ram1|clock|count [17] ) + ( GND ) + ( \ram1|clock|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~73_sumout ),
	.cout(\ram1|clock|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~73 .extended_lut = "off";
defparam \ram1|clock|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N22
dffeas \ram1|clock|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[17] .is_wysiwyg = "true";
defparam \ram1|clock|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \ram1|clock|Equal0~2 (
// Equation(s):
// \ram1|clock|Equal0~2_combout  = ( !\ram1|clock|count [13] & ( !\ram1|clock|count [14] & ( (!\ram1|clock|count [15] & (!\ram1|clock|count [17] & (!\ram1|clock|count [16] & !\ram1|clock|count [12]))) ) ) )

	.dataa(!\ram1|clock|count [15]),
	.datab(!\ram1|clock|count [17]),
	.datac(!\ram1|clock|count [16]),
	.datad(!\ram1|clock|count [12]),
	.datae(!\ram1|clock|count [13]),
	.dataf(!\ram1|clock|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|clock|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Equal0~2 .extended_lut = "off";
defparam \ram1|clock|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \ram1|clock|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \ram1|clock|Add0~77 (
// Equation(s):
// \ram1|clock|Add0~77_sumout  = SUM(( \ram1|clock|count [18] ) + ( GND ) + ( \ram1|clock|Add0~74  ))
// \ram1|clock|Add0~78  = CARRY(( \ram1|clock|count [18] ) + ( GND ) + ( \ram1|clock|Add0~74  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~77_sumout ),
	.cout(\ram1|clock|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~77 .extended_lut = "off";
defparam \ram1|clock|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N25
dffeas \ram1|clock|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[18] .is_wysiwyg = "true";
defparam \ram1|clock|count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \ram1|clock|Add0~81 (
// Equation(s):
// \ram1|clock|Add0~81_sumout  = SUM(( \ram1|clock|count [19] ) + ( GND ) + ( \ram1|clock|Add0~78  ))
// \ram1|clock|Add0~82  = CARRY(( \ram1|clock|count [19] ) + ( GND ) + ( \ram1|clock|Add0~78  ))

	.dataa(!\ram1|clock|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~81_sumout ),
	.cout(\ram1|clock|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~81 .extended_lut = "off";
defparam \ram1|clock|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N29
dffeas \ram1|clock|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[19] .is_wysiwyg = "true";
defparam \ram1|clock|count[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \ram1|clock|Add0~85 (
// Equation(s):
// \ram1|clock|Add0~85_sumout  = SUM(( \ram1|clock|count [20] ) + ( GND ) + ( \ram1|clock|Add0~82  ))
// \ram1|clock|Add0~86  = CARRY(( \ram1|clock|count [20] ) + ( GND ) + ( \ram1|clock|Add0~82  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~85_sumout ),
	.cout(\ram1|clock|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~85 .extended_lut = "off";
defparam \ram1|clock|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N32
dffeas \ram1|clock|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[20] .is_wysiwyg = "true";
defparam \ram1|clock|count[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \ram1|clock|Add0~89 (
// Equation(s):
// \ram1|clock|Add0~89_sumout  = SUM(( \ram1|clock|count [21] ) + ( GND ) + ( \ram1|clock|Add0~86  ))
// \ram1|clock|Add0~90  = CARRY(( \ram1|clock|count [21] ) + ( GND ) + ( \ram1|clock|Add0~86  ))

	.dataa(!\ram1|clock|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~89_sumout ),
	.cout(\ram1|clock|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~89 .extended_lut = "off";
defparam \ram1|clock|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N35
dffeas \ram1|clock|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[21] .is_wysiwyg = "true";
defparam \ram1|clock|count[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \ram1|clock|Add0~93 (
// Equation(s):
// \ram1|clock|Add0~93_sumout  = SUM(( \ram1|clock|count [22] ) + ( GND ) + ( \ram1|clock|Add0~90  ))
// \ram1|clock|Add0~94  = CARRY(( \ram1|clock|count [22] ) + ( GND ) + ( \ram1|clock|Add0~90  ))

	.dataa(!\ram1|clock|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~93_sumout ),
	.cout(\ram1|clock|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~93 .extended_lut = "off";
defparam \ram1|clock|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \ram1|clock|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \ram1|clock|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[22] .is_wysiwyg = "true";
defparam \ram1|clock|count[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N39
cyclonev_lcell_comb \ram1|clock|Add0~97 (
// Equation(s):
// \ram1|clock|Add0~97_sumout  = SUM(( \ram1|clock|count [23] ) + ( GND ) + ( \ram1|clock|Add0~94  ))
// \ram1|clock|Add0~98  = CARRY(( \ram1|clock|count [23] ) + ( GND ) + ( \ram1|clock|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram1|clock|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~97_sumout ),
	.cout(\ram1|clock|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~97 .extended_lut = "off";
defparam \ram1|clock|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram1|clock|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N40
dffeas \ram1|clock|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[23] .is_wysiwyg = "true";
defparam \ram1|clock|count[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \ram1|clock|Equal0~3 (
// Equation(s):
// \ram1|clock|Equal0~3_combout  = ( !\ram1|clock|count [22] & ( !\ram1|clock|count [20] & ( (!\ram1|clock|count [21] & (!\ram1|clock|count [18] & (!\ram1|clock|count [19] & !\ram1|clock|count [23]))) ) ) )

	.dataa(!\ram1|clock|count [21]),
	.datab(!\ram1|clock|count [18]),
	.datac(!\ram1|clock|count [19]),
	.datad(!\ram1|clock|count [23]),
	.datae(!\ram1|clock|count [22]),
	.dataf(!\ram1|clock|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|clock|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Equal0~3 .extended_lut = "off";
defparam \ram1|clock|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \ram1|clock|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N36
cyclonev_lcell_comb \ram1|clock|Equal0~1 (
// Equation(s):
// \ram1|clock|Equal0~1_combout  = ( !\ram1|clock|count [9] & ( !\ram1|clock|count [6] & ( (!\ram1|clock|count [7] & (!\ram1|clock|count [10] & !\ram1|clock|count [8])) ) ) )

	.dataa(!\ram1|clock|count [7]),
	.datab(!\ram1|clock|count [10]),
	.datac(!\ram1|clock|count [8]),
	.datad(gnd),
	.datae(!\ram1|clock|count [9]),
	.dataf(!\ram1|clock|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|clock|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Equal0~1 .extended_lut = "off";
defparam \ram1|clock|Equal0~1 .lut_mask = 64'h8080000000000000;
defparam \ram1|clock|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N30
cyclonev_lcell_comb \ram1|clock|Equal0~0 (
// Equation(s):
// \ram1|clock|Equal0~0_combout  = ( !\ram1|clock|count [0] & ( !\ram1|clock|count [4] & ( (!\ram1|clock|count [3] & (!\ram1|clock|count [2] & (!\ram1|clock|count [1] & !\ram1|clock|count [5]))) ) ) )

	.dataa(!\ram1|clock|count [3]),
	.datab(!\ram1|clock|count [2]),
	.datac(!\ram1|clock|count [1]),
	.datad(!\ram1|clock|count [5]),
	.datae(!\ram1|clock|count [0]),
	.dataf(!\ram1|clock|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|clock|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Equal0~0 .extended_lut = "off";
defparam \ram1|clock|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \ram1|clock|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \ram1|clock|Add0~5 (
// Equation(s):
// \ram1|clock|Add0~5_sumout  = SUM(( \ram1|clock|count [24] ) + ( GND ) + ( \ram1|clock|Add0~98  ))

	.dataa(gnd),
	.datab(!\ram1|clock|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram1|clock|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram1|clock|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Add0~5 .extended_lut = "off";
defparam \ram1|clock|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \ram1|clock|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N43
dffeas \ram1|clock|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ram1|clock|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram1|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|count[24] .is_wysiwyg = "true";
defparam \ram1|clock|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N48
cyclonev_lcell_comb \ram1|clock|Equal0~4 (
// Equation(s):
// \ram1|clock|Equal0~4_combout  = ( \ram1|clock|Equal0~0_combout  & ( !\ram1|clock|count [24] & ( (\ram1|clock|Equal0~2_combout  & (!\ram1|clock|count [11] & (\ram1|clock|Equal0~3_combout  & \ram1|clock|Equal0~1_combout ))) ) ) )

	.dataa(!\ram1|clock|Equal0~2_combout ),
	.datab(!\ram1|clock|count [11]),
	.datac(!\ram1|clock|Equal0~3_combout ),
	.datad(!\ram1|clock|Equal0~1_combout ),
	.datae(!\ram1|clock|Equal0~0_combout ),
	.dataf(!\ram1|clock|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|clock|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|clock|Equal0~4 .extended_lut = "off";
defparam \ram1|clock|Equal0~4 .lut_mask = 64'h0000000400000000;
defparam \ram1|clock|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N41
dffeas \ram1|clock|clk_1s (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\ram1|clock|clk_1s~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|clock|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|clock|clk_1s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|clock|clk_1s .is_wysiwyg = "true";
defparam \ram1|clock|clk_1s .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N57
cyclonev_lcell_comb \ram1|addr_reg[0]~feeder (
// Equation(s):
// \ram1|addr_reg[0]~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|addr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|addr_reg[0]~feeder .extended_lut = "off";
defparam \ram1|addr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram1|addr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N58
dffeas \ram1|addr_reg[0] (
	.clk(!\ram1|clock|clk_1s~q ),
	.d(\ram1|addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|addr_reg[0] .is_wysiwyg = "true";
defparam \ram1|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N13
dffeas \ram1|addr_reg[1] (
	.clk(!\ram1|clock|clk_1s~q ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|addr_reg[1] .is_wysiwyg = "true";
defparam \ram1|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N34
dffeas \ram1|addr_reg[2] (
	.clk(!\ram1|clock|clk_1s~q ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|addr_reg[2] .is_wysiwyg = "true";
defparam \ram1|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N19
dffeas \ram1|addr_reg[3] (
	.clk(!\ram1|clock|clk_1s~q ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram1|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram1|addr_reg[3] .is_wysiwyg = "true";
defparam \ram1|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\KEY[0]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\KEY[0]~input_o ),
	.portbaddrstall(gnd),
	.clk0(!\ram1|clock|clk_1s~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\ram1|addr_reg [3],\ram1|addr_reg [2],\ram1|addr_reg [1],\ram1|addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ep7.ram0_RAM_1_54483b4.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM_1:ram1|altsyncram:ram_rtl_0|altsyncram_hkt1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000F000000000E000000000D000000000C000000000B000000000A0000000009000000000800000000070000000006000000000500000000040000000003000000000200000000010000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \ram1|h0|WideOr6~0 (
// Equation(s):
// \ram1|h0|WideOr6~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a3  & (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & !\ram1|ram_rtl_0|auto_generated|ram_block1a2 )) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a3  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a3  & (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & \ram1|ram_rtl_0|auto_generated|ram_block1a2 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr6~0 .extended_lut = "off";
defparam \ram1|h0|WideOr6~0 .lut_mask = 64'h2929292910101010;
defparam \ram1|h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N9
cyclonev_lcell_comb \ram1|h0|WideOr5~0 (
// Equation(s):
// \ram1|h0|WideOr5~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a2  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a3 ) # (\ram1|ram_rtl_0|auto_generated|ram_block1a1 ))) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a1  $ (\ram1|ram_rtl_0|auto_generated|ram_block1a3 ))) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a2  & ( 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\ram1|ram_rtl_0|auto_generated|ram_block1a1  & \ram1|ram_rtl_0|auto_generated|ram_block1a3 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr5~0 .extended_lut = "off";
defparam \ram1|h0|WideOr5~0 .lut_mask = 64'h00055AAF00055AAF;
defparam \ram1|h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N33
cyclonev_lcell_comb \ram1|h0|WideOr4~0 (
// Equation(s):
// \ram1|h0|WideOr4~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a3  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & !\ram1|ram_rtl_0|auto_generated|ram_block1a2 )) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a3  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a3  & 
// (!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & \ram1|ram_rtl_0|auto_generated|ram_block1a2 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr4~0 .extended_lut = "off";
defparam \ram1|h0|WideOr4~0 .lut_mask = 64'h0044004488558855;
defparam \ram1|h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \ram1|h0|WideOr3~0 (
// Equation(s):
// \ram1|h0|WideOr3~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\ram1|ram_rtl_0|auto_generated|ram_block1a3  & !\ram1|ram_rtl_0|auto_generated|ram_block1a2 )) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a3  & 
// (!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr3~0 .extended_lut = "off";
defparam \ram1|h0|WideOr3~0 .lut_mask = 64'h2828282843434343;
defparam \ram1|h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N15
cyclonev_lcell_comb \ram1|h0|WideOr2~0 (
// Equation(s):
// \ram1|h0|WideOr2~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a3  & \ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\ram1|ram_rtl_0|auto_generated|ram_block1a2  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\ram1|ram_rtl_0|auto_generated|ram_block1a2  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a3 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr2~0 .extended_lut = "off";
defparam \ram1|h0|WideOr2~0 .lut_mask = 64'h33AA33AA22222222;
defparam \ram1|h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \ram1|h0|WideOr1~0 (
// Equation(s):
// \ram1|h0|WideOr1~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a3  & ((!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ) # (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a2  $ (\ram1|ram_rtl_0|auto_generated|ram_block1a3 ))) ) )

	.dataa(gnd),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr1~0 .extended_lut = "off";
defparam \ram1|h0|WideOr1~0 .lut_mask = 64'h30033003F300F300;
defparam \ram1|h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N51
cyclonev_lcell_comb \ram1|h0|WideOr0~0 (
// Equation(s):
// \ram1|h0|WideOr0~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( ((!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (!\ram1|ram_rtl_0|auto_generated|ram_block1a2 )) # (\ram1|ram_rtl_0|auto_generated|ram_block1a3 ) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a3  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) # (\ram1|ram_rtl_0|auto_generated|ram_block1a3  & ((!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h0|WideOr0~0 .extended_lut = "off";
defparam \ram1|h0|WideOr0~0 .lut_mask = 64'h55BB55BBFFDDFFDD;
defparam \ram1|h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \ram1|h1|WideOr6~0 (
// Equation(s):
// \ram1|h1|WideOr6~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  $ (\ram1|ram_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  & \ram1|ram_rtl_0|auto_generated|ram_block1a7 )) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & 
// (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr6~0 .extended_lut = "off";
defparam \ram1|h1|WideOr6~0 .lut_mask = 64'h4040404086868686;
defparam \ram1|h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \ram1|h1|WideOr5~0 (
// Equation(s):
// \ram1|h1|WideOr5~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  & (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a5  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a7 ))) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a7 ) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a5 ))) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr5~0 .extended_lut = "off";
defparam \ram1|h1|WideOr5~0 .lut_mask = 64'h05550555500F500F;
defparam \ram1|h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \ram1|h1|WideOr4~0 (
// Equation(s):
// \ram1|h1|WideOr4~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (\ram1|ram_rtl_0|auto_generated|ram_block1a5  & \ram1|ram_rtl_0|auto_generated|ram_block1a7 )) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (\ram1|ram_rtl_0|auto_generated|ram_block1a5  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) # (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & 
// ((\ram1|ram_rtl_0|auto_generated|ram_block1a7 ))) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr4~0 .extended_lut = "off";
defparam \ram1|h1|WideOr4~0 .lut_mask = 64'h2525252501010101;
defparam \ram1|h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N3
cyclonev_lcell_comb \ram1|h1|WideOr3~0 (
// Equation(s):
// \ram1|h1|WideOr3~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) # 
// (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (\ram1|ram_rtl_0|auto_generated|ram_block1a5 )) ) ) # ( !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (\ram1|ram_rtl_0|auto_generated|ram_block1a5  & 
// \ram1|ram_rtl_0|auto_generated|ram_block1a7 )) # (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr3~0 .extended_lut = "off";
defparam \ram1|h1|WideOr3~0 .lut_mask = 64'h4422442299119911;
defparam \ram1|h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \ram1|h1|WideOr2~0 (
// Equation(s):
// \ram1|h1|WideOr2~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ) # ((!\ram1|ram_rtl_0|auto_generated|ram_block1a6  & !\ram1|ram_rtl_0|auto_generated|ram_block1a5 )) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr2~0 .extended_lut = "off";
defparam \ram1|h1|WideOr2~0 .lut_mask = 64'h40404040F8F8F8F8;
defparam \ram1|h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N39
cyclonev_lcell_comb \ram1|h1|WideOr1~0 (
// Equation(s):
// \ram1|h1|WideOr1~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( !\ram1|ram_rtl_0|auto_generated|ram_block1a7  $ (((\ram1|ram_rtl_0|auto_generated|ram_block1a6  & !\ram1|ram_rtl_0|auto_generated|ram_block1a5 ))) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a6  & (\ram1|ram_rtl_0|auto_generated|ram_block1a5  & !\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) ) )

	.dataa(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr1~0 .extended_lut = "off";
defparam \ram1|h1|WideOr1~0 .lut_mask = 64'h22002200BB44BB44;
defparam \ram1|h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \ram1|h1|WideOr0~0 (
// Equation(s):
// \ram1|h1|WideOr0~0_combout  = ( \ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a5  $ (!\ram1|ram_rtl_0|auto_generated|ram_block1a6 )) # (\ram1|ram_rtl_0|auto_generated|ram_block1a7 ) ) ) # ( 
// !\ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\ram1|ram_rtl_0|auto_generated|ram_block1a6  $ (!\ram1|ram_rtl_0|auto_generated|ram_block1a7 )) # (\ram1|ram_rtl_0|auto_generated|ram_block1a5 ) ) )

	.dataa(gnd),
	.datab(!\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram1|h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram1|h1|WideOr0~0 .extended_lut = "off";
defparam \ram1|h1|WideOr0~0 .lut_mask = 64'h3FF33FF33CFF3CFF;
defparam \ram1|h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N24
cyclonev_lcell_comb \clock|clk_1s~0 (
// Equation(s):
// \clock|clk_1s~0_combout  = ( !\clock|clk_1s~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock|clk_1s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock|clk_1s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock|clk_1s~0 .extended_lut = "off";
defparam \clock|clk_1s~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clock|clk_1s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N17
dffeas \clock|clk_1s (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\clock|clk_1s~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|clock|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock|clk_1s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock|clk_1s .is_wysiwyg = "true";
defparam \clock|clk_1s .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \ram2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\KEY[0]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock|clk_1s~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portaaddr({\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ep7.mif";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM_2:ram2|altsyncram:altsyncram_component|altsyncram_49v1:auto_generated|ALTSYNCRAM";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000FF00000000FE00000000FD00000000FC00000000FB00000000FA00000000F900000000F800000000F700000000F600000000F500000000F400000000F300000000F200000000F100000000F0";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( \ram2|altsyncram_component|auto_generated|q_b [2] & ( !\ram2|altsyncram_component|auto_generated|q_b [0] $ (\ram2|altsyncram_component|auto_generated|q_b [3]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [1] & ( !\ram2|altsyncram_component|auto_generated|q_b [2] & ( (\ram2|altsyncram_component|auto_generated|q_b [0] & \ram2|altsyncram_component|auto_generated|q_b [3]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [1] & ( !\ram2|altsyncram_component|auto_generated|q_b [2] & ( (\ram2|altsyncram_component|auto_generated|q_b [0] & !\ram2|altsyncram_component|auto_generated|q_b [3]) ) ) )

	.dataa(gnd),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr6~0 .extended_lut = "off";
defparam \h0|WideOr6~0 .lut_mask = 64'h30300303C3C30000;
defparam \h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N45
cyclonev_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram2|altsyncram_component|auto_generated|q_b [0] & (\ram2|altsyncram_component|auto_generated|q_b [2])) # (\ram2|altsyncram_component|auto_generated|q_b [0] & 
// ((\ram2|altsyncram_component|auto_generated|q_b [3]))) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( (\ram2|altsyncram_component|auto_generated|q_b [2] & (!\ram2|altsyncram_component|auto_generated|q_b [3] $ 
// (!\ram2|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr5~0 .extended_lut = "off";
defparam \h0|WideOr5~0 .lut_mask = 64'h05500550550F550F;
defparam \h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram2|altsyncram_component|auto_generated|q_b [3] & (!\ram2|altsyncram_component|auto_generated|q_b [0] & !\ram2|altsyncram_component|auto_generated|q_b [2])) # 
// (\ram2|altsyncram_component|auto_generated|q_b [3] & ((\ram2|altsyncram_component|auto_generated|q_b [2]))) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram2|altsyncram_component|auto_generated|q_b [0] & 
// (\ram2|altsyncram_component|auto_generated|q_b [3] & \ram2|altsyncram_component|auto_generated|q_b [2])) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr4~0 .extended_lut = "off";
defparam \h0|WideOr4~0 .lut_mask = 64'h0202020283838383;
defparam \h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N27
cyclonev_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram2|altsyncram_component|auto_generated|q_b [0] & (\ram2|altsyncram_component|auto_generated|q_b [3] & !\ram2|altsyncram_component|auto_generated|q_b [2])) # 
// (\ram2|altsyncram_component|auto_generated|q_b [0] & ((\ram2|altsyncram_component|auto_generated|q_b [2]))) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( (!\ram2|altsyncram_component|auto_generated|q_b [3] & 
// (!\ram2|altsyncram_component|auto_generated|q_b [0] $ (!\ram2|altsyncram_component|auto_generated|q_b [2]))) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr3~0 .extended_lut = "off";
defparam \h0|WideOr3~0 .lut_mask = 64'h50A00A5550A00A55;
defparam \h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N21
cyclonev_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [1] & ( (\ram2|altsyncram_component|auto_generated|q_b [0] & !\ram2|altsyncram_component|auto_generated|q_b [3]) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( 
// (!\ram2|altsyncram_component|auto_generated|q_b [2] & (\ram2|altsyncram_component|auto_generated|q_b [0])) # (\ram2|altsyncram_component|auto_generated|q_b [2] & ((!\ram2|altsyncram_component|auto_generated|q_b [3]))) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr2~0 .extended_lut = "off";
defparam \h0|WideOr2~0 .lut_mask = 64'h55CC55CC44444444;
defparam \h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N39
cyclonev_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [1] & ( \ram2|altsyncram_component|auto_generated|q_b [2] & ( (!\ram2|altsyncram_component|auto_generated|q_b [3] & \ram2|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [1] & ( \ram2|altsyncram_component|auto_generated|q_b [2] & ( (\ram2|altsyncram_component|auto_generated|q_b [3] & \ram2|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [1] & ( !\ram2|altsyncram_component|auto_generated|q_b [2] & ( !\ram2|altsyncram_component|auto_generated|q_b [3] ) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( 
// !\ram2|altsyncram_component|auto_generated|q_b [2] & ( (!\ram2|altsyncram_component|auto_generated|q_b [3] & \ram2|altsyncram_component|auto_generated|q_b [0]) ) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr1~0 .extended_lut = "off";
defparam \h0|WideOr1~0 .lut_mask = 64'h0A0AAAAA05050A0A;
defparam \h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [1] & ( \ram2|altsyncram_component|auto_generated|q_b [2] & ( (!\ram2|altsyncram_component|auto_generated|q_b [0]) # (\ram2|altsyncram_component|auto_generated|q_b [3]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [1] & ( \ram2|altsyncram_component|auto_generated|q_b [2] & ( (!\ram2|altsyncram_component|auto_generated|q_b [3]) # (\ram2|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [1] & ( !\ram2|altsyncram_component|auto_generated|q_b [2] ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [1] & ( !\ram2|altsyncram_component|auto_generated|q_b [2] & ( 
// \ram2|altsyncram_component|auto_generated|q_b [3] ) ) )

	.dataa(gnd),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [3]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [1]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr0~0 .extended_lut = "off";
defparam \h0|WideOr0~0 .lut_mask = 64'h0F0FFFFFF3F3CFCF;
defparam \h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [7] & !\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [7] & !\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [4] & ( !\ram2|altsyncram_component|auto_generated|q_b [6] & ( !\ram2|altsyncram_component|auto_generated|q_b [7] $ (\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) )

	.dataa(gnd),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr6~0 .extended_lut = "off";
defparam \h1|WideOr6~0 .lut_mask = 64'h0000C3C3C0C03030;
defparam \h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( !\ram2|altsyncram_component|auto_generated|q_b [5] $ (\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [7]) # (\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [4] & ( !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [5] & \ram2|altsyncram_component|auto_generated|q_b [7]) ) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr5~0 .extended_lut = "off";
defparam \h1|WideOr5~0 .lut_mask = 64'h000005055F5FA5A5;
defparam \h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [7] & \ram2|altsyncram_component|auto_generated|q_b [5]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( \ram2|altsyncram_component|auto_generated|q_b [7] ) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [7] & \ram2|altsyncram_component|auto_generated|q_b [5]) ) ) )

	.dataa(gnd),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr4~0 .extended_lut = "off";
defparam \h1|WideOr4~0 .lut_mask = 64'h0C0C000033330303;
defparam \h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N9
cyclonev_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( \ram2|altsyncram_component|auto_generated|q_b [5] ) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// \ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [5] & !\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) ) # ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [5] & !\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [5] & \ram2|altsyncram_component|auto_generated|q_b [7]) ) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr3~0 .extended_lut = "off";
defparam \h1|WideOr3~0 .lut_mask = 64'h0505A0A0A0A05555;
defparam \h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N42
cyclonev_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( !\ram2|altsyncram_component|auto_generated|q_b [7] ) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// \ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [7] & !\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) ) # ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [7]) # (!\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) )

	.dataa(gnd),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr2~0 .extended_lut = "off";
defparam \h1|WideOr2~0 .lut_mask = 64'h0000FCFCC0C0CCCC;
defparam \h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( !\ram2|altsyncram_component|auto_generated|q_b [5] $ (!\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [4] & ( !\ram2|altsyncram_component|auto_generated|q_b [6] & ( !\ram2|altsyncram_component|auto_generated|q_b [7] ) ) ) # ( !\ram2|altsyncram_component|auto_generated|q_b [4] & ( 
// !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [5] & !\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) )

	.dataa(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr1~0 .extended_lut = "off";
defparam \h1|WideOr1~0 .lut_mask = 64'h5050F0F000005A5A;
defparam \h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N24
cyclonev_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = ( \ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [5]) # (\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [4] & ( \ram2|altsyncram_component|auto_generated|q_b [6] & ( (!\ram2|altsyncram_component|auto_generated|q_b [7]) # (\ram2|altsyncram_component|auto_generated|q_b [5]) ) ) ) # ( 
// \ram2|altsyncram_component|auto_generated|q_b [4] & ( !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [5]) # (\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) ) # ( 
// !\ram2|altsyncram_component|auto_generated|q_b [4] & ( !\ram2|altsyncram_component|auto_generated|q_b [6] & ( (\ram2|altsyncram_component|auto_generated|q_b [5]) # (\ram2|altsyncram_component|auto_generated|q_b [7]) ) ) )

	.dataa(gnd),
	.datab(!\ram2|altsyncram_component|auto_generated|q_b [7]),
	.datac(!\ram2|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(!\ram2|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\ram2|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr0~0 .extended_lut = "off";
defparam \h1|WideOr0~0 .lut_mask = 64'h3F3F3F3FCFCFF3F3;
defparam \h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
