# VLSI

VLSI Lab

Lab assignments, design activity and project

Project - Implementation of Logistic Regression using Verilog
