$comment
	File created using the following command:
		vcd file ej8.msim.vcd -direction
$end
$date
	Tue Apr 20 12:41:40 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ej8_vhd_vec_tst $end
$var wire 1 ! address [7] $end
$var wire 1 " address [6] $end
$var wire 1 # address [5] $end
$var wire 1 $ address [4] $end
$var wire 1 % address [3] $end
$var wire 1 & address [2] $end
$var wire 1 ' address [1] $end
$var wire 1 ( address [0] $end
$var wire 1 ) data [7] $end
$var wire 1 * data [6] $end
$var wire 1 + data [5] $end
$var wire 1 , data [4] $end
$var wire 1 - data [3] $end
$var wire 1 . data [2] $end
$var wire 1 / data [1] $end
$var wire 1 0 data [0] $end
$var wire 1 1 inclock $end
$var wire 1 2 outclock $end
$var wire 1 3 q [7] $end
$var wire 1 4 q [6] $end
$var wire 1 5 q [5] $end
$var wire 1 6 q [4] $end
$var wire 1 7 q [3] $end
$var wire 1 8 q [2] $end
$var wire 1 9 q [1] $end
$var wire 1 : q [0] $end
$var wire 1 ; we $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var wire 1 ? devoe $end
$var wire 1 @ devclrn $end
$var wire 1 A devpor $end
$var wire 1 B ww_devoe $end
$var wire 1 C ww_devclrn $end
$var wire 1 D ww_devpor $end
$var wire 1 E ww_data [7] $end
$var wire 1 F ww_data [6] $end
$var wire 1 G ww_data [5] $end
$var wire 1 H ww_data [4] $end
$var wire 1 I ww_data [3] $end
$var wire 1 J ww_data [2] $end
$var wire 1 K ww_data [1] $end
$var wire 1 L ww_data [0] $end
$var wire 1 M ww_address [7] $end
$var wire 1 N ww_address [6] $end
$var wire 1 O ww_address [5] $end
$var wire 1 P ww_address [4] $end
$var wire 1 Q ww_address [3] $end
$var wire 1 R ww_address [2] $end
$var wire 1 S ww_address [1] $end
$var wire 1 T ww_address [0] $end
$var wire 1 U ww_we $end
$var wire 1 V ww_inclock $end
$var wire 1 W ww_outclock $end
$var wire 1 X ww_q [7] $end
$var wire 1 Y ww_q [6] $end
$var wire 1 Z ww_q [5] $end
$var wire 1 [ ww_q [4] $end
$var wire 1 \ ww_q [3] $end
$var wire 1 ] ww_q [2] $end
$var wire 1 ^ ww_q [1] $end
$var wire 1 _ ww_q [0] $end
$var wire 1 ` \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 a \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 b \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 c \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 d \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 e \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 f \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 g \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 h \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 i \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 j \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 k \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 l \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 m \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 n \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 o \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 p \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 q \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 r \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 s \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 t \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 u \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 v \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 w \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 x \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 y \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 z \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 { \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 | \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 } \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 ~ \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 !! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 "! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 #! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 $! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 %! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 &! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 '! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 (! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 )! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 *! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 +! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 ,! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 -! \inst_1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 .! \outclock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 /! \outclock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 0! \outclock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 1! \outclock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 2! \inclock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 3! \inclock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 4! \inclock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 5! \inclock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 6! \q[0]~output_o\ $end
$var wire 1 7! \q[1]~output_o\ $end
$var wire 1 8! \q[2]~output_o\ $end
$var wire 1 9! \q[3]~output_o\ $end
$var wire 1 :! \q[4]~output_o\ $end
$var wire 1 ;! \q[5]~output_o\ $end
$var wire 1 <! \q[6]~output_o\ $end
$var wire 1 =! \q[7]~output_o\ $end
$var wire 1 >! \we~input_o\ $end
$var wire 1 ?! \inclock~input_o\ $end
$var wire 1 @! \inclock~inputclkctrl_outclk\ $end
$var wire 1 A! \outclock~input_o\ $end
$var wire 1 B! \outclock~inputclkctrl_outclk\ $end
$var wire 1 C! \data[0]~input_o\ $end
$var wire 1 D! \address[0]~input_o\ $end
$var wire 1 E! \address[1]~input_o\ $end
$var wire 1 F! \address[2]~input_o\ $end
$var wire 1 G! \address[3]~input_o\ $end
$var wire 1 H! \address[4]~input_o\ $end
$var wire 1 I! \address[5]~input_o\ $end
$var wire 1 J! \address[6]~input_o\ $end
$var wire 1 K! \address[7]~input_o\ $end
$var wire 1 L! \data[1]~input_o\ $end
$var wire 1 M! \data[2]~input_o\ $end
$var wire 1 N! \data[3]~input_o\ $end
$var wire 1 O! \data[4]~input_o\ $end
$var wire 1 P! \data[5]~input_o\ $end
$var wire 1 Q! \data[6]~input_o\ $end
$var wire 1 R! \data[7]~input_o\ $end
$var wire 1 S! \inst_1|sram|ram_block|auto_generated|q_a\ [7] $end
$var wire 1 T! \inst_1|sram|ram_block|auto_generated|q_a\ [6] $end
$var wire 1 U! \inst_1|sram|ram_block|auto_generated|q_a\ [5] $end
$var wire 1 V! \inst_1|sram|ram_block|auto_generated|q_a\ [4] $end
$var wire 1 W! \inst_1|sram|ram_block|auto_generated|q_a\ [3] $end
$var wire 1 X! \inst_1|sram|ram_block|auto_generated|q_a\ [2] $end
$var wire 1 Y! \inst_1|sram|ram_block|auto_generated|q_a\ [1] $end
$var wire 1 Z! \inst_1|sram|ram_block|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
02
0;
0<
1=
x>
1?
1@
1A
1B
1C
1D
0U
0V
0W
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0X
0Y
0Z
0[
0\
0]
0^
0_
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
12!
13!
14!
05!
1.!
1/!
10!
01!
03
04
05
06
07
08
09
0:
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
$end
#1000000
