---
layout: default
title: Edusemi-v4x/en/README.md
---

---

# ğŸ“ **Edusemi-v4x | Foundational Educational Materials for Semiconductor Product Development**  
ğŸ‡¯ğŸ‡µ *åŠå°ä½“ãƒ—ãƒ­ãƒ€ã‚¯ãƒˆé–‹ç™ºã®ãŸã‚ã®åŸºç¤æ•™è‚²æ•™æ*

---

## ğŸ”— **Official Links**


| è¨€èª | ç¨®åˆ¥ | ãƒªãƒ³ã‚¯ |
|------|------|--------|
| ğŸ‡ºğŸ‡¸ English Version | ğŸŒ GitHub Pages | [https://samizo-aitl.github.io/Edusemi-v4x/en/](https://samizo-aitl.github.io/Edusemi-v4x/en/) |
| ğŸ‡ºğŸ‡¸ English Version | ğŸ’» GitHub | [https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/en](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/en) |
| ğŸ‡¯ğŸ‡µ Japanese Version | ğŸŒ GitHub Pages | [https://samizo-aitl.github.io/Edusemi-v4x/](https://samizo-aitl.github.io/Edusemi-v4x/) |
| ğŸ‡¯ğŸ‡µ Japanese Version | ğŸ’» GitHub | [https://github.com/Samizo-AITL/Edusemi-v4x](https://github.com/Samizo-AITL/Edusemi-v4x) |

---

## âœï¸ **Introduction**

Semiconductor technology began with the **invention of the transistor** and rapidly evolved with the advent of the **MOS structure**.  
**Miniaturization and integration** have progressed in line with Mooreâ€™s Law, and LSIs have penetrated all fields.

However, **fundamental areas such as physics, circuits, processes, and testing** are often fragmented in educational contexts.  
In practice, these are closely connectedâ€”**circuits depend on device physics, and design is supported by process technology and reliability**.

**Edusemi** focuses on the **structural connections between fundamental technologies**, fostering **structural understanding** with an eye toward applications.

> ğŸ’¡ **Design follows physics, and productization follows verification.**  
> Visualizing the connection from *physics â†’ circuits â†’ implementation â†’ verification*.

---

## ğŸ“˜ **Project Overview**

**Edusemi-v4x** is an **open educational resource** covering the full range from **design to manufacturing, testing, and quality assurance**.

- ğŸ¯ **Target Audience**: Engineering students, junior engineers, educators  
- â­ **Features**: Emphasis on fundamental interconnections, coverage from design to mass production testing  
- ğŸ§ª **Practice**: sky130, OpenLane, Python, GitHub, ChatGPT integration

---

## ğŸ§­ **Fundamentals**
> Systematically covers **semiconductor physics, logic design, and process technology**â€”the foundation of all applications.

| ğŸ“– Chapter | ğŸ“š Title | ğŸ“ Summary |
|----|--------|---------|
| ğŸ§­ **[1](../chapter1_materials/README.md)** | **Semiconductor Physics & Materials** | Band structure, PN junction, MOS field effect |
| ğŸ§­ **[2](../chapter2_comb_logic/README.md)** | **Digital Logic & Circuit Design** | Combinational/sequential circuits, FSM, HDL |
| ğŸ§­ **[3](../chapter3_process_evolution/README.md)** | **Process Technology & Scaling** | Node evolution, interconnect, lithography, reliability |
| ğŸ§­ **[4](../chapter4_mos_characteristics/README.md)** | **MOS Characteristics** | Dimensions, characteristics, PDK, design rules |
| ğŸ§­ **[5a](../chapter5a_spec_module_if/README.md)** | **Spec Definition & Interface Design** | Upstream process, module selection, PoC connectivity |
| ğŸ§­ **[5](../chapter5_soc_design_flow/README.md)** | **SoC Design Flow** | RTL, P&R, DRC/LVS, timing |
| ğŸ§­ **[6](../chapter6_test_and_package/README.md)** | **Test & Packaging** | ETEST, failure analysis, reliability testing, shipment |
| ğŸ§­ **[7](../chapter7_design_review_and_org/README.md)** | **Design Review & Collaboration** | SRAM failure cases, DR structure, consensus building |

---

## ğŸ§© **Applications**
> Builds on fundamentals to cover **memory, high-voltage, ESD, and analog/mixed-signal design**.

| ğŸ“– Chapter | ğŸ“š Title | ğŸ“ Summary |
|----|--------|---------|
| ğŸ§© **[1](../d_chapter1_memory_technologies/README.md)** | **Memory Technologies** | SRAM, DRAM, FeRAM, MRAM |
| ğŸ§© **[2](../d_chapter2_high_voltage_devices/README.md)** | **High-Voltage Devices** | LDMOS, field control, high-voltage design |
| ğŸ§© **[3](../d_chapter3_esd_protection_design/README.md)** | **ESD Protection Design** | Protection devices, failure cases, test standards |
| ğŸ§© **[4](../d_chapter4_layout_optimization/README.md)** | **Layout Optimization** | CMP dummy, IR drop, latch-up |
| ğŸ§© **[5](../d_chapter5_analog_mixed_signal/README.md)** | **Analog / Mixed-Signal** | Analog design, noise, mixed integration |
| ğŸ§© **[5a](../d_chapter5a_analog_mixed_signal/README.md)** | **0.18Î¼m AMS Design** | Variability, matching, 1/f noise |
| ğŸ§© **[5b](../d_chapter5b_ams_block_and_pdk/README.md)** | **AMS Differentiation from Manufacturing** | 1/f noise reduction, leveraging manufacturing |
| ğŸ§© **[6](../d_chapter6_pdk_and_eda_environment/README.md)** | **PDK & EDA Environment** | DRC/LVS/ERC, PDK structure |
| ğŸ§© **[7](../d_chapter7_automation_and_verification/README.md)** | **Automation & Verification** | OpenLane, CI/CD, lint |
| ğŸ§© **[8](../d_chapter8_fsm_design_basics/README.md)** | **FSM Design** | Moore/Mealy, state diagrams, Verilog |
| ğŸ§© **[9](../d_chapter9_pll_and_clock_design/README.md)** | **PLL & Clock Design** | PLL structure, jitter, STA considerations |

---

## ğŸ›  **Practice**
> Hands-on training through **Python automation, Sky130 experiments, and OpenLane implementation**.

| ğŸ“– Chapter | ğŸ“š Title | ğŸ“ Summary |
|----|--------|---------|
| ğŸ›  **[1](../e_chapter1_python_automation_tools/README.md)** | **Python Automation Tools** | SPICE analysis, OpenLane log processing |
| ğŸ›  **[2](../e_chapter2_sky130_experiments/README.md)** | **Sky130 Experiments** | Vgâ€“Id, Vth estimation, BTI/TDDB evaluation |
| ğŸ›  **[3](../e_chapter3_openlane_practice/README.md)** | **OpenLane Practice** | Synthesis â†’ P&R â†’ GDS output |
| ğŸ›  **[4](../e_chapter4_poc_spec_and_design/README.md)** | **PoC Design Development** | FSM, MUX, adder, testing |
| ğŸ›  **[5](../e_chapter5_evaluation_and_report/README.md)** | **Evaluation & Reporting** | Area, waveform, timing, DRC/LVS |

---

## ğŸ“¦ **Special Topics**
> Focuses on **advanced nodes, chiplets, integrated control SoCs**, and other frontier topics.

| ğŸ“– Chapter | ğŸ“š Title | ğŸ“ Summary |
|----|--------|---------|
| ğŸ“¦ **[1](../f_chapter1_finfet_gaa/README.md)** | **Advanced Nodes** | FinFET, GAA, CFET and their design impacts |
| ğŸ“¦ **[2](../f_chapter2_chiplet_pkg/README.md)** | **Chiplets & Advanced Packaging** | 2.5D/3D, TSV, heterogeneous integration |
| ğŸ“¦ **[2a](../f_chapter2a_systemdk/README.md)** | **SystemDK Design Constraints** | SI/PI, thermal, stress, EMI/EMC |
| ğŸ“¦ **[3](../f_chapter3_socsystem/README.md)** | **Integrated Control SoC** | FSM Ã— PID Ã— LLM (AITL) |
| ğŸ“¦ **[4](../f_chapter4_openlane/README.md)** | **OpenLane Implementation** | P&R of integrated control RTL |
| ğŸ“¦ **[5](../f_chapter5_dfm/README.md)** | **Design for Manufacturability** | DRC, LVS, DFM guidelines, Sky130 |

---

| ğŸŒ Project | Overview | Key Features |
|------------|----------|--------------|
| ğŸ“š [**Edusemi-Plus**](https://samizo-aitl.github.io/Edusemi-Plus/) <br>ğŸ’» [GitHub](https://github.com/Samizo-AITL/Edusemi-Plus) | Applied learning materials analyzing geopolitics, product strategy, AI, quantum, and investment. | - Case studies on Apple Silicon, CHIPS Act, and Cryo-CMOS<br>- Explores not only technology but also its social context and background |
| ğŸ›ï¸ [**EduController**](https://samizo-aitl.github.io/EduController/) <br>ğŸ’» [GitHub](https://github.com/Samizo-AITL/EduController) | Covers control theory (PID, state-space) to AI control (NN, RL, LLM). | - PoC design linked with OpenLane control implementation<br>- Design exercises, RTL verification, and FSM generation support in Python |
| ğŸ¤– [**AITL-H**](https://samizo-aitl.github.io/AITL-H/) <br>ğŸ’» [GitHub](https://github.com/Samizo-AITL/AITL-H) | Three-layer control architecture: FSM (instinct) + PID (reason) + LLM (intelligence). | - PoC implementation for humanoid robots and integrated control<br>- Structurally linked with Edusemi special editions 3 & 4 |

---

## ğŸ‘¤ **Author**

| ğŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Education** | M.Eng., Electrical & Electronic Engineering, Shinshu University |
| **Career** | Former engineer at Seiko Epson Corporation (1997â€“) |
| **Expertise** | Semiconductor devices (logic, memory, HV mixed integration)<br>Inkjet thin-film piezo actuators<br>PrecisionCore printhead productization, BOM management, ISO training |
| **Contact** | âœ‰ï¸ [shin3t72@gmail.com](mailto:shin3t72@gmail.com)<br>ğŸ¦ [https://x.com/shin3t72](https://x.com/shin3t72)<br>ğŸ’» [https://samizo-aitl.github.io/](https://samizo-aitl.github.io/) |

---

## ğŸ“„ **License**

| ğŸ“Œ Item | Details |
|--------|---------|
| **Type** | MIT License |
| **Usage** | Free to use, modify, and redistribute |
| **Recommended Uses** | Education, research, corporate training |

---

## ğŸ’¬ **Feedback & ChangeLog**

ğŸ’¬ **[Discuss Edusemi materials â†’ Discussions](https://github.com/Samizo-AITL/Edusemi-v4x/discussions)**  
ğŸ“„ **[Revision History / ChangeLog](../revision_history.md)**
