
seve_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000451c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  080045dc  080045dc  000145dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004680  08004680  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004680  08004680  00014680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004688  08004688  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004688  08004688  00014688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800468c  0800468c  0001468c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  2000000c  0800469c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  2000017c  0800469c  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c98e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e1f  00000000  00000000  0002c9c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  0002e7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000918  00000000  00000000  0002f1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001154d  00000000  00000000  0002faf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f22b  00000000  00000000  0004103d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000668b0  00000000  00000000  00050268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b6b18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002304  00000000  00000000  000b6b68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080045c4 	.word	0x080045c4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080045c4 	.word	0x080045c4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_ldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d115      	bne.n	8000250 <__aeabi_ldivmod+0x30>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d113      	bne.n	8000250 <__aeabi_ldivmod+0x30>
 8000228:	2900      	cmp	r1, #0
 800022a:	db06      	blt.n	800023a <__aeabi_ldivmod+0x1a>
 800022c:	dc01      	bgt.n	8000232 <__aeabi_ldivmod+0x12>
 800022e:	2800      	cmp	r0, #0
 8000230:	d006      	beq.n	8000240 <__aeabi_ldivmod+0x20>
 8000232:	2000      	movs	r0, #0
 8000234:	43c0      	mvns	r0, r0
 8000236:	0841      	lsrs	r1, r0, #1
 8000238:	e002      	b.n	8000240 <__aeabi_ldivmod+0x20>
 800023a:	2180      	movs	r1, #128	; 0x80
 800023c:	0609      	lsls	r1, r1, #24
 800023e:	2000      	movs	r0, #0
 8000240:	b407      	push	{r0, r1, r2}
 8000242:	4802      	ldr	r0, [pc, #8]	; (800024c <__aeabi_ldivmod+0x2c>)
 8000244:	a101      	add	r1, pc, #4	; (adr r1, 800024c <__aeabi_ldivmod+0x2c>)
 8000246:	1840      	adds	r0, r0, r1
 8000248:	9002      	str	r0, [sp, #8]
 800024a:	bd03      	pop	{r0, r1, pc}
 800024c:	ffffffd1 	.word	0xffffffd1
 8000250:	b403      	push	{r0, r1}
 8000252:	4668      	mov	r0, sp
 8000254:	b501      	push	{r0, lr}
 8000256:	9802      	ldr	r0, [sp, #8]
 8000258:	f000 f920 	bl	800049c <__gnu_ldivmod_helper>
 800025c:	9b01      	ldr	r3, [sp, #4]
 800025e:	469e      	mov	lr, r3
 8000260:	b002      	add	sp, #8
 8000262:	bc0c      	pop	{r2, r3}
 8000264:	4770      	bx	lr
 8000266:	46c0      	nop			; (mov r8, r8)

08000268 <__aeabi_uldivmod>:
 8000268:	2b00      	cmp	r3, #0
 800026a:	d111      	bne.n	8000290 <__aeabi_uldivmod+0x28>
 800026c:	2a00      	cmp	r2, #0
 800026e:	d10f      	bne.n	8000290 <__aeabi_uldivmod+0x28>
 8000270:	2900      	cmp	r1, #0
 8000272:	d100      	bne.n	8000276 <__aeabi_uldivmod+0xe>
 8000274:	2800      	cmp	r0, #0
 8000276:	d002      	beq.n	800027e <__aeabi_uldivmod+0x16>
 8000278:	2100      	movs	r1, #0
 800027a:	43c9      	mvns	r1, r1
 800027c:	0008      	movs	r0, r1
 800027e:	b407      	push	{r0, r1, r2}
 8000280:	4802      	ldr	r0, [pc, #8]	; (800028c <__aeabi_uldivmod+0x24>)
 8000282:	a102      	add	r1, pc, #8	; (adr r1, 800028c <__aeabi_uldivmod+0x24>)
 8000284:	1840      	adds	r0, r0, r1
 8000286:	9002      	str	r0, [sp, #8]
 8000288:	bd03      	pop	{r0, r1, pc}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	ffffff91 	.word	0xffffff91
 8000290:	b403      	push	{r0, r1}
 8000292:	4668      	mov	r0, sp
 8000294:	b501      	push	{r0, lr}
 8000296:	9802      	ldr	r0, [sp, #8]
 8000298:	f000 f834 	bl	8000304 <__udivmoddi4>
 800029c:	9b01      	ldr	r3, [sp, #4]
 800029e:	469e      	mov	lr, r3
 80002a0:	b002      	add	sp, #8
 80002a2:	bc0c      	pop	{r2, r3}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__aeabi_lmul>:
 80002a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002aa:	46ce      	mov	lr, r9
 80002ac:	4647      	mov	r7, r8
 80002ae:	b580      	push	{r7, lr}
 80002b0:	0007      	movs	r7, r0
 80002b2:	4699      	mov	r9, r3
 80002b4:	0c3b      	lsrs	r3, r7, #16
 80002b6:	469c      	mov	ip, r3
 80002b8:	0413      	lsls	r3, r2, #16
 80002ba:	0c1b      	lsrs	r3, r3, #16
 80002bc:	001d      	movs	r5, r3
 80002be:	000e      	movs	r6, r1
 80002c0:	4661      	mov	r1, ip
 80002c2:	0400      	lsls	r0, r0, #16
 80002c4:	0c14      	lsrs	r4, r2, #16
 80002c6:	0c00      	lsrs	r0, r0, #16
 80002c8:	4345      	muls	r5, r0
 80002ca:	434b      	muls	r3, r1
 80002cc:	4360      	muls	r0, r4
 80002ce:	4361      	muls	r1, r4
 80002d0:	18c0      	adds	r0, r0, r3
 80002d2:	0c2c      	lsrs	r4, r5, #16
 80002d4:	1820      	adds	r0, r4, r0
 80002d6:	468c      	mov	ip, r1
 80002d8:	4283      	cmp	r3, r0
 80002da:	d903      	bls.n	80002e4 <__aeabi_lmul+0x3c>
 80002dc:	2380      	movs	r3, #128	; 0x80
 80002de:	025b      	lsls	r3, r3, #9
 80002e0:	4698      	mov	r8, r3
 80002e2:	44c4      	add	ip, r8
 80002e4:	4649      	mov	r1, r9
 80002e6:	4379      	muls	r1, r7
 80002e8:	4372      	muls	r2, r6
 80002ea:	0c03      	lsrs	r3, r0, #16
 80002ec:	4463      	add	r3, ip
 80002ee:	042d      	lsls	r5, r5, #16
 80002f0:	0c2d      	lsrs	r5, r5, #16
 80002f2:	18c9      	adds	r1, r1, r3
 80002f4:	0400      	lsls	r0, r0, #16
 80002f6:	1940      	adds	r0, r0, r5
 80002f8:	1889      	adds	r1, r1, r2
 80002fa:	bcc0      	pop	{r6, r7}
 80002fc:	46b9      	mov	r9, r7
 80002fe:	46b0      	mov	r8, r6
 8000300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000302:	46c0      	nop			; (mov r8, r8)

08000304 <__udivmoddi4>:
 8000304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000306:	4657      	mov	r7, sl
 8000308:	464e      	mov	r6, r9
 800030a:	4645      	mov	r5, r8
 800030c:	46de      	mov	lr, fp
 800030e:	b5e0      	push	{r5, r6, r7, lr}
 8000310:	0004      	movs	r4, r0
 8000312:	000d      	movs	r5, r1
 8000314:	4692      	mov	sl, r2
 8000316:	4699      	mov	r9, r3
 8000318:	b083      	sub	sp, #12
 800031a:	428b      	cmp	r3, r1
 800031c:	d830      	bhi.n	8000380 <__udivmoddi4+0x7c>
 800031e:	d02d      	beq.n	800037c <__udivmoddi4+0x78>
 8000320:	4649      	mov	r1, r9
 8000322:	4650      	mov	r0, sl
 8000324:	f000 f8f6 	bl	8000514 <__clzdi2>
 8000328:	0029      	movs	r1, r5
 800032a:	0006      	movs	r6, r0
 800032c:	0020      	movs	r0, r4
 800032e:	f000 f8f1 	bl	8000514 <__clzdi2>
 8000332:	1a33      	subs	r3, r6, r0
 8000334:	4698      	mov	r8, r3
 8000336:	3b20      	subs	r3, #32
 8000338:	469b      	mov	fp, r3
 800033a:	d433      	bmi.n	80003a4 <__udivmoddi4+0xa0>
 800033c:	465a      	mov	r2, fp
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	4642      	mov	r2, r8
 8000344:	001f      	movs	r7, r3
 8000346:	4653      	mov	r3, sl
 8000348:	4093      	lsls	r3, r2
 800034a:	001e      	movs	r6, r3
 800034c:	42af      	cmp	r7, r5
 800034e:	d83a      	bhi.n	80003c6 <__udivmoddi4+0xc2>
 8000350:	42af      	cmp	r7, r5
 8000352:	d100      	bne.n	8000356 <__udivmoddi4+0x52>
 8000354:	e078      	b.n	8000448 <__udivmoddi4+0x144>
 8000356:	465b      	mov	r3, fp
 8000358:	1ba4      	subs	r4, r4, r6
 800035a:	41bd      	sbcs	r5, r7
 800035c:	2b00      	cmp	r3, #0
 800035e:	da00      	bge.n	8000362 <__udivmoddi4+0x5e>
 8000360:	e075      	b.n	800044e <__udivmoddi4+0x14a>
 8000362:	2200      	movs	r2, #0
 8000364:	2300      	movs	r3, #0
 8000366:	9200      	str	r2, [sp, #0]
 8000368:	9301      	str	r3, [sp, #4]
 800036a:	2301      	movs	r3, #1
 800036c:	465a      	mov	r2, fp
 800036e:	4093      	lsls	r3, r2
 8000370:	9301      	str	r3, [sp, #4]
 8000372:	2301      	movs	r3, #1
 8000374:	4642      	mov	r2, r8
 8000376:	4093      	lsls	r3, r2
 8000378:	9300      	str	r3, [sp, #0]
 800037a:	e028      	b.n	80003ce <__udivmoddi4+0xca>
 800037c:	4282      	cmp	r2, r0
 800037e:	d9cf      	bls.n	8000320 <__udivmoddi4+0x1c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <__udivmoddi4+0x8e>
 800038e:	601c      	str	r4, [r3, #0]
 8000390:	605d      	str	r5, [r3, #4]
 8000392:	9800      	ldr	r0, [sp, #0]
 8000394:	9901      	ldr	r1, [sp, #4]
 8000396:	b003      	add	sp, #12
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	46bb      	mov	fp, r7
 800039c:	46b2      	mov	sl, r6
 800039e:	46a9      	mov	r9, r5
 80003a0:	46a0      	mov	r8, r4
 80003a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003a4:	4642      	mov	r2, r8
 80003a6:	2320      	movs	r3, #32
 80003a8:	1a9b      	subs	r3, r3, r2
 80003aa:	4652      	mov	r2, sl
 80003ac:	40da      	lsrs	r2, r3
 80003ae:	4641      	mov	r1, r8
 80003b0:	0013      	movs	r3, r2
 80003b2:	464a      	mov	r2, r9
 80003b4:	408a      	lsls	r2, r1
 80003b6:	0017      	movs	r7, r2
 80003b8:	4642      	mov	r2, r8
 80003ba:	431f      	orrs	r7, r3
 80003bc:	4653      	mov	r3, sl
 80003be:	4093      	lsls	r3, r2
 80003c0:	001e      	movs	r6, r3
 80003c2:	42af      	cmp	r7, r5
 80003c4:	d9c4      	bls.n	8000350 <__udivmoddi4+0x4c>
 80003c6:	2200      	movs	r2, #0
 80003c8:	2300      	movs	r3, #0
 80003ca:	9200      	str	r2, [sp, #0]
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	4643      	mov	r3, r8
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0d9      	beq.n	8000388 <__udivmoddi4+0x84>
 80003d4:	07fb      	lsls	r3, r7, #31
 80003d6:	0872      	lsrs	r2, r6, #1
 80003d8:	431a      	orrs	r2, r3
 80003da:	4646      	mov	r6, r8
 80003dc:	087b      	lsrs	r3, r7, #1
 80003de:	e00e      	b.n	80003fe <__udivmoddi4+0xfa>
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d101      	bne.n	80003e8 <__udivmoddi4+0xe4>
 80003e4:	42a2      	cmp	r2, r4
 80003e6:	d80c      	bhi.n	8000402 <__udivmoddi4+0xfe>
 80003e8:	1aa4      	subs	r4, r4, r2
 80003ea:	419d      	sbcs	r5, r3
 80003ec:	2001      	movs	r0, #1
 80003ee:	1924      	adds	r4, r4, r4
 80003f0:	416d      	adcs	r5, r5
 80003f2:	2100      	movs	r1, #0
 80003f4:	3e01      	subs	r6, #1
 80003f6:	1824      	adds	r4, r4, r0
 80003f8:	414d      	adcs	r5, r1
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d006      	beq.n	800040c <__udivmoddi4+0x108>
 80003fe:	42ab      	cmp	r3, r5
 8000400:	d9ee      	bls.n	80003e0 <__udivmoddi4+0xdc>
 8000402:	3e01      	subs	r6, #1
 8000404:	1924      	adds	r4, r4, r4
 8000406:	416d      	adcs	r5, r5
 8000408:	2e00      	cmp	r6, #0
 800040a:	d1f8      	bne.n	80003fe <__udivmoddi4+0xfa>
 800040c:	9800      	ldr	r0, [sp, #0]
 800040e:	9901      	ldr	r1, [sp, #4]
 8000410:	465b      	mov	r3, fp
 8000412:	1900      	adds	r0, r0, r4
 8000414:	4169      	adcs	r1, r5
 8000416:	2b00      	cmp	r3, #0
 8000418:	db24      	blt.n	8000464 <__udivmoddi4+0x160>
 800041a:	002b      	movs	r3, r5
 800041c:	465a      	mov	r2, fp
 800041e:	4644      	mov	r4, r8
 8000420:	40d3      	lsrs	r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	40e2      	lsrs	r2, r4
 8000426:	001c      	movs	r4, r3
 8000428:	465b      	mov	r3, fp
 800042a:	0015      	movs	r5, r2
 800042c:	2b00      	cmp	r3, #0
 800042e:	db2a      	blt.n	8000486 <__udivmoddi4+0x182>
 8000430:	0026      	movs	r6, r4
 8000432:	409e      	lsls	r6, r3
 8000434:	0033      	movs	r3, r6
 8000436:	0026      	movs	r6, r4
 8000438:	4647      	mov	r7, r8
 800043a:	40be      	lsls	r6, r7
 800043c:	0032      	movs	r2, r6
 800043e:	1a80      	subs	r0, r0, r2
 8000440:	4199      	sbcs	r1, r3
 8000442:	9000      	str	r0, [sp, #0]
 8000444:	9101      	str	r1, [sp, #4]
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x84>
 8000448:	42a3      	cmp	r3, r4
 800044a:	d8bc      	bhi.n	80003c6 <__udivmoddi4+0xc2>
 800044c:	e783      	b.n	8000356 <__udivmoddi4+0x52>
 800044e:	4642      	mov	r2, r8
 8000450:	2320      	movs	r3, #32
 8000452:	2100      	movs	r1, #0
 8000454:	1a9b      	subs	r3, r3, r2
 8000456:	2200      	movs	r2, #0
 8000458:	9100      	str	r1, [sp, #0]
 800045a:	9201      	str	r2, [sp, #4]
 800045c:	2201      	movs	r2, #1
 800045e:	40da      	lsrs	r2, r3
 8000460:	9201      	str	r2, [sp, #4]
 8000462:	e786      	b.n	8000372 <__udivmoddi4+0x6e>
 8000464:	4642      	mov	r2, r8
 8000466:	2320      	movs	r3, #32
 8000468:	1a9b      	subs	r3, r3, r2
 800046a:	002a      	movs	r2, r5
 800046c:	4646      	mov	r6, r8
 800046e:	409a      	lsls	r2, r3
 8000470:	0023      	movs	r3, r4
 8000472:	40f3      	lsrs	r3, r6
 8000474:	4644      	mov	r4, r8
 8000476:	4313      	orrs	r3, r2
 8000478:	002a      	movs	r2, r5
 800047a:	40e2      	lsrs	r2, r4
 800047c:	001c      	movs	r4, r3
 800047e:	465b      	mov	r3, fp
 8000480:	0015      	movs	r5, r2
 8000482:	2b00      	cmp	r3, #0
 8000484:	dad4      	bge.n	8000430 <__udivmoddi4+0x12c>
 8000486:	4642      	mov	r2, r8
 8000488:	002f      	movs	r7, r5
 800048a:	2320      	movs	r3, #32
 800048c:	0026      	movs	r6, r4
 800048e:	4097      	lsls	r7, r2
 8000490:	1a9b      	subs	r3, r3, r2
 8000492:	40de      	lsrs	r6, r3
 8000494:	003b      	movs	r3, r7
 8000496:	4333      	orrs	r3, r6
 8000498:	e7cd      	b.n	8000436 <__udivmoddi4+0x132>
 800049a:	46c0      	nop			; (mov r8, r8)

0800049c <__gnu_ldivmod_helper>:
 800049c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049e:	46ce      	mov	lr, r9
 80004a0:	4647      	mov	r7, r8
 80004a2:	b580      	push	{r7, lr}
 80004a4:	4691      	mov	r9, r2
 80004a6:	4698      	mov	r8, r3
 80004a8:	0004      	movs	r4, r0
 80004aa:	000d      	movs	r5, r1
 80004ac:	f000 f83e 	bl	800052c <__divdi3>
 80004b0:	0007      	movs	r7, r0
 80004b2:	000e      	movs	r6, r1
 80004b4:	0002      	movs	r2, r0
 80004b6:	000b      	movs	r3, r1
 80004b8:	4648      	mov	r0, r9
 80004ba:	4641      	mov	r1, r8
 80004bc:	f7ff fef4 	bl	80002a8 <__aeabi_lmul>
 80004c0:	1a24      	subs	r4, r4, r0
 80004c2:	418d      	sbcs	r5, r1
 80004c4:	9b08      	ldr	r3, [sp, #32]
 80004c6:	0038      	movs	r0, r7
 80004c8:	0031      	movs	r1, r6
 80004ca:	601c      	str	r4, [r3, #0]
 80004cc:	605d      	str	r5, [r3, #4]
 80004ce:	bcc0      	pop	{r6, r7}
 80004d0:	46b9      	mov	r9, r7
 80004d2:	46b0      	mov	r8, r6
 80004d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)

080004d8 <__clzsi2>:
 80004d8:	211c      	movs	r1, #28
 80004da:	2301      	movs	r3, #1
 80004dc:	041b      	lsls	r3, r3, #16
 80004de:	4298      	cmp	r0, r3
 80004e0:	d301      	bcc.n	80004e6 <__clzsi2+0xe>
 80004e2:	0c00      	lsrs	r0, r0, #16
 80004e4:	3910      	subs	r1, #16
 80004e6:	0a1b      	lsrs	r3, r3, #8
 80004e8:	4298      	cmp	r0, r3
 80004ea:	d301      	bcc.n	80004f0 <__clzsi2+0x18>
 80004ec:	0a00      	lsrs	r0, r0, #8
 80004ee:	3908      	subs	r1, #8
 80004f0:	091b      	lsrs	r3, r3, #4
 80004f2:	4298      	cmp	r0, r3
 80004f4:	d301      	bcc.n	80004fa <__clzsi2+0x22>
 80004f6:	0900      	lsrs	r0, r0, #4
 80004f8:	3904      	subs	r1, #4
 80004fa:	a202      	add	r2, pc, #8	; (adr r2, 8000504 <__clzsi2+0x2c>)
 80004fc:	5c10      	ldrb	r0, [r2, r0]
 80004fe:	1840      	adds	r0, r0, r1
 8000500:	4770      	bx	lr
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	02020304 	.word	0x02020304
 8000508:	01010101 	.word	0x01010101
	...

08000514 <__clzdi2>:
 8000514:	b510      	push	{r4, lr}
 8000516:	2900      	cmp	r1, #0
 8000518:	d103      	bne.n	8000522 <__clzdi2+0xe>
 800051a:	f7ff ffdd 	bl	80004d8 <__clzsi2>
 800051e:	3020      	adds	r0, #32
 8000520:	e002      	b.n	8000528 <__clzdi2+0x14>
 8000522:	0008      	movs	r0, r1
 8000524:	f7ff ffd8 	bl	80004d8 <__clzsi2>
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			; (mov r8, r8)

0800052c <__divdi3>:
 800052c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800052e:	4657      	mov	r7, sl
 8000530:	464e      	mov	r6, r9
 8000532:	4645      	mov	r5, r8
 8000534:	46de      	mov	lr, fp
 8000536:	b5e0      	push	{r5, r6, r7, lr}
 8000538:	000f      	movs	r7, r1
 800053a:	0019      	movs	r1, r3
 800053c:	2300      	movs	r3, #0
 800053e:	0006      	movs	r6, r0
 8000540:	4698      	mov	r8, r3
 8000542:	0010      	movs	r0, r2
 8000544:	b083      	sub	sp, #12
 8000546:	2f00      	cmp	r7, #0
 8000548:	da07      	bge.n	800055a <__divdi3+0x2e>
 800054a:	0033      	movs	r3, r6
 800054c:	003c      	movs	r4, r7
 800054e:	2700      	movs	r7, #0
 8000550:	425e      	negs	r6, r3
 8000552:	41a7      	sbcs	r7, r4
 8000554:	2301      	movs	r3, #1
 8000556:	425b      	negs	r3, r3
 8000558:	4698      	mov	r8, r3
 800055a:	2900      	cmp	r1, #0
 800055c:	da07      	bge.n	800056e <__divdi3+0x42>
 800055e:	4643      	mov	r3, r8
 8000560:	43db      	mvns	r3, r3
 8000562:	000c      	movs	r4, r1
 8000564:	4698      	mov	r8, r3
 8000566:	0003      	movs	r3, r0
 8000568:	2100      	movs	r1, #0
 800056a:	4258      	negs	r0, r3
 800056c:	41a1      	sbcs	r1, r4
 800056e:	0034      	movs	r4, r6
 8000570:	003d      	movs	r5, r7
 8000572:	4682      	mov	sl, r0
 8000574:	4689      	mov	r9, r1
 8000576:	42b9      	cmp	r1, r7
 8000578:	d86a      	bhi.n	8000650 <__divdi3+0x124>
 800057a:	d067      	beq.n	800064c <__divdi3+0x120>
 800057c:	4649      	mov	r1, r9
 800057e:	4650      	mov	r0, sl
 8000580:	f7ff ffc8 	bl	8000514 <__clzdi2>
 8000584:	4683      	mov	fp, r0
 8000586:	0039      	movs	r1, r7
 8000588:	0030      	movs	r0, r6
 800058a:	f7ff ffc3 	bl	8000514 <__clzdi2>
 800058e:	465b      	mov	r3, fp
 8000590:	1a1b      	subs	r3, r3, r0
 8000592:	469c      	mov	ip, r3
 8000594:	3b20      	subs	r3, #32
 8000596:	469b      	mov	fp, r3
 8000598:	d46b      	bmi.n	8000672 <__divdi3+0x146>
 800059a:	4658      	mov	r0, fp
 800059c:	4651      	mov	r1, sl
 800059e:	4081      	lsls	r1, r0
 80005a0:	4660      	mov	r0, ip
 80005a2:	000b      	movs	r3, r1
 80005a4:	4651      	mov	r1, sl
 80005a6:	4081      	lsls	r1, r0
 80005a8:	000a      	movs	r2, r1
 80005aa:	42bb      	cmp	r3, r7
 80005ac:	d900      	bls.n	80005b0 <__divdi3+0x84>
 80005ae:	e072      	b.n	8000696 <__divdi3+0x16a>
 80005b0:	42bb      	cmp	r3, r7
 80005b2:	d100      	bne.n	80005b6 <__divdi3+0x8a>
 80005b4:	e079      	b.n	80006aa <__divdi3+0x17e>
 80005b6:	0034      	movs	r4, r6
 80005b8:	003d      	movs	r5, r7
 80005ba:	4659      	mov	r1, fp
 80005bc:	1aa4      	subs	r4, r4, r2
 80005be:	419d      	sbcs	r5, r3
 80005c0:	2900      	cmp	r1, #0
 80005c2:	da00      	bge.n	80005c6 <__divdi3+0x9a>
 80005c4:	e074      	b.n	80006b0 <__divdi3+0x184>
 80005c6:	2100      	movs	r1, #0
 80005c8:	2000      	movs	r0, #0
 80005ca:	2601      	movs	r6, #1
 80005cc:	9000      	str	r0, [sp, #0]
 80005ce:	9101      	str	r1, [sp, #4]
 80005d0:	4659      	mov	r1, fp
 80005d2:	408e      	lsls	r6, r1
 80005d4:	9601      	str	r6, [sp, #4]
 80005d6:	4661      	mov	r1, ip
 80005d8:	2601      	movs	r6, #1
 80005da:	408e      	lsls	r6, r1
 80005dc:	4661      	mov	r1, ip
 80005de:	9600      	str	r6, [sp, #0]
 80005e0:	2900      	cmp	r1, #0
 80005e2:	d05f      	beq.n	80006a4 <__divdi3+0x178>
 80005e4:	07d9      	lsls	r1, r3, #31
 80005e6:	0856      	lsrs	r6, r2, #1
 80005e8:	430e      	orrs	r6, r1
 80005ea:	085f      	lsrs	r7, r3, #1
 80005ec:	4661      	mov	r1, ip
 80005ee:	2201      	movs	r2, #1
 80005f0:	2300      	movs	r3, #0
 80005f2:	e00c      	b.n	800060e <__divdi3+0xe2>
 80005f4:	42af      	cmp	r7, r5
 80005f6:	d101      	bne.n	80005fc <__divdi3+0xd0>
 80005f8:	42a6      	cmp	r6, r4
 80005fa:	d80a      	bhi.n	8000612 <__divdi3+0xe6>
 80005fc:	1ba4      	subs	r4, r4, r6
 80005fe:	41bd      	sbcs	r5, r7
 8000600:	1924      	adds	r4, r4, r4
 8000602:	416d      	adcs	r5, r5
 8000604:	3901      	subs	r1, #1
 8000606:	18a4      	adds	r4, r4, r2
 8000608:	415d      	adcs	r5, r3
 800060a:	2900      	cmp	r1, #0
 800060c:	d006      	beq.n	800061c <__divdi3+0xf0>
 800060e:	42af      	cmp	r7, r5
 8000610:	d9f0      	bls.n	80005f4 <__divdi3+0xc8>
 8000612:	3901      	subs	r1, #1
 8000614:	1924      	adds	r4, r4, r4
 8000616:	416d      	adcs	r5, r5
 8000618:	2900      	cmp	r1, #0
 800061a:	d1f8      	bne.n	800060e <__divdi3+0xe2>
 800061c:	9800      	ldr	r0, [sp, #0]
 800061e:	9901      	ldr	r1, [sp, #4]
 8000620:	465b      	mov	r3, fp
 8000622:	1900      	adds	r0, r0, r4
 8000624:	4169      	adcs	r1, r5
 8000626:	2b00      	cmp	r3, #0
 8000628:	db4d      	blt.n	80006c6 <__divdi3+0x19a>
 800062a:	002e      	movs	r6, r5
 800062c:	002c      	movs	r4, r5
 800062e:	40de      	lsrs	r6, r3
 8000630:	4663      	mov	r3, ip
 8000632:	40dc      	lsrs	r4, r3
 8000634:	465b      	mov	r3, fp
 8000636:	2b00      	cmp	r3, #0
 8000638:	db55      	blt.n	80006e6 <__divdi3+0x1ba>
 800063a:	0034      	movs	r4, r6
 800063c:	409c      	lsls	r4, r3
 800063e:	0023      	movs	r3, r4
 8000640:	4664      	mov	r4, ip
 8000642:	40a6      	lsls	r6, r4
 8000644:	0032      	movs	r2, r6
 8000646:	1a80      	subs	r0, r0, r2
 8000648:	4199      	sbcs	r1, r3
 800064a:	e003      	b.n	8000654 <__divdi3+0x128>
 800064c:	42b0      	cmp	r0, r6
 800064e:	d995      	bls.n	800057c <__divdi3+0x50>
 8000650:	2000      	movs	r0, #0
 8000652:	2100      	movs	r1, #0
 8000654:	4643      	mov	r3, r8
 8000656:	2b00      	cmp	r3, #0
 8000658:	d004      	beq.n	8000664 <__divdi3+0x138>
 800065a:	0003      	movs	r3, r0
 800065c:	000c      	movs	r4, r1
 800065e:	2100      	movs	r1, #0
 8000660:	4258      	negs	r0, r3
 8000662:	41a1      	sbcs	r1, r4
 8000664:	b003      	add	sp, #12
 8000666:	bcf0      	pop	{r4, r5, r6, r7}
 8000668:	46bb      	mov	fp, r7
 800066a:	46b2      	mov	sl, r6
 800066c:	46a9      	mov	r9, r5
 800066e:	46a0      	mov	r8, r4
 8000670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000672:	4662      	mov	r2, ip
 8000674:	4648      	mov	r0, r9
 8000676:	2320      	movs	r3, #32
 8000678:	4651      	mov	r1, sl
 800067a:	4090      	lsls	r0, r2
 800067c:	1a9b      	subs	r3, r3, r2
 800067e:	40d9      	lsrs	r1, r3
 8000680:	0003      	movs	r3, r0
 8000682:	9100      	str	r1, [sp, #0]
 8000684:	9900      	ldr	r1, [sp, #0]
 8000686:	4660      	mov	r0, ip
 8000688:	430b      	orrs	r3, r1
 800068a:	4651      	mov	r1, sl
 800068c:	4081      	lsls	r1, r0
 800068e:	000a      	movs	r2, r1
 8000690:	42bb      	cmp	r3, r7
 8000692:	d800      	bhi.n	8000696 <__divdi3+0x16a>
 8000694:	e78c      	b.n	80005b0 <__divdi3+0x84>
 8000696:	2100      	movs	r1, #0
 8000698:	2000      	movs	r0, #0
 800069a:	9000      	str	r0, [sp, #0]
 800069c:	9101      	str	r1, [sp, #4]
 800069e:	4661      	mov	r1, ip
 80006a0:	2900      	cmp	r1, #0
 80006a2:	d19f      	bne.n	80005e4 <__divdi3+0xb8>
 80006a4:	9800      	ldr	r0, [sp, #0]
 80006a6:	9901      	ldr	r1, [sp, #4]
 80006a8:	e7d4      	b.n	8000654 <__divdi3+0x128>
 80006aa:	42b1      	cmp	r1, r6
 80006ac:	d8f3      	bhi.n	8000696 <__divdi3+0x16a>
 80006ae:	e782      	b.n	80005b6 <__divdi3+0x8a>
 80006b0:	4661      	mov	r1, ip
 80006b2:	2620      	movs	r6, #32
 80006b4:	2701      	movs	r7, #1
 80006b6:	1a76      	subs	r6, r6, r1
 80006b8:	2000      	movs	r0, #0
 80006ba:	2100      	movs	r1, #0
 80006bc:	40f7      	lsrs	r7, r6
 80006be:	9000      	str	r0, [sp, #0]
 80006c0:	9101      	str	r1, [sp, #4]
 80006c2:	9701      	str	r7, [sp, #4]
 80006c4:	e787      	b.n	80005d6 <__divdi3+0xaa>
 80006c6:	4662      	mov	r2, ip
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	002a      	movs	r2, r5
 80006ce:	409a      	lsls	r2, r3
 80006d0:	0026      	movs	r6, r4
 80006d2:	0013      	movs	r3, r2
 80006d4:	4662      	mov	r2, ip
 80006d6:	40d6      	lsrs	r6, r2
 80006d8:	002c      	movs	r4, r5
 80006da:	431e      	orrs	r6, r3
 80006dc:	4663      	mov	r3, ip
 80006de:	40dc      	lsrs	r4, r3
 80006e0:	465b      	mov	r3, fp
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	daa9      	bge.n	800063a <__divdi3+0x10e>
 80006e6:	4662      	mov	r2, ip
 80006e8:	2320      	movs	r3, #32
 80006ea:	0035      	movs	r5, r6
 80006ec:	4094      	lsls	r4, r2
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	40dd      	lsrs	r5, r3
 80006f2:	0023      	movs	r3, r4
 80006f4:	432b      	orrs	r3, r5
 80006f6:	e7a3      	b.n	8000640 <__divdi3+0x114>

080006f8 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2203      	movs	r2, #3
 8000704:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_16;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2204      	movs	r2, #4
 800070a:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_ULTRA_HIGH_RES;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2205      	movs	r2, #5
 8000710:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_ULTRA_HIGH_RES;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2205      	movs	r2, #5
 8000716:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2203      	movs	r2, #3
 800071c:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_62;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2201      	movs	r2, #1
 8000722:	715a      	strb	r2, [r3, #5]
}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b002      	add	sp, #8
 800072a:	bd80      	pop	{r7, pc}

0800072c <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b08b      	sub	sp, #44	; 0x2c
 8000730:	af04      	add	r7, sp, #16
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	607a      	str	r2, [r7, #4]
 8000736:	240b      	movs	r4, #11
 8000738:	193b      	adds	r3, r7, r4
 800073a:	1c0a      	adds	r2, r1, #0
 800073c:	701a      	strb	r2, [r3, #0]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000742:	2116      	movs	r1, #22
 8000744:	187a      	adds	r2, r7, r1
 8000746:	18db      	adds	r3, r3, r3
 8000748:	8013      	strh	r3, [r2, #0]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800074e:	193b      	adds	r3, r7, r4
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b29a      	uxth	r2, r3
 8000754:	187b      	adds	r3, r7, r1
 8000756:	8819      	ldrh	r1, [r3, #0]
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <read_register16+0x6c>)
 800075a:	9302      	str	r3, [sp, #8]
 800075c:	2302      	movs	r3, #2
 800075e:	9301      	str	r3, [sp, #4]
 8000760:	2414      	movs	r4, #20
 8000762:	193b      	adds	r3, r7, r4
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	2301      	movs	r3, #1
 8000768:	f001 fcec 	bl	8002144 <HAL_I2C_Mem_Read>
 800076c:	1e03      	subs	r3, r0, #0
 800076e:	d10e      	bne.n	800078e <read_register16+0x62>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8000770:	0021      	movs	r1, r4
 8000772:	187b      	adds	r3, r7, r1
 8000774:	785b      	ldrb	r3, [r3, #1]
 8000776:	021b      	lsls	r3, r3, #8
 8000778:	b21a      	sxth	r2, r3
 800077a:	187b      	adds	r3, r7, r1
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b21b      	sxth	r3, r3
 8000780:	4313      	orrs	r3, r2
 8000782:	b21b      	sxth	r3, r3
 8000784:	b29a      	uxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	801a      	strh	r2, [r3, #0]
		return true;
 800078a:	2301      	movs	r3, #1
 800078c:	e000      	b.n	8000790 <read_register16+0x64>
	} else
		return false;
 800078e:	2300      	movs	r3, #0

}
 8000790:	0018      	movs	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	b007      	add	sp, #28
 8000796:	bd90      	pop	{r4, r7, pc}
 8000798:	00001388 	.word	0x00001388

0800079c <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 800079c:	b5b0      	push	{r4, r5, r7, lr}
 800079e:	b08a      	sub	sp, #40	; 0x28
 80007a0:	af04      	add	r7, sp, #16
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	0008      	movs	r0, r1
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	0019      	movs	r1, r3
 80007aa:	240b      	movs	r4, #11
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	1c02      	adds	r2, r0, #0
 80007b0:	701a      	strb	r2, [r3, #0]
 80007b2:	250a      	movs	r5, #10
 80007b4:	197b      	adds	r3, r7, r5
 80007b6:	1c0a      	adds	r2, r1, #0
 80007b8:	701a      	strb	r2, [r3, #0]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80007be:	2116      	movs	r1, #22
 80007c0:	187a      	adds	r2, r7, r1
 80007c2:	18db      	adds	r3, r3, r3
 80007c4:	8013      	strh	r3, [r2, #0]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	b29c      	uxth	r4, r3
 80007d0:	197b      	adds	r3, r7, r5
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b29b      	uxth	r3, r3
 80007d6:	187a      	adds	r2, r7, r1
 80007d8:	8811      	ldrh	r1, [r2, #0]
 80007da:	4a09      	ldr	r2, [pc, #36]	; (8000800 <read_data+0x64>)
 80007dc:	9202      	str	r2, [sp, #8]
 80007de:	9301      	str	r3, [sp, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	2301      	movs	r3, #1
 80007e6:	0022      	movs	r2, r4
 80007e8:	f001 fcac 	bl	8002144 <HAL_I2C_Mem_Read>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d101      	bne.n	80007f4 <read_data+0x58>
		return 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	e000      	b.n	80007f6 <read_data+0x5a>
	else
		return 1;
 80007f4:	2301      	movs	r3, #1

}
 80007f6:	0018      	movs	r0, r3
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b006      	add	sp, #24
 80007fc:	bdb0      	pop	{r4, r5, r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	00001388 	.word	0x00001388

08000804 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2188      	movs	r1, #136	; 0x88
 8000812:	0018      	movs	r0, r3
 8000814:	f7ff ff8a 	bl	800072c <read_register16>
 8000818:	1e03      	subs	r3, r0, #0
 800081a:	d100      	bne.n	800081e <read_calibration_data+0x1a>
 800081c:	e06d      	b.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	1c9a      	adds	r2, r3, #2
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	218a      	movs	r1, #138	; 0x8a
 8000826:	0018      	movs	r0, r3
 8000828:	f7ff ff80 	bl	800072c <read_register16>
 800082c:	1e03      	subs	r3, r0, #0
 800082e:	d100      	bne.n	8000832 <read_calibration_data+0x2e>
 8000830:	e063      	b.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	1d1a      	adds	r2, r3, #4
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	218c      	movs	r1, #140	; 0x8c
 800083a:	0018      	movs	r0, r3
 800083c:	f7ff ff76 	bl	800072c <read_register16>
 8000840:	1e03      	subs	r3, r0, #0
 8000842:	d05a      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	1d9a      	adds	r2, r3, #6
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	218e      	movs	r1, #142	; 0x8e
 800084c:	0018      	movs	r0, r3
 800084e:	f7ff ff6d 	bl	800072c <read_register16>
 8000852:	1e03      	subs	r3, r0, #0
 8000854:	d051      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3308      	adds	r3, #8
 800085a:	001a      	movs	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2190      	movs	r1, #144	; 0x90
 8000860:	0018      	movs	r0, r3
 8000862:	f7ff ff63 	bl	800072c <read_register16>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d047      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	330a      	adds	r3, #10
 800086e:	001a      	movs	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2192      	movs	r1, #146	; 0x92
 8000874:	0018      	movs	r0, r3
 8000876:	f7ff ff59 	bl	800072c <read_register16>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d03d      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	330c      	adds	r3, #12
 8000882:	001a      	movs	r2, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2194      	movs	r1, #148	; 0x94
 8000888:	0018      	movs	r0, r3
 800088a:	f7ff ff4f 	bl	800072c <read_register16>
 800088e:	1e03      	subs	r3, r0, #0
 8000890:	d033      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	330e      	adds	r3, #14
 8000896:	001a      	movs	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2196      	movs	r1, #150	; 0x96
 800089c:	0018      	movs	r0, r3
 800089e:	f7ff ff45 	bl	800072c <read_register16>
 80008a2:	1e03      	subs	r3, r0, #0
 80008a4:	d029      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	3310      	adds	r3, #16
 80008aa:	001a      	movs	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2198      	movs	r1, #152	; 0x98
 80008b0:	0018      	movs	r0, r3
 80008b2:	f7ff ff3b 	bl	800072c <read_register16>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d01f      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	3312      	adds	r3, #18
 80008be:	001a      	movs	r2, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	219a      	movs	r1, #154	; 0x9a
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff ff31 	bl	800072c <read_register16>
 80008ca:	1e03      	subs	r3, r0, #0
 80008cc:	d015      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3314      	adds	r3, #20
 80008d2:	001a      	movs	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	219c      	movs	r1, #156	; 0x9c
 80008d8:	0018      	movs	r0, r3
 80008da:	f7ff ff27 	bl	800072c <read_register16>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d00b      	beq.n	80008fa <read_calibration_data+0xf6>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	3316      	adds	r3, #22
 80008e6:	001a      	movs	r2, r3
			&& read_register16(dev, 0x9e,
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	219e      	movs	r1, #158	; 0x9e
 80008ec:	0018      	movs	r0, r3
 80008ee:	f7ff ff1d 	bl	800072c <read_register16>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <read_calibration_data+0xf6>

		return true;
 80008f6:	2301      	movs	r3, #1
 80008f8:	e000      	b.n	80008fc <read_calibration_data+0xf8>
	}

	return false;
 80008fa:	2300      	movs	r3, #0
}
 80008fc:	0018      	movs	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	b002      	add	sp, #8
 8000902:	bd80      	pop	{r7, pc}

08000904 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3318      	adds	r3, #24
 8000910:	001a      	movs	r2, r3
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	2301      	movs	r3, #1
 8000916:	21a1      	movs	r1, #161	; 0xa1
 8000918:	f7ff ff40 	bl	800079c <read_data>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d14b      	bne.n	80009b8 <read_hum_calibration_data+0xb4>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	331a      	adds	r3, #26
 8000924:	001a      	movs	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	21e1      	movs	r1, #225	; 0xe1
 800092a:	0018      	movs	r0, r3
 800092c:	f7ff fefe 	bl	800072c <read_register16>
 8000930:	1e03      	subs	r3, r0, #0
 8000932:	d041      	beq.n	80009b8 <read_hum_calibration_data+0xb4>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	331c      	adds	r3, #28
 8000938:	001a      	movs	r2, r3
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	2301      	movs	r3, #1
 800093e:	21e3      	movs	r1, #227	; 0xe3
 8000940:	f7ff ff2c 	bl	800079c <read_data>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d137      	bne.n	80009b8 <read_hum_calibration_data+0xb4>
			&& read_register16(dev, 0xe4, &h4)
 8000948:	240e      	movs	r4, #14
 800094a:	193a      	adds	r2, r7, r4
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	21e4      	movs	r1, #228	; 0xe4
 8000950:	0018      	movs	r0, r3
 8000952:	f7ff feeb 	bl	800072c <read_register16>
 8000956:	1e03      	subs	r3, r0, #0
 8000958:	d02e      	beq.n	80009b8 <read_hum_calibration_data+0xb4>
			&& read_register16(dev, 0xe5, &h5)
 800095a:	250c      	movs	r5, #12
 800095c:	197a      	adds	r2, r7, r5
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	21e5      	movs	r1, #229	; 0xe5
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff fee2 	bl	800072c <read_register16>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d025      	beq.n	80009b8 <read_hum_calibration_data+0xb4>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3322      	adds	r3, #34	; 0x22
 8000970:	001a      	movs	r2, r3
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	2301      	movs	r3, #1
 8000976:	21e7      	movs	r1, #231	; 0xe7
 8000978:	f7ff ff10 	bl	800079c <read_data>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d11b      	bne.n	80009b8 <read_hum_calibration_data+0xb4>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8000980:	193b      	adds	r3, r7, r4
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	011b      	lsls	r3, r3, #4
 8000986:	b21a      	sxth	r2, r3
 8000988:	23ff      	movs	r3, #255	; 0xff
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	4013      	ands	r3, r2
 800098e:	b21a      	sxth	r2, r3
 8000990:	193b      	adds	r3, r7, r4
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	121b      	asrs	r3, r3, #8
 8000996:	b21b      	sxth	r3, r3
 8000998:	210f      	movs	r1, #15
 800099a:	400b      	ands	r3, r1
 800099c:	b21b      	sxth	r3, r3
 800099e:	4313      	orrs	r3, r2
 80009a0:	b21a      	sxth	r2, r3
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 80009a6:	197b      	adds	r3, r7, r5
 80009a8:	881b      	ldrh	r3, [r3, #0]
 80009aa:	091b      	lsrs	r3, r3, #4
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	b21a      	sxth	r2, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	841a      	strh	r2, [r3, #32]

		return true;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e000      	b.n	80009ba <read_hum_calibration_data+0xb6>
	}

	return false;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	0018      	movs	r0, r3
 80009bc:	46bd      	mov	sp, r7
 80009be:	b004      	add	sp, #16
 80009c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080009c4 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af04      	add	r7, sp, #16
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	0008      	movs	r0, r1
 80009ce:	0011      	movs	r1, r2
 80009d0:	1cfb      	adds	r3, r7, #3
 80009d2:	1c02      	adds	r2, r0, #0
 80009d4:	701a      	strb	r2, [r3, #0]
 80009d6:	1cbb      	adds	r3, r7, #2
 80009d8:	1c0a      	adds	r2, r1, #0
 80009da:	701a      	strb	r2, [r3, #0]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80009e0:	210e      	movs	r1, #14
 80009e2:	187a      	adds	r2, r7, r1
 80009e4:	18db      	adds	r3, r3, r3
 80009e6:	8013      	strh	r3, [r2, #0]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80009ec:	1cfb      	adds	r3, r7, #3
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b29a      	uxth	r2, r3
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	8819      	ldrh	r1, [r3, #0]
 80009f6:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <write_register8+0x58>)
 80009f8:	9302      	str	r3, [sp, #8]
 80009fa:	2301      	movs	r3, #1
 80009fc:	9301      	str	r3, [sp, #4]
 80009fe:	1cbb      	adds	r3, r7, #2
 8000a00:	9300      	str	r3, [sp, #0]
 8000a02:	2301      	movs	r3, #1
 8000a04:	f001 fa70 	bl	8001ee8 <HAL_I2C_Mem_Write>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d101      	bne.n	8000a10 <write_register8+0x4c>
		return false;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	e000      	b.n	8000a12 <write_register8+0x4e>
	else
		return true;
 8000a10:	2301      	movs	r3, #1
}
 8000a12:	0018      	movs	r0, r3
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b004      	add	sp, #16
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	00002710 	.word	0x00002710

08000a20 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000a2e:	2b76      	cmp	r3, #118	; 0x76
 8000a30:	d005      	beq.n	8000a3e <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000a36:	2b77      	cmp	r3, #119	; 0x77
 8000a38:	d001      	beq.n	8000a3e <bmp280_init+0x1e>

		return false;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	e0a3      	b.n	8000b86 <bmp280_init+0x166>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	3332      	adds	r3, #50	; 0x32
 8000a42:	001a      	movs	r2, r3
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	2301      	movs	r3, #1
 8000a48:	2150      	movs	r1, #80	; 0x50
 8000a4a:	f7ff fea7 	bl	800079c <read_data>
 8000a4e:	1e03      	subs	r3, r0, #0
 8000a50:	d001      	beq.n	8000a56 <bmp280_init+0x36>
		return false;
 8000a52:	2300      	movs	r3, #0
 8000a54:	e097      	b.n	8000b86 <bmp280_init+0x166>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2232      	movs	r2, #50	; 0x32
 8000a5a:	5c9b      	ldrb	r3, [r3, r2]
 8000a5c:	2b58      	cmp	r3, #88	; 0x58
 8000a5e:	d006      	beq.n	8000a6e <bmp280_init+0x4e>
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2232      	movs	r2, #50	; 0x32
 8000a64:	5c9b      	ldrb	r3, [r3, r2]
 8000a66:	2b60      	cmp	r3, #96	; 0x60
 8000a68:	d001      	beq.n	8000a6e <bmp280_init+0x4e>

		return false;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e08b      	b.n	8000b86 <bmp280_init+0x166>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	22b6      	movs	r2, #182	; 0xb6
 8000a72:	21e0      	movs	r1, #224	; 0xe0
 8000a74:	0018      	movs	r0, r3
 8000a76:	f7ff ffa5 	bl	80009c4 <write_register8>
 8000a7a:	1e03      	subs	r3, r0, #0
 8000a7c:	d001      	beq.n	8000a82 <bmp280_init+0x62>
		return false;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e081      	b.n	8000b86 <bmp280_init+0x166>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8000a82:	240c      	movs	r4, #12
 8000a84:	193a      	adds	r2, r7, r4
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	2301      	movs	r3, #1
 8000a8a:	21f3      	movs	r1, #243	; 0xf3
 8000a8c:	f7ff fe86 	bl	800079c <read_data>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d1f6      	bne.n	8000a82 <bmp280_init+0x62>
				&& (status & 1) == 0)
 8000a94:	193b      	adds	r3, r7, r4
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	001a      	movs	r2, r3
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	d1f0      	bne.n	8000a82 <bmp280_init+0x62>
			break;
	}

	if (!read_calibration_data(dev)) {
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f7ff feae 	bl	8000804 <read_calibration_data>
 8000aa8:	0003      	movs	r3, r0
 8000aaa:	001a      	movs	r2, r3
 8000aac:	2301      	movs	r3, #1
 8000aae:	4053      	eors	r3, r2
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d100      	bne.n	8000ab8 <bmp280_init+0x98>
 8000ab6:	e001      	b.n	8000abc <bmp280_init+0x9c>
		return false;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	e064      	b.n	8000b86 <bmp280_init+0x166>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2232      	movs	r2, #50	; 0x32
 8000ac0:	5c9b      	ldrb	r3, [r3, r2]
 8000ac2:	2b60      	cmp	r3, #96	; 0x60
 8000ac4:	d10c      	bne.n	8000ae0 <bmp280_init+0xc0>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f7ff ff1b 	bl	8000904 <read_hum_calibration_data>
 8000ace:	0003      	movs	r3, r0
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	4053      	eors	r3, r2
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <bmp280_init+0xc0>
		return false;
 8000adc:	2300      	movs	r3, #0
 8000ade:	e052      	b.n	8000b86 <bmp280_init+0x166>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	795b      	ldrb	r3, [r3, #5]
 8000ae4:	015b      	lsls	r3, r3, #5
 8000ae6:	b25a      	sxtb	r2, r3
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	785b      	ldrb	r3, [r3, #1]
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	4313      	orrs	r3, r2
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	210f      	movs	r1, #15
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	701a      	strb	r2, [r3, #0]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	781a      	ldrb	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	211f      	movs	r1, #31
 8000b02:	0018      	movs	r0, r3
 8000b04:	f7ff ff5e 	bl	80009c4 <write_register8>
 8000b08:	1e03      	subs	r3, r0, #0
 8000b0a:	d001      	beq.n	8000b10 <bmp280_init+0xf0>
		return false;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e03a      	b.n	8000b86 <bmp280_init+0x166>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d102      	bne.n	8000b1e <bmp280_init+0xfe>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	78db      	ldrb	r3, [r3, #3]
 8000b22:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 8000b24:	b25a      	sxtb	r2, r3
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	789b      	ldrb	r3, [r3, #2]
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	b25b      	sxtb	r3, r3
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	b25a      	sxtb	r2, r3
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	b25a      	sxtb	r2, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8000b3c:	230e      	movs	r3, #14
 8000b3e:	18fb      	adds	r3, r7, r3
 8000b40:	701a      	strb	r2, [r3, #0]

	if (dev->id == BME280_CHIP_ID) {
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2232      	movs	r2, #50	; 0x32
 8000b46:	5c9b      	ldrb	r3, [r3, r2]
 8000b48:	2b60      	cmp	r3, #96	; 0x60
 8000b4a:	d10f      	bne.n	8000b6c <bmp280_init+0x14c>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8000b4c:	210d      	movs	r1, #13
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	683a      	ldr	r2, [r7, #0]
 8000b52:	7912      	ldrb	r2, [r2, #4]
 8000b54:	701a      	strb	r2, [r3, #0]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	781a      	ldrb	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	21f2      	movs	r1, #242	; 0xf2
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f7ff ff30 	bl	80009c4 <write_register8>
 8000b64:	1e03      	subs	r3, r0, #0
 8000b66:	d001      	beq.n	8000b6c <bmp280_init+0x14c>
			return false;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	e00c      	b.n	8000b86 <bmp280_init+0x166>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8000b6c:	230e      	movs	r3, #14
 8000b6e:	18fb      	adds	r3, r7, r3
 8000b70:	781a      	ldrb	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	21f4      	movs	r1, #244	; 0xf4
 8000b76:	0018      	movs	r0, r3
 8000b78:	f7ff ff24 	bl	80009c4 <write_register8>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <bmp280_init+0x164>
		return false;
 8000b80:	2300      	movs	r3, #0
 8000b82:	e000      	b.n	8000b86 <bmp280_init+0x166>
	}

	return true;
 8000b84:	2301      	movs	r3, #1
}
 8000b86:	0018      	movs	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b005      	add	sp, #20
 8000b8c:	bd90      	pop	{r4, r7, pc}

08000b8e <bmp280_is_measuring>:
		return false;
	}
	return true;
}

bool bmp280_is_measuring(BMP280_HandleTypedef *dev) {
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b084      	sub	sp, #16
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
	uint8_t status;
	if (read_data(dev, BMP280_REG_STATUS, &status, 1))
 8000b96:	230f      	movs	r3, #15
 8000b98:	18fa      	adds	r2, r7, r3
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	21f3      	movs	r1, #243	; 0xf3
 8000ba0:	f7ff fdfc 	bl	800079c <read_data>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d001      	beq.n	8000bac <bmp280_is_measuring+0x1e>
		return false;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	e009      	b.n	8000bc0 <bmp280_is_measuring+0x32>
	if (status & (1 << 3)) {
 8000bac:	230f      	movs	r3, #15
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	2308      	movs	r3, #8
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	d001      	beq.n	8000bbe <bmp280_is_measuring+0x30>
		return true;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e000      	b.n	8000bc0 <bmp280_is_measuring+0x32>
	}
	return false;
 8000bbe:	2300      	movs	r3, #0
}
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	b004      	add	sp, #16
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	10da      	asrs	r2, r3, #3
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8000be0:	68fa      	ldr	r2, [r7, #12]
 8000be2:	2102      	movs	r1, #2
 8000be4:	5e52      	ldrsh	r2, [r2, r1]
 8000be6:	4353      	muls	r3, r2
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8000be8:	12db      	asrs	r3, r3, #11
 8000bea:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	111b      	asrs	r3, r3, #4
 8000bf0:	68fa      	ldr	r2, [r7, #12]
 8000bf2:	8812      	ldrh	r2, [r2, #0]
 8000bf4:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8000bf6:	68ba      	ldr	r2, [r7, #8]
 8000bf8:	1112      	asrs	r2, r2, #4
 8000bfa:	68f9      	ldr	r1, [r7, #12]
 8000bfc:	8809      	ldrh	r1, [r1, #0]
 8000bfe:	1a52      	subs	r2, r2, r1
 8000c00:	4353      	muls	r3, r2
 8000c02:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8000c04:	68fa      	ldr	r2, [r7, #12]
 8000c06:	2104      	movs	r1, #4
 8000c08:	5e52      	ldrsh	r2, [r2, r1]
 8000c0a:	4353      	muls	r3, r2
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8000c0c:	139b      	asrs	r3, r3, #14
 8000c0e:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	18d2      	adds	r2, r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	0013      	movs	r3, r2
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	189b      	adds	r3, r3, r2
 8000c24:	3380      	adds	r3, #128	; 0x80
 8000c26:	121b      	asrs	r3, r3, #8
}
 8000c28:	0018      	movs	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b006      	add	sp, #24
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8000c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c32:	b0af      	sub	sp, #188	; 0xbc
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	239c      	movs	r3, #156	; 0x9c
 8000c38:	18fe      	adds	r6, r7, r3
 8000c3a:	6030      	str	r0, [r6, #0]
 8000c3c:	2098      	movs	r0, #152	; 0x98
 8000c3e:	1838      	adds	r0, r7, r0
 8000c40:	6001      	str	r1, [r0, #0]
 8000c42:	2194      	movs	r1, #148	; 0x94
 8000c44:	1878      	adds	r0, r7, r1
 8000c46:	6002      	str	r2, [r0, #0]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8000c48:	187a      	adds	r2, r7, r1
 8000c4a:	6813      	ldr	r3, [r2, #0]
 8000c4c:	65bb      	str	r3, [r7, #88]	; 0x58
 8000c4e:	17db      	asrs	r3, r3, #31
 8000c50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000c52:	4ace      	ldr	r2, [pc, #824]	; (8000f8c <compensate_pressure+0x35c>)
 8000c54:	2301      	movs	r3, #1
 8000c56:	425b      	negs	r3, r3
 8000c58:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000c5a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000c5c:	1880      	adds	r0, r0, r2
 8000c5e:	4159      	adcs	r1, r3
 8000c60:	0002      	movs	r2, r0
 8000c62:	000b      	movs	r3, r1
 8000c64:	26b0      	movs	r6, #176	; 0xb0
 8000c66:	19b9      	adds	r1, r7, r6
 8000c68:	600a      	str	r2, [r1, #0]
 8000c6a:	604b      	str	r3, [r1, #4]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8000c6c:	19ba      	adds	r2, r7, r6
 8000c6e:	6853      	ldr	r3, [r2, #4]
 8000c70:	6812      	ldr	r2, [r2, #0]
 8000c72:	19b9      	adds	r1, r7, r6
 8000c74:	6808      	ldr	r0, [r1, #0]
 8000c76:	6849      	ldr	r1, [r1, #4]
 8000c78:	f7ff fb16 	bl	80002a8 <__aeabi_lmul>
 8000c7c:	0002      	movs	r2, r0
 8000c7e:	000b      	movs	r3, r1
 8000c80:	0010      	movs	r0, r2
 8000c82:	0019      	movs	r1, r3
 8000c84:	239c      	movs	r3, #156	; 0x9c
 8000c86:	18fa      	adds	r2, r7, r3
 8000c88:	6813      	ldr	r3, [r2, #0]
 8000c8a:	2210      	movs	r2, #16
 8000c8c:	5e9b      	ldrsh	r3, [r3, r2]
 8000c8e:	653b      	str	r3, [r7, #80]	; 0x50
 8000c90:	17db      	asrs	r3, r3, #31
 8000c92:	657b      	str	r3, [r7, #84]	; 0x54
 8000c94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000c96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000c98:	f7ff fb06 	bl	80002a8 <__aeabi_lmul>
 8000c9c:	0002      	movs	r2, r0
 8000c9e:	000b      	movs	r3, r1
 8000ca0:	21a8      	movs	r1, #168	; 0xa8
 8000ca2:	1878      	adds	r0, r7, r1
 8000ca4:	6002      	str	r2, [r0, #0]
 8000ca6:	6043      	str	r3, [r0, #4]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8000ca8:	239c      	movs	r3, #156	; 0x9c
 8000caa:	18fa      	adds	r2, r7, r3
 8000cac:	6813      	ldr	r3, [r2, #0]
 8000cae:	220e      	movs	r2, #14
 8000cb0:	5e9b      	ldrsh	r3, [r3, r2]
 8000cb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8000cb4:	17db      	asrs	r3, r3, #31
 8000cb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000cb8:	19ba      	adds	r2, r7, r6
 8000cba:	6853      	ldr	r3, [r2, #4]
 8000cbc:	6812      	ldr	r2, [r2, #0]
 8000cbe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000cc0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000cc2:	f7ff faf1 	bl	80002a8 <__aeabi_lmul>
 8000cc6:	0002      	movs	r2, r0
 8000cc8:	000b      	movs	r3, r1
 8000cca:	0bd1      	lsrs	r1, r2, #15
 8000ccc:	045d      	lsls	r5, r3, #17
 8000cce:	430d      	orrs	r5, r1
 8000cd0:	0454      	lsls	r4, r2, #17
 8000cd2:	21a8      	movs	r1, #168	; 0xa8
 8000cd4:	187a      	adds	r2, r7, r1
 8000cd6:	6853      	ldr	r3, [r2, #4]
 8000cd8:	6812      	ldr	r2, [r2, #0]
 8000cda:	1912      	adds	r2, r2, r4
 8000cdc:	416b      	adcs	r3, r5
 8000cde:	1878      	adds	r0, r7, r1
 8000ce0:	6002      	str	r2, [r0, #0]
 8000ce2:	6043      	str	r3, [r0, #4]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8000ce4:	259c      	movs	r5, #156	; 0x9c
 8000ce6:	197b      	adds	r3, r7, r5
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	220c      	movs	r2, #12
 8000cec:	5e9b      	ldrsh	r3, [r3, r2]
 8000cee:	643b      	str	r3, [r7, #64]	; 0x40
 8000cf0:	17db      	asrs	r3, r3, #31
 8000cf2:	647b      	str	r3, [r7, #68]	; 0x44
 8000cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000cf6:	00db      	lsls	r3, r3, #3
 8000cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8000cfe:	000c      	movs	r4, r1
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000d08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000d0a:	1812      	adds	r2, r2, r0
 8000d0c:	414b      	adcs	r3, r1
 8000d0e:	1939      	adds	r1, r7, r4
 8000d10:	600a      	str	r2, [r1, #0]
 8000d12:	604b      	str	r3, [r1, #4]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8000d14:	0034      	movs	r4, r6
 8000d16:	193b      	adds	r3, r7, r4
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	1939      	adds	r1, r7, r4
 8000d1e:	6808      	ldr	r0, [r1, #0]
 8000d20:	6849      	ldr	r1, [r1, #4]
 8000d22:	f7ff fac1 	bl	80002a8 <__aeabi_lmul>
 8000d26:	0002      	movs	r2, r0
 8000d28:	000b      	movs	r3, r1
 8000d2a:	0010      	movs	r0, r2
 8000d2c:	0019      	movs	r1, r3
 8000d2e:	197b      	adds	r3, r7, r5
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	220a      	movs	r2, #10
 8000d34:	5e9b      	ldrsh	r3, [r3, r2]
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
 8000d38:	17db      	asrs	r3, r3, #31
 8000d3a:	637b      	str	r3, [r7, #52]	; 0x34
 8000d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d40:	f7ff fab2 	bl	80002a8 <__aeabi_lmul>
 8000d44:	0002      	movs	r2, r0
 8000d46:	000b      	movs	r3, r1
 8000d48:	0619      	lsls	r1, r3, #24
 8000d4a:	468c      	mov	ip, r1
 8000d4c:	0a10      	lsrs	r0, r2, #8
 8000d4e:	2688      	movs	r6, #136	; 0x88
 8000d50:	19b9      	adds	r1, r7, r6
 8000d52:	6008      	str	r0, [r1, #0]
 8000d54:	19b8      	adds	r0, r7, r6
 8000d56:	6800      	ldr	r0, [r0, #0]
 8000d58:	4661      	mov	r1, ip
 8000d5a:	4308      	orrs	r0, r1
 8000d5c:	19b9      	adds	r1, r7, r6
 8000d5e:	6008      	str	r0, [r1, #0]
 8000d60:	121b      	asrs	r3, r3, #8
 8000d62:	228c      	movs	r2, #140	; 0x8c
 8000d64:	18ba      	adds	r2, r7, r2
 8000d66:	6013      	str	r3, [r2, #0]
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8000d68:	197b      	adds	r3, r7, r5
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2208      	movs	r2, #8
 8000d6e:	5e9b      	ldrsh	r3, [r3, r2]
 8000d70:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d72:	17db      	asrs	r3, r3, #31
 8000d74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d76:	193b      	adds	r3, r7, r4
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000d80:	f7ff fa92 	bl	80002a8 <__aeabi_lmul>
 8000d84:	0002      	movs	r2, r0
 8000d86:	000b      	movs	r3, r1
 8000d88:	0d11      	lsrs	r1, r2, #20
 8000d8a:	468c      	mov	ip, r1
 8000d8c:	0318      	lsls	r0, r3, #12
 8000d8e:	2184      	movs	r1, #132	; 0x84
 8000d90:	1879      	adds	r1, r7, r1
 8000d92:	6008      	str	r0, [r1, #0]
 8000d94:	2084      	movs	r0, #132	; 0x84
 8000d96:	1839      	adds	r1, r7, r0
 8000d98:	6808      	ldr	r0, [r1, #0]
 8000d9a:	4661      	mov	r1, ip
 8000d9c:	4308      	orrs	r0, r1
 8000d9e:	2184      	movs	r1, #132	; 0x84
 8000da0:	1879      	adds	r1, r7, r1
 8000da2:	6008      	str	r0, [r1, #0]
 8000da4:	0313      	lsls	r3, r2, #12
 8000da6:	2180      	movs	r1, #128	; 0x80
 8000da8:	187a      	adds	r2, r7, r1
 8000daa:	6013      	str	r3, [r2, #0]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8000dac:	19bb      	adds	r3, r7, r6
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	1879      	adds	r1, r7, r1
 8000db4:	6808      	ldr	r0, [r1, #0]
 8000db6:	6849      	ldr	r1, [r1, #4]
 8000db8:	1812      	adds	r2, r2, r0
 8000dba:	414b      	adcs	r3, r1
 8000dbc:	1939      	adds	r1, r7, r4
 8000dbe:	600a      	str	r2, [r1, #0]
 8000dc0:	604b      	str	r3, [r1, #4]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8000dc2:	193b      	adds	r3, r7, r4
 8000dc4:	6818      	ldr	r0, [r3, #0]
 8000dc6:	6859      	ldr	r1, [r3, #4]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2380      	movs	r3, #128	; 0x80
 8000dcc:	021b      	lsls	r3, r3, #8
 8000dce:	1880      	adds	r0, r0, r2
 8000dd0:	4159      	adcs	r1, r3
 8000dd2:	197b      	adds	r3, r7, r5
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	88db      	ldrh	r3, [r3, #6]
 8000dd8:	623b      	str	r3, [r7, #32]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8000dde:	6a3a      	ldr	r2, [r7, #32]
 8000de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de2:	f7ff fa61 	bl	80002a8 <__aeabi_lmul>
 8000de6:	0002      	movs	r2, r0
 8000de8:	000b      	movs	r3, r1
 8000dea:	1059      	asrs	r1, r3, #1
 8000dec:	1938      	adds	r0, r7, r4
 8000dee:	6001      	str	r1, [r0, #0]
 8000df0:	17db      	asrs	r3, r3, #31
 8000df2:	21b4      	movs	r1, #180	; 0xb4
 8000df4:	187a      	adds	r2, r7, r1
 8000df6:	6013      	str	r3, [r2, #0]

	if (var1 == 0) {
 8000df8:	193b      	adds	r3, r7, r4
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	431a      	orrs	r2, r3
 8000e02:	d101      	bne.n	8000e08 <compensate_pressure+0x1d8>
		return 0;  // avoid exception caused by division by zero
 8000e04:	2300      	movs	r3, #0
 8000e06:	e0bc      	b.n	8000f82 <compensate_pressure+0x352>
	}

	p = 1048576 - adc_press;
 8000e08:	2398      	movs	r3, #152	; 0x98
 8000e0a:	18fb      	adds	r3, r7, r3
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	035b      	lsls	r3, r3, #13
 8000e12:	1a9b      	subs	r3, r3, r2
 8000e14:	24a0      	movs	r4, #160	; 0xa0
 8000e16:	193a      	adds	r2, r7, r4
 8000e18:	6013      	str	r3, [r2, #0]
 8000e1a:	17db      	asrs	r3, r3, #31
 8000e1c:	25a4      	movs	r5, #164	; 0xa4
 8000e1e:	197a      	adds	r2, r7, r5
 8000e20:	6013      	str	r3, [r2, #0]
	p = (((p << 31) - var2) * 3125) / var1;
 8000e22:	193b      	adds	r3, r7, r4
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	105b      	asrs	r3, r3, #1
 8000e28:	61fb      	str	r3, [r7, #28]
 8000e2a:	193b      	adds	r3, r7, r4
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	07db      	lsls	r3, r3, #31
 8000e30:	61bb      	str	r3, [r7, #24]
 8000e32:	20a8      	movs	r0, #168	; 0xa8
 8000e34:	183a      	adds	r2, r7, r0
 8000e36:	6853      	ldr	r3, [r2, #4]
 8000e38:	6812      	ldr	r2, [r2, #0]
 8000e3a:	69b8      	ldr	r0, [r7, #24]
 8000e3c:	69f9      	ldr	r1, [r7, #28]
 8000e3e:	1a80      	subs	r0, r0, r2
 8000e40:	4199      	sbcs	r1, r3
 8000e42:	4a53      	ldr	r2, [pc, #332]	; (8000f90 <compensate_pressure+0x360>)
 8000e44:	2300      	movs	r3, #0
 8000e46:	f7ff fa2f 	bl	80002a8 <__aeabi_lmul>
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	000b      	movs	r3, r1
 8000e4e:	0010      	movs	r0, r2
 8000e50:	0019      	movs	r1, r3
 8000e52:	23b0      	movs	r3, #176	; 0xb0
 8000e54:	18fa      	adds	r2, r7, r3
 8000e56:	6853      	ldr	r3, [r2, #4]
 8000e58:	6812      	ldr	r2, [r2, #0]
 8000e5a:	f7ff f9e1 	bl	8000220 <__aeabi_ldivmod>
 8000e5e:	0002      	movs	r2, r0
 8000e60:	000b      	movs	r3, r1
 8000e62:	1939      	adds	r1, r7, r4
 8000e64:	600a      	str	r2, [r1, #0]
 8000e66:	604b      	str	r3, [r1, #4]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8000e68:	269c      	movs	r6, #156	; 0x9c
 8000e6a:	19ba      	adds	r2, r7, r6
 8000e6c:	6813      	ldr	r3, [r2, #0]
 8000e6e:	2216      	movs	r2, #22
 8000e70:	5e9b      	ldrsh	r3, [r3, r2]
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	17db      	asrs	r3, r3, #31
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	197a      	adds	r2, r7, r5
 8000e7a:	6813      	ldr	r3, [r2, #0]
 8000e7c:	04da      	lsls	r2, r3, #19
 8000e7e:	1939      	adds	r1, r7, r4
 8000e80:	680b      	ldr	r3, [r1, #0]
 8000e82:	0b5b      	lsrs	r3, r3, #13
 8000e84:	67bb      	str	r3, [r7, #120]	; 0x78
 8000e86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	67bb      	str	r3, [r7, #120]	; 0x78
 8000e8c:	197a      	adds	r2, r7, r5
 8000e8e:	6813      	ldr	r3, [r2, #0]
 8000e90:	135b      	asrs	r3, r3, #13
 8000e92:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000e94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000e96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000e98:	6938      	ldr	r0, [r7, #16]
 8000e9a:	6979      	ldr	r1, [r7, #20]
 8000e9c:	f7ff fa04 	bl	80002a8 <__aeabi_lmul>
 8000ea0:	0002      	movs	r2, r0
 8000ea2:	000b      	movs	r3, r1
 8000ea4:	0010      	movs	r0, r2
 8000ea6:	0019      	movs	r1, r3
 8000ea8:	197a      	adds	r2, r7, r5
 8000eaa:	6813      	ldr	r3, [r2, #0]
 8000eac:	04da      	lsls	r2, r3, #19
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	0b5b      	lsrs	r3, r3, #13
 8000eb4:	673b      	str	r3, [r7, #112]	; 0x70
 8000eb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	673b      	str	r3, [r7, #112]	; 0x70
 8000ebc:	197a      	adds	r2, r7, r5
 8000ebe:	6813      	ldr	r3, [r2, #0]
 8000ec0:	135b      	asrs	r3, r3, #13
 8000ec2:	677b      	str	r3, [r7, #116]	; 0x74
 8000ec4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000ec6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ec8:	f7ff f9ee 	bl	80002a8 <__aeabi_lmul>
 8000ecc:	0002      	movs	r2, r0
 8000ece:	000b      	movs	r3, r1
 8000ed0:	01d9      	lsls	r1, r3, #7
 8000ed2:	0e50      	lsrs	r0, r2, #25
 8000ed4:	4301      	orrs	r1, r0
 8000ed6:	25b0      	movs	r5, #176	; 0xb0
 8000ed8:	1978      	adds	r0, r7, r5
 8000eda:	6001      	str	r1, [r0, #0]
 8000edc:	165b      	asrs	r3, r3, #25
 8000ede:	22b4      	movs	r2, #180	; 0xb4
 8000ee0:	18ba      	adds	r2, r7, r2
 8000ee2:	6013      	str	r3, [r2, #0]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8000ee4:	19ba      	adds	r2, r7, r6
 8000ee6:	6813      	ldr	r3, [r2, #0]
 8000ee8:	2214      	movs	r2, #20
 8000eea:	5e9b      	ldrsh	r3, [r3, r2]
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	17db      	asrs	r3, r3, #31
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	193a      	adds	r2, r7, r4
 8000ef4:	6853      	ldr	r3, [r2, #4]
 8000ef6:	6812      	ldr	r2, [r2, #0]
 8000ef8:	68b8      	ldr	r0, [r7, #8]
 8000efa:	68f9      	ldr	r1, [r7, #12]
 8000efc:	f7ff f9d4 	bl	80002a8 <__aeabi_lmul>
 8000f00:	0002      	movs	r2, r0
 8000f02:	000b      	movs	r3, r1
 8000f04:	0359      	lsls	r1, r3, #13
 8000f06:	0cd0      	lsrs	r0, r2, #19
 8000f08:	4301      	orrs	r1, r0
 8000f0a:	20a8      	movs	r0, #168	; 0xa8
 8000f0c:	1838      	adds	r0, r7, r0
 8000f0e:	6001      	str	r1, [r0, #0]
 8000f10:	14db      	asrs	r3, r3, #19
 8000f12:	22ac      	movs	r2, #172	; 0xac
 8000f14:	18ba      	adds	r2, r7, r2
 8000f16:	6013      	str	r3, [r2, #0]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8000f18:	193a      	adds	r2, r7, r4
 8000f1a:	6810      	ldr	r0, [r2, #0]
 8000f1c:	6851      	ldr	r1, [r2, #4]
 8000f1e:	197a      	adds	r2, r7, r5
 8000f20:	6853      	ldr	r3, [r2, #4]
 8000f22:	6812      	ldr	r2, [r2, #0]
 8000f24:	1880      	adds	r0, r0, r2
 8000f26:	4159      	adcs	r1, r3
 8000f28:	23a8      	movs	r3, #168	; 0xa8
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	1812      	adds	r2, r2, r0
 8000f32:	414b      	adcs	r3, r1
 8000f34:	0619      	lsls	r1, r3, #24
 8000f36:	0a10      	lsrs	r0, r2, #8
 8000f38:	66b8      	str	r0, [r7, #104]	; 0x68
 8000f3a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8000f3c:	4308      	orrs	r0, r1
 8000f3e:	66b8      	str	r0, [r7, #104]	; 0x68
 8000f40:	121b      	asrs	r3, r3, #8
 8000f42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f44:	19bb      	adds	r3, r7, r6
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2212      	movs	r2, #18
 8000f4a:	5e9b      	ldrsh	r3, [r3, r2]
 8000f4c:	603b      	str	r3, [r7, #0]
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	6839      	ldr	r1, [r7, #0]
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	000b      	movs	r3, r1
 8000f58:	0f1b      	lsrs	r3, r3, #28
 8000f5a:	0010      	movs	r0, r2
 8000f5c:	0100      	lsls	r0, r0, #4
 8000f5e:	6678      	str	r0, [r7, #100]	; 0x64
 8000f60:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000f62:	4318      	orrs	r0, r3
 8000f64:	6678      	str	r0, [r7, #100]	; 0x64
 8000f66:	000b      	movs	r3, r1
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	663b      	str	r3, [r7, #96]	; 0x60
 8000f6c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f70:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8000f72:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8000f74:	1812      	adds	r2, r2, r0
 8000f76:	414b      	adcs	r3, r1
 8000f78:	1939      	adds	r1, r7, r4
 8000f7a:	600a      	str	r2, [r1, #0]
 8000f7c:	604b      	str	r3, [r1, #4]
	return p;
 8000f7e:	193b      	adds	r3, r7, r4
 8000f80:	681b      	ldr	r3, [r3, #0]
}
 8000f82:	0018      	movs	r0, r3
 8000f84:	46bd      	mov	sp, r7
 8000f86:	b02f      	add	sp, #188	; 0xbc
 8000f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	fffe0c00 	.word	0xfffe0c00
 8000f90:	00000c35 	.word	0x00000c35

08000f94 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a2c      	ldr	r2, [pc, #176]	; (8001054 <compensate_humidity+0xc0>)
 8000fa4:	4694      	mov	ip, r2
 8000fa6:	4463      	add	r3, ip
 8000fa8:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	039a      	lsls	r2, r3, #14
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	211e      	movs	r1, #30
 8000fb2:	5e5b      	ldrsh	r3, [r3, r1]
 8000fb4:	051b      	lsls	r3, r3, #20
 8000fb6:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2120      	movs	r1, #32
 8000fbc:	5e5b      	ldrsh	r3, [r3, r1]
 8000fbe:	0019      	movs	r1, r3
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	434b      	muls	r3, r1
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2280      	movs	r2, #128	; 0x80
 8000fc8:	01d2      	lsls	r2, r2, #7
 8000fca:	4694      	mov	ip, r2
 8000fcc:	4463      	add	r3, ip
 8000fce:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8000fd0:	68fa      	ldr	r2, [r7, #12]
 8000fd2:	2122      	movs	r1, #34	; 0x22
 8000fd4:	5652      	ldrsb	r2, [r2, r1]
 8000fd6:	0011      	movs	r1, r2
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	434a      	muls	r2, r1
 8000fdc:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8000fde:	68f9      	ldr	r1, [r7, #12]
 8000fe0:	7f09      	ldrb	r1, [r1, #28]
 8000fe2:	0008      	movs	r0, r1
 8000fe4:	6979      	ldr	r1, [r7, #20]
 8000fe6:	4341      	muls	r1, r0
 8000fe8:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8000fea:	2080      	movs	r0, #128	; 0x80
 8000fec:	0200      	lsls	r0, r0, #8
 8000fee:	4684      	mov	ip, r0
 8000ff0:	4461      	add	r1, ip
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8000ff2:	434a      	muls	r2, r1
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8000ff4:	1292      	asrs	r2, r2, #10
 8000ff6:	2180      	movs	r1, #128	; 0x80
 8000ff8:	0389      	lsls	r1, r1, #14
 8000ffa:	468c      	mov	ip, r1
 8000ffc:	4462      	add	r2, ip
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8000ffe:	68f9      	ldr	r1, [r7, #12]
 8001000:	201a      	movs	r0, #26
 8001002:	5e09      	ldrsh	r1, [r1, r0]
 8001004:	434a      	muls	r2, r1
 8001006:	2180      	movs	r1, #128	; 0x80
 8001008:	0189      	lsls	r1, r1, #6
 800100a:	468c      	mov	ip, r1
 800100c:	4462      	add	r2, ip
 800100e:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001010:	4353      	muls	r3, r2
 8001012:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	13db      	asrs	r3, r3, #15
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	13d2      	asrs	r2, r2, #15
 800101c:	4353      	muls	r3, r2
 800101e:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	7e12      	ldrb	r2, [r2, #24]
 8001024:	4353      	muls	r3, r2
 8001026:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8001028:	697a      	ldr	r2, [r7, #20]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	2b00      	cmp	r3, #0
 8001032:	da00      	bge.n	8001036 <compensate_humidity+0xa2>
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	22c8      	movs	r2, #200	; 0xc8
 800103c:	0552      	lsls	r2, r2, #21
 800103e:	4293      	cmp	r3, r2
 8001040:	dd01      	ble.n	8001046 <compensate_humidity+0xb2>
 8001042:	23c8      	movs	r3, #200	; 0xc8
 8001044:	055b      	lsls	r3, r3, #21
 8001046:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	131b      	asrs	r3, r3, #12
}
 800104c:	0018      	movs	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	b006      	add	sp, #24
 8001052:	bd80      	pop	{r7, pc}
 8001054:	fffed400 	.word	0xfffed400

08001058 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b08d      	sub	sp, #52	; 0x34
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
 8001064:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2232      	movs	r2, #50	; 0x32
 800106a:	5c9b      	ldrb	r3, [r3, r2]
 800106c:	2b60      	cmp	r3, #96	; 0x60
 800106e:	d007      	beq.n	8001080 <bmp280_read_fixed+0x28>
		if (humidity)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 800107c:	2300      	movs	r3, #0
 800107e:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <bmp280_read_fixed+0x32>
 8001086:	2308      	movs	r3, #8
 8001088:	e000      	b.n	800108c <bmp280_read_fixed+0x34>
 800108a:	2306      	movs	r3, #6
 800108c:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 800108e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2218      	movs	r2, #24
 8001094:	18ba      	adds	r2, r7, r2
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	21f7      	movs	r1, #247	; 0xf7
 800109a:	f7ff fb7f 	bl	800079c <read_data>
 800109e:	1e03      	subs	r3, r0, #0
 80010a0:	d001      	beq.n	80010a6 <bmp280_read_fixed+0x4e>
		return false;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e041      	b.n	800112a <bmp280_read_fixed+0xd2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 80010a6:	2418      	movs	r4, #24
 80010a8:	193b      	adds	r3, r7, r4
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	031a      	lsls	r2, r3, #12
 80010ae:	193b      	adds	r3, r7, r4
 80010b0:	785b      	ldrb	r3, [r3, #1]
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	4313      	orrs	r3, r2
 80010b6:	193a      	adds	r2, r7, r4
 80010b8:	7892      	ldrb	r2, [r2, #2]
 80010ba:	0912      	lsrs	r2, r2, #4
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	4313      	orrs	r3, r2
 80010c0:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 80010c2:	193b      	adds	r3, r7, r4
 80010c4:	78db      	ldrb	r3, [r3, #3]
 80010c6:	031a      	lsls	r2, r3, #12
 80010c8:	193b      	adds	r3, r7, r4
 80010ca:	791b      	ldrb	r3, [r3, #4]
 80010cc:	011b      	lsls	r3, r3, #4
 80010ce:	4313      	orrs	r3, r2
 80010d0:	193a      	adds	r2, r7, r4
 80010d2:	7952      	ldrb	r2, [r2, #5]
 80010d4:	0912      	lsrs	r2, r2, #4
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	4313      	orrs	r3, r2
 80010da:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 80010dc:	2314      	movs	r3, #20
 80010de:	18fa      	adds	r2, r7, r3
 80010e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff fd6f 	bl	8000bc8 <compensate_temperature>
 80010ea:	0002      	movs	r2, r0
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	0018      	movs	r0, r3
 80010f8:	f7ff fd9a 	bl	8000c30 <compensate_pressure>
 80010fc:	0002      	movs	r2, r0
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d00f      	beq.n	8001128 <bmp280_read_fixed+0xd0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001108:	193b      	adds	r3, r7, r4
 800110a:	799b      	ldrb	r3, [r3, #6]
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	193a      	adds	r2, r7, r4
 8001110:	79d2      	ldrb	r2, [r2, #7]
 8001112:	4313      	orrs	r3, r2
 8001114:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001116:	697a      	ldr	r2, [r7, #20]
 8001118:	6a39      	ldr	r1, [r7, #32]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	0018      	movs	r0, r3
 800111e:	f7ff ff39 	bl	8000f94 <compensate_humidity>
 8001122:	0002      	movs	r2, r0
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	601a      	str	r2, [r3, #0]
	}

	return true;
 8001128:	2301      	movs	r3, #1
}
 800112a:	0018      	movs	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	b00d      	add	sp, #52	; 0x34
 8001130:	bd90      	pop	{r4, r7, pc}
	...

08001134 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b089      	sub	sp, #36	; 0x24
 8001138:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	240c      	movs	r4, #12
 800113c:	193b      	adds	r3, r7, r4
 800113e:	0018      	movs	r0, r3
 8001140:	2314      	movs	r3, #20
 8001142:	001a      	movs	r2, r3
 8001144:	2100      	movs	r1, #0
 8001146:	f003 fa35 	bl	80045b4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_GPIO_Init+0x84>)
 800114c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800114e:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <MX_GPIO_Init+0x84>)
 8001150:	2104      	movs	r1, #4
 8001152:	430a      	orrs	r2, r1
 8001154:	62da      	str	r2, [r3, #44]	; 0x2c
 8001156:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_GPIO_Init+0x84>)
 8001158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800115a:	2204      	movs	r2, #4
 800115c:	4013      	ands	r3, r2
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_GPIO_Init+0x84>)
 8001164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <MX_GPIO_Init+0x84>)
 8001168:	2101      	movs	r1, #1
 800116a:	430a      	orrs	r2, r1
 800116c:	62da      	str	r2, [r3, #44]	; 0x2c
 800116e:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_GPIO_Init+0x84>)
 8001170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001172:	2201      	movs	r2, #1
 8001174:	4013      	ands	r3, r2
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800117a:	23a0      	movs	r3, #160	; 0xa0
 800117c:	05db      	lsls	r3, r3, #23
 800117e:	2200      	movs	r2, #0
 8001180:	2120      	movs	r1, #32
 8001182:	0018      	movs	r0, r3
 8001184:	f000 fde2 	bl	8001d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001188:	0021      	movs	r1, r4
 800118a:	187b      	adds	r3, r7, r1
 800118c:	2220      	movs	r2, #32
 800118e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	187b      	adds	r3, r7, r1
 8001192:	2201      	movs	r2, #1
 8001194:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	187b      	adds	r3, r7, r1
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	187b      	adds	r3, r7, r1
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80011a2:	187a      	adds	r2, r7, r1
 80011a4:	23a0      	movs	r3, #160	; 0xa0
 80011a6:	05db      	lsls	r3, r3, #23
 80011a8:	0011      	movs	r1, r2
 80011aa:	0018      	movs	r0, r3
 80011ac:	f000 fc50 	bl	8001a50 <HAL_GPIO_Init>

}
 80011b0:	46c0      	nop			; (mov r8, r8)
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b009      	add	sp, #36	; 0x24
 80011b6:	bd90      	pop	{r4, r7, pc}
 80011b8:	40021000 	.word	0x40021000

080011bc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <MX_I2C1_Init+0x74>)
 80011c2:	4a1c      	ldr	r2, [pc, #112]	; (8001234 <MX_I2C1_Init+0x78>)
 80011c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80011c6:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <MX_I2C1_Init+0x74>)
 80011c8:	4a1b      	ldr	r2, [pc, #108]	; (8001238 <MX_I2C1_Init+0x7c>)
 80011ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011cc:	4b18      	ldr	r3, [pc, #96]	; (8001230 <MX_I2C1_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d2:	4b17      	ldr	r3, [pc, #92]	; (8001230 <MX_I2C1_Init+0x74>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <MX_I2C1_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011de:	4b14      	ldr	r3, [pc, #80]	; (8001230 <MX_I2C1_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011e4:	4b12      	ldr	r3, [pc, #72]	; (8001230 <MX_I2C1_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ea:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MX_I2C1_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f0:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <MX_I2C1_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MX_I2C1_Init+0x74>)
 80011f8:	0018      	movs	r0, r3
 80011fa:	f000 fddf 	bl	8001dbc <HAL_I2C_Init>
 80011fe:	1e03      	subs	r3, r0, #0
 8001200:	d001      	beq.n	8001206 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001202:	f000 f9f3 	bl	80015ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001206:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <MX_I2C1_Init+0x74>)
 8001208:	2100      	movs	r1, #0
 800120a:	0018      	movs	r0, r3
 800120c:	f001 fce2 	bl	8002bd4 <HAL_I2CEx_ConfigAnalogFilter>
 8001210:	1e03      	subs	r3, r0, #0
 8001212:	d001      	beq.n	8001218 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001214:	f000 f9ea 	bl	80015ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <MX_I2C1_Init+0x74>)
 800121a:	2100      	movs	r1, #0
 800121c:	0018      	movs	r0, r3
 800121e:	f001 fd25 	bl	8002c6c <HAL_I2CEx_ConfigDigitalFilter>
 8001222:	1e03      	subs	r3, r0, #0
 8001224:	d001      	beq.n	800122a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001226:	f000 f9e1 	bl	80015ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000028 	.word	0x20000028
 8001234:	40005400 	.word	0x40005400
 8001238:	00303d5b 	.word	0x00303d5b

0800123c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b089      	sub	sp, #36	; 0x24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	240c      	movs	r4, #12
 8001246:	193b      	adds	r3, r7, r4
 8001248:	0018      	movs	r0, r3
 800124a:	2314      	movs	r3, #20
 800124c:	001a      	movs	r2, r3
 800124e:	2100      	movs	r1, #0
 8001250:	f003 f9b0 	bl	80045b4 <memset>
  if(i2cHandle->Instance==I2C1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a18      	ldr	r2, [pc, #96]	; (80012bc <HAL_I2C_MspInit+0x80>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d12a      	bne.n	80012b4 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125e:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 8001260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001262:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 8001264:	2101      	movs	r1, #1
 8001266:	430a      	orrs	r2, r1
 8001268:	62da      	str	r2, [r3, #44]	; 0x2c
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 800126c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126e:	2201      	movs	r2, #1
 8001270:	4013      	ands	r3, r2
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Altimeter_SCL_Pin|Altimeter_SDA_Pin;
 8001276:	193b      	adds	r3, r7, r4
 8001278:	22c0      	movs	r2, #192	; 0xc0
 800127a:	00d2      	lsls	r2, r2, #3
 800127c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800127e:	0021      	movs	r1, r4
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2212      	movs	r2, #18
 8001284:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	187b      	adds	r3, r7, r1
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128c:	187b      	adds	r3, r7, r1
 800128e:	2203      	movs	r2, #3
 8001290:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001292:	187b      	adds	r3, r7, r1
 8001294:	2206      	movs	r2, #6
 8001296:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001298:	187a      	adds	r2, r7, r1
 800129a:	23a0      	movs	r3, #160	; 0xa0
 800129c:	05db      	lsls	r3, r3, #23
 800129e:	0011      	movs	r1, r2
 80012a0:	0018      	movs	r0, r3
 80012a2:	f000 fbd5 	bl	8001a50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 80012a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	0389      	lsls	r1, r1, #14
 80012b0:	430a      	orrs	r2, r1
 80012b2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b009      	add	sp, #36	; 0x24
 80012ba:	bd90      	pop	{r4, r7, pc}
 80012bc:	40005400 	.word	0x40005400
 80012c0:	40021000 	.word	0x40021000

080012c4 <hex_byte>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void hex_byte(uint8_t data, uint8_t p[]) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	0002      	movs	r2, r0
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	1dfb      	adds	r3, r7, #7
 80012d0:	701a      	strb	r2, [r3, #0]
    uint8_t temp;

    temp = data >> 4;
 80012d2:	210f      	movs	r1, #15
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	1dfa      	adds	r2, r7, #7
 80012d8:	7812      	ldrb	r2, [r2, #0]
 80012da:	0912      	lsrs	r2, r2, #4
 80012dc:	701a      	strb	r2, [r3, #0]
    temp += '0';
 80012de:	187b      	adds	r3, r7, r1
 80012e0:	187a      	adds	r2, r7, r1
 80012e2:	7812      	ldrb	r2, [r2, #0]
 80012e4:	3230      	adds	r2, #48	; 0x30
 80012e6:	701a      	strb	r2, [r3, #0]
    if (temp >= (10 + '0')) {
 80012e8:	187b      	adds	r3, r7, r1
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b39      	cmp	r3, #57	; 0x39
 80012ee:	d904      	bls.n	80012fa <hex_byte+0x36>
        temp += ('A' - 10 - '0');
 80012f0:	187b      	adds	r3, r7, r1
 80012f2:	187a      	adds	r2, r7, r1
 80012f4:	7812      	ldrb	r2, [r2, #0]
 80012f6:	3207      	adds	r2, #7
 80012f8:	701a      	strb	r2, [r3, #0]
    }
    p[0] = temp;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	200f      	movs	r0, #15
 80012fe:	183a      	adds	r2, r7, r0
 8001300:	7812      	ldrb	r2, [r2, #0]
 8001302:	701a      	strb	r2, [r3, #0]
    temp = data & 0x0F;
 8001304:	183b      	adds	r3, r7, r0
 8001306:	1dfa      	adds	r2, r7, #7
 8001308:	7812      	ldrb	r2, [r2, #0]
 800130a:	210f      	movs	r1, #15
 800130c:	400a      	ands	r2, r1
 800130e:	701a      	strb	r2, [r3, #0]
    temp += '0';
 8001310:	0001      	movs	r1, r0
 8001312:	187b      	adds	r3, r7, r1
 8001314:	187a      	adds	r2, r7, r1
 8001316:	7812      	ldrb	r2, [r2, #0]
 8001318:	3230      	adds	r2, #48	; 0x30
 800131a:	701a      	strb	r2, [r3, #0]
    if (temp >= (10 + '0')) {
 800131c:	187b      	adds	r3, r7, r1
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b39      	cmp	r3, #57	; 0x39
 8001322:	d904      	bls.n	800132e <hex_byte+0x6a>
        temp += ('A' - 10 - '0');
 8001324:	187b      	adds	r3, r7, r1
 8001326:	187a      	adds	r2, r7, r1
 8001328:	7812      	ldrb	r2, [r2, #0]
 800132a:	3207      	adds	r2, #7
 800132c:	701a      	strb	r2, [r3, #0]
    }
    p[1] = temp;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	3301      	adds	r3, #1
 8001332:	220f      	movs	r2, #15
 8001334:	18ba      	adds	r2, r7, r2
 8001336:	7812      	ldrb	r2, [r2, #0]
 8001338:	701a      	strb	r2, [r3, #0]
}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	46bd      	mov	sp, r7
 800133e:	b004      	add	sp, #16
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134a:	f000 fa39 	bl	80017c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134e:	f000 f8d7 	bl	8001500 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001352:	f7ff feef 	bl	8001134 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001356:	f000 f97f 	bl	8001658 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 800135a:	f7ff ff2f 	bl	80011bc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_MspInit(&hlpuart1);
 800135e:	4b58      	ldr	r3, [pc, #352]	; (80014c0 <main+0x17c>)
 8001360:	0018      	movs	r0, r3
 8001362:	f000 f9a7 	bl	80016b4 <HAL_UART_MspInit>
  HAL_I2C_MspInit(&hi2c1);
 8001366:	4b57      	ldr	r3, [pc, #348]	; (80014c4 <main+0x180>)
 8001368:	0018      	movs	r0, r3
 800136a:	f7ff ff67 	bl	800123c <HAL_I2C_MspInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Transmit(&hlpuart1, "Hello!\n", 7, 100);
 800136e:	4956      	ldr	r1, [pc, #344]	; (80014c8 <main+0x184>)
 8001370:	4853      	ldr	r0, [pc, #332]	; (80014c0 <main+0x17c>)
 8001372:	2364      	movs	r3, #100	; 0x64
 8001374:	2207      	movs	r2, #7
 8001376:	f002 fbe5 	bl	8003b44 <HAL_UART_Transmit>
  HAL_Delay (5000);
 800137a:	4b54      	ldr	r3, [pc, #336]	; (80014cc <main+0x188>)
 800137c:	0018      	movs	r0, r3
 800137e:	f000 fa8f 	bl	80018a0 <HAL_Delay>

  if (HAL_I2C_IsDeviceReady(&hi2c1, BMP280_ADDRESS, 10, 10) == HAL_OK) {
 8001382:	4850      	ldr	r0, [pc, #320]	; (80014c4 <main+0x180>)
 8001384:	230a      	movs	r3, #10
 8001386:	220a      	movs	r2, #10
 8001388:	21ee      	movs	r1, #238	; 0xee
 800138a:	f001 f80f 	bl	80023ac <HAL_I2C_IsDeviceReady>
 800138e:	1e03      	subs	r3, r0, #0
 8001390:	d109      	bne.n	80013a6 <main+0x62>
	  bmp2_port = &hi2c1;
 8001392:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <main+0x18c>)
 8001394:	4a4b      	ldr	r2, [pc, #300]	; (80014c4 <main+0x180>)
 8001396:	601a      	str	r2, [r3, #0]
	  HAL_UART_Transmit(&hlpuart1, "BMP280\n", 7, 100);
 8001398:	494e      	ldr	r1, [pc, #312]	; (80014d4 <main+0x190>)
 800139a:	4849      	ldr	r0, [pc, #292]	; (80014c0 <main+0x17c>)
 800139c:	2364      	movs	r3, #100	; 0x64
 800139e:	2207      	movs	r2, #7
 80013a0:	f002 fbd0 	bl	8003b44 <HAL_UART_Transmit>
 80013a4:	e017      	b.n	80013d6 <main+0x92>
  }
  else {
	  HAL_UART_Transmit(&hlpuart1, "ERRINIT\n", 8, 100);
 80013a6:	494c      	ldr	r1, [pc, #304]	; (80014d8 <main+0x194>)
 80013a8:	4845      	ldr	r0, [pc, #276]	; (80014c0 <main+0x17c>)
 80013aa:	2364      	movs	r3, #100	; 0x64
 80013ac:	2208      	movs	r2, #8
 80013ae:	f002 fbc9 	bl	8003b44 <HAL_UART_Transmit>
	  for (int i = 0; i < 20; i++) {
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	e00b      	b.n	80013d0 <main+0x8c>
		  HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 80013b8:	23a0      	movs	r3, #160	; 0xa0
 80013ba:	05db      	lsls	r3, r3, #23
 80013bc:	2120      	movs	r1, #32
 80013be:	0018      	movs	r0, r3
 80013c0:	f000 fce1 	bl	8001d86 <HAL_GPIO_TogglePin>
		  HAL_Delay (100);
 80013c4:	2064      	movs	r0, #100	; 0x64
 80013c6:	f000 fa6b 	bl	80018a0 <HAL_Delay>
	  for (int i = 0; i < 20; i++) {
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3301      	adds	r3, #1
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b13      	cmp	r3, #19
 80013d4:	ddf0      	ble.n	80013b8 <main+0x74>
	  }
  }

  if (bmp2_port) {
 80013d6:	4b3e      	ldr	r3, [pc, #248]	; (80014d0 <main+0x18c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d024      	beq.n	8001428 <main+0xe4>
	  bmp280_init_default_params(&bmp280.params);
 80013de:	4b3f      	ldr	r3, [pc, #252]	; (80014dc <main+0x198>)
 80013e0:	0018      	movs	r0, r3
 80013e2:	f7ff f989 	bl	80006f8 <bmp280_init_default_params>
	  bmp280.addr = BMP280_I2C_ADDRESS_1;
 80013e6:	4b3e      	ldr	r3, [pc, #248]	; (80014e0 <main+0x19c>)
 80013e8:	2277      	movs	r2, #119	; 0x77
 80013ea:	849a      	strh	r2, [r3, #36]	; 0x24
	  bmp280.i2c = bmp2_port;
 80013ec:	4b38      	ldr	r3, [pc, #224]	; (80014d0 <main+0x18c>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b3b      	ldr	r3, [pc, #236]	; (80014e0 <main+0x19c>)
 80013f2:	629a      	str	r2, [r3, #40]	; 0x28
	  if (!bmp280_init(&bmp280, &bmp280.params)) {
 80013f4:	4a39      	ldr	r2, [pc, #228]	; (80014dc <main+0x198>)
 80013f6:	4b3a      	ldr	r3, [pc, #232]	; (80014e0 <main+0x19c>)
 80013f8:	0011      	movs	r1, r2
 80013fa:	0018      	movs	r0, r3
 80013fc:	f7ff fb10 	bl	8000a20 <bmp280_init>
 8001400:	0003      	movs	r3, r0
 8001402:	001a      	movs	r2, r3
 8001404:	2301      	movs	r3, #1
 8001406:	4053      	eors	r3, r2
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d006      	beq.n	800141c <main+0xd8>
		  // failure
		  HAL_UART_Transmit(&hlpuart1, "FAILED\n", 7, 100);
 800140e:	4935      	ldr	r1, [pc, #212]	; (80014e4 <main+0x1a0>)
 8001410:	482b      	ldr	r0, [pc, #172]	; (80014c0 <main+0x17c>)
 8001412:	2364      	movs	r3, #100	; 0x64
 8001414:	2207      	movs	r2, #7
 8001416:	f002 fb95 	bl	8003b44 <HAL_UART_Transmit>
 800141a:	e005      	b.n	8001428 <main+0xe4>

	  } else {
		  //success
		  HAL_UART_Transmit(&hlpuart1, "INIT OK\n", 8, 100);
 800141c:	4932      	ldr	r1, [pc, #200]	; (80014e8 <main+0x1a4>)
 800141e:	4828      	ldr	r0, [pc, #160]	; (80014c0 <main+0x17c>)
 8001420:	2364      	movs	r3, #100	; 0x64
 8001422:	2208      	movs	r2, #8
 8001424:	f002 fb8e 	bl	8003b44 <HAL_UART_Transmit>
	  }
  }

  while (1)
  {
    HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 8001428:	23a0      	movs	r3, #160	; 0xa0
 800142a:	05db      	lsls	r3, r3, #23
 800142c:	2120      	movs	r1, #32
 800142e:	0018      	movs	r0, r3
 8001430:	f000 fca9 	bl	8001d86 <HAL_GPIO_TogglePin>

    if (bmp2_port) {
 8001434:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <main+0x18c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d02a      	beq.n	8001492 <main+0x14e>
		while (bmp280_is_measuring(&bmp280));
 800143c:	46c0      	nop			; (mov r8, r8)
 800143e:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <main+0x19c>)
 8001440:	0018      	movs	r0, r3
 8001442:	f7ff fba4 	bl	8000b8e <bmp280_is_measuring>
 8001446:	1e03      	subs	r3, r0, #0
 8001448:	d1f9      	bne.n	800143e <main+0xfa>
		bmp280_read_fixed(&bmp280, &bmp_data.temperature, &bmp_data.pressure, &bmp_data.humidity);
 800144a:	4b28      	ldr	r3, [pc, #160]	; (80014ec <main+0x1a8>)
 800144c:	4a28      	ldr	r2, [pc, #160]	; (80014f0 <main+0x1ac>)
 800144e:	4929      	ldr	r1, [pc, #164]	; (80014f4 <main+0x1b0>)
 8001450:	4823      	ldr	r0, [pc, #140]	; (80014e0 <main+0x19c>)
 8001452:	f7ff fe01 	bl	8001058 <bmp280_read_fixed>
		for (uint32_t i = 0; i < sizeof(bmp_data); i++) {
 8001456:	2300      	movs	r3, #0
 8001458:	603b      	str	r3, [r7, #0]
 800145a:	e00d      	b.n	8001478 <main+0x134>
			hex_byte(*((uint8_t *) &bmp_data + i), output + i * 2);
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <main+0x1ac>)
 8001460:	18d3      	adds	r3, r2, r3
 8001462:	7818      	ldrb	r0, [r3, #0]
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	005a      	lsls	r2, r3, #1
 8001468:	4b23      	ldr	r3, [pc, #140]	; (80014f8 <main+0x1b4>)
 800146a:	18d3      	adds	r3, r2, r3
 800146c:	0019      	movs	r1, r3
 800146e:	f7ff ff29 	bl	80012c4 <hex_byte>
		for (uint32_t i = 0; i < sizeof(bmp_data); i++) {
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	3301      	adds	r3, #1
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2b0b      	cmp	r3, #11
 800147c:	d9ee      	bls.n	800145c <main+0x118>
		}
		output[sizeof(bmp_data)] = '\n';
 800147e:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <main+0x1b4>)
 8001480:	220a      	movs	r2, #10
 8001482:	731a      	strb	r2, [r3, #12]
		HAL_UART_Transmit(&hlpuart1, output, sizeof(bmp_data) + 1, 100);
 8001484:	491c      	ldr	r1, [pc, #112]	; (80014f8 <main+0x1b4>)
 8001486:	480e      	ldr	r0, [pc, #56]	; (80014c0 <main+0x17c>)
 8001488:	2364      	movs	r3, #100	; 0x64
 800148a:	220d      	movs	r2, #13
 800148c:	f002 fb5a 	bl	8003b44 <HAL_UART_Transmit>
 8001490:	e00a      	b.n	80014a8 <main+0x164>
	} else {
		HAL_UART_Transmit(&hlpuart1, "Error\n", 6, 100);
 8001492:	491a      	ldr	r1, [pc, #104]	; (80014fc <main+0x1b8>)
 8001494:	480a      	ldr	r0, [pc, #40]	; (80014c0 <main+0x17c>)
 8001496:	2364      	movs	r3, #100	; 0x64
 8001498:	2206      	movs	r2, #6
 800149a:	f002 fb53 	bl	8003b44 <HAL_UART_Transmit>
		HAL_Delay(1000);
 800149e:	23fa      	movs	r3, #250	; 0xfa
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 f9fc 	bl	80018a0 <HAL_Delay>
	}

    HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 80014a8:	23a0      	movs	r3, #160	; 0xa0
 80014aa:	05db      	lsls	r3, r3, #23
 80014ac:	2120      	movs	r1, #32
 80014ae:	0018      	movs	r0, r3
 80014b0:	f000 fc69 	bl	8001d86 <HAL_GPIO_TogglePin>
    HAL_Delay (1000);
 80014b4:	23fa      	movs	r3, #250	; 0xfa
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	0018      	movs	r0, r3
 80014ba:	f000 f9f1 	bl	80018a0 <HAL_Delay>
    HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 80014be:	e7b3      	b.n	8001428 <main+0xe4>
 80014c0:	200000f0 	.word	0x200000f0
 80014c4:	20000028 	.word	0x20000028
 80014c8:	080045dc 	.word	0x080045dc
 80014cc:	00001388 	.word	0x00001388
 80014d0:	200000b0 	.word	0x200000b0
 80014d4:	080045e4 	.word	0x080045e4
 80014d8:	080045ec 	.word	0x080045ec
 80014dc:	200000a8 	.word	0x200000a8
 80014e0:	2000007c 	.word	0x2000007c
 80014e4:	080045f8 	.word	0x080045f8
 80014e8:	08004600 	.word	0x08004600
 80014ec:	200000b8 	.word	0x200000b8
 80014f0:	200000b4 	.word	0x200000b4
 80014f4:	200000bc 	.word	0x200000bc
 80014f8:	200000c0 	.word	0x200000c0
 80014fc:	0800460c 	.word	0x0800460c

08001500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b099      	sub	sp, #100	; 0x64
 8001504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001506:	242c      	movs	r4, #44	; 0x2c
 8001508:	193b      	adds	r3, r7, r4
 800150a:	0018      	movs	r0, r3
 800150c:	2334      	movs	r3, #52	; 0x34
 800150e:	001a      	movs	r2, r3
 8001510:	2100      	movs	r1, #0
 8001512:	f003 f84f 	bl	80045b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001516:	2318      	movs	r3, #24
 8001518:	18fb      	adds	r3, r7, r3
 800151a:	0018      	movs	r0, r3
 800151c:	2314      	movs	r3, #20
 800151e:	001a      	movs	r2, r3
 8001520:	2100      	movs	r1, #0
 8001522:	f003 f847 	bl	80045b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001526:	003b      	movs	r3, r7
 8001528:	0018      	movs	r0, r3
 800152a:	2318      	movs	r3, #24
 800152c:	001a      	movs	r2, r3
 800152e:	2100      	movs	r1, #0
 8001530:	f003 f840 	bl	80045b4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001534:	4b2b      	ldr	r3, [pc, #172]	; (80015e4 <SystemClock_Config+0xe4>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a2b      	ldr	r2, [pc, #172]	; (80015e8 <SystemClock_Config+0xe8>)
 800153a:	401a      	ands	r2, r3
 800153c:	4b29      	ldr	r3, [pc, #164]	; (80015e4 <SystemClock_Config+0xe4>)
 800153e:	2180      	movs	r1, #128	; 0x80
 8001540:	0109      	lsls	r1, r1, #4
 8001542:	430a      	orrs	r2, r1
 8001544:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001546:	0021      	movs	r1, r4
 8001548:	187b      	adds	r3, r7, r1
 800154a:	2202      	movs	r2, #2
 800154c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154e:	187b      	adds	r3, r7, r1
 8001550:	2201      	movs	r2, #1
 8001552:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001554:	187b      	adds	r3, r7, r1
 8001556:	2210      	movs	r2, #16
 8001558:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800155a:	187b      	adds	r3, r7, r1
 800155c:	2202      	movs	r2, #2
 800155e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001560:	187b      	adds	r3, r7, r1
 8001562:	2200      	movs	r2, #0
 8001564:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8001566:	187b      	adds	r3, r7, r1
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	02d2      	lsls	r2, r2, #11
 800156c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800156e:	187b      	adds	r3, r7, r1
 8001570:	2280      	movs	r2, #128	; 0x80
 8001572:	03d2      	lsls	r2, r2, #15
 8001574:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001576:	187b      	adds	r3, r7, r1
 8001578:	0018      	movs	r0, r3
 800157a:	f001 fbc3 	bl	8002d04 <HAL_RCC_OscConfig>
 800157e:	1e03      	subs	r3, r0, #0
 8001580:	d001      	beq.n	8001586 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001582:	f000 f833 	bl	80015ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001586:	2118      	movs	r1, #24
 8001588:	187b      	adds	r3, r7, r1
 800158a:	220f      	movs	r2, #15
 800158c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800158e:	187b      	adds	r3, r7, r1
 8001590:	2203      	movs	r2, #3
 8001592:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001594:	187b      	adds	r3, r7, r1
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800159a:	187b      	adds	r3, r7, r1
 800159c:	2280      	movs	r2, #128	; 0x80
 800159e:	00d2      	lsls	r2, r2, #3
 80015a0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a2:	187b      	adds	r3, r7, r1
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80015a8:	187b      	adds	r3, r7, r1
 80015aa:	2101      	movs	r1, #1
 80015ac:	0018      	movs	r0, r3
 80015ae:	f001 ff25 	bl	80033fc <HAL_RCC_ClockConfig>
 80015b2:	1e03      	subs	r3, r0, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0xba>
  {
    Error_Handler();
 80015b6:	f000 f819 	bl	80015ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 80015ba:	003b      	movs	r3, r7
 80015bc:	220c      	movs	r2, #12
 80015be:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80015c0:	003b      	movs	r3, r7
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80015c6:	003b      	movs	r3, r7
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015cc:	003b      	movs	r3, r7
 80015ce:	0018      	movs	r0, r3
 80015d0:	f002 f938 	bl	8003844 <HAL_RCCEx_PeriphCLKConfig>
 80015d4:	1e03      	subs	r3, r0, #0
 80015d6:	d001      	beq.n	80015dc <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80015d8:	f000 f808 	bl	80015ec <Error_Handler>
  }
}
 80015dc:	46c0      	nop			; (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	b019      	add	sp, #100	; 0x64
 80015e2:	bd90      	pop	{r4, r7, pc}
 80015e4:	40007000 	.word	0x40007000
 80015e8:	ffffe7ff 	.word	0xffffe7ff

080015ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f0:	b672      	cpsid	i
}
 80015f2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <Error_Handler+0x8>
	...

080015f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <HAL_MspInit+0x24>)
 80015fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001600:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_MspInit+0x24>)
 8001602:	2101      	movs	r1, #1
 8001604:	430a      	orrs	r2, r1
 8001606:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001608:	4b04      	ldr	r3, [pc, #16]	; (800161c <HAL_MspInit+0x24>)
 800160a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <HAL_MspInit+0x24>)
 800160e:	2180      	movs	r1, #128	; 0x80
 8001610:	0549      	lsls	r1, r1, #21
 8001612:	430a      	orrs	r2, r1
 8001614:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000

08001620 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001624:	e7fe      	b.n	8001624 <NMI_Handler+0x4>

08001626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162a:	e7fe      	b.n	800162a <HardFault_Handler+0x4>

0800162c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001630:	46c0      	nop			; (mov r8, r8)
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001644:	f000 f910 	bl	8001868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001648:	46c0      	nop			; (mov r8, r8)
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001652:	46c0      	nop			; (mov r8, r8)
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800165c:	4b13      	ldr	r3, [pc, #76]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 800165e:	4a14      	ldr	r2, [pc, #80]	; (80016b0 <MX_LPUART1_UART_Init+0x58>)
 8001660:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 8001664:	2296      	movs	r2, #150	; 0x96
 8001666:	0192      	lsls	r2, r2, #6
 8001668:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 800166a:	4b10      	ldr	r3, [pc, #64]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 800166c:	2280      	movs	r2, #128	; 0x80
 800166e:	0552      	lsls	r2, r2, #21
 8001670:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 8001680:	220c      	movs	r2, #12
 8001682:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001684:	4b09      	ldr	r3, [pc, #36]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 8001686:	2200      	movs	r2, #0
 8001688:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800168a:	4b08      	ldr	r3, [pc, #32]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 800168c:	2200      	movs	r2, #0
 800168e:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 8001692:	2200      	movs	r2, #0
 8001694:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001696:	4b05      	ldr	r3, [pc, #20]	; (80016ac <MX_LPUART1_UART_Init+0x54>)
 8001698:	0018      	movs	r0, r3
 800169a:	f002 f9ff 	bl	8003a9c <HAL_UART_Init>
 800169e:	1e03      	subs	r3, r0, #0
 80016a0:	d001      	beq.n	80016a6 <MX_LPUART1_UART_Init+0x4e>
  {
    Error_Handler();
 80016a2:	f7ff ffa3 	bl	80015ec <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	200000f0 	.word	0x200000f0
 80016b0:	40004800 	.word	0x40004800

080016b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016b4:	b590      	push	{r4, r7, lr}
 80016b6:	b089      	sub	sp, #36	; 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	240c      	movs	r4, #12
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	0018      	movs	r0, r3
 80016c2:	2314      	movs	r3, #20
 80016c4:	001a      	movs	r2, r3
 80016c6:	2100      	movs	r1, #0
 80016c8:	f002 ff74 	bl	80045b4 <memset>
  if(uartHandle->Instance==LPUART1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a17      	ldr	r2, [pc, #92]	; (8001730 <HAL_UART_MspInit+0x7c>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d128      	bne.n	8001728 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80016d6:	4b17      	ldr	r3, [pc, #92]	; (8001734 <HAL_UART_MspInit+0x80>)
 80016d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016da:	4b16      	ldr	r3, [pc, #88]	; (8001734 <HAL_UART_MspInit+0x80>)
 80016dc:	2180      	movs	r1, #128	; 0x80
 80016de:	02c9      	lsls	r1, r1, #11
 80016e0:	430a      	orrs	r2, r1
 80016e2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e4:	4b13      	ldr	r3, [pc, #76]	; (8001734 <HAL_UART_MspInit+0x80>)
 80016e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <HAL_UART_MspInit+0x80>)
 80016ea:	2104      	movs	r1, #4
 80016ec:	430a      	orrs	r2, r1
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80016f0:	4b10      	ldr	r3, [pc, #64]	; (8001734 <HAL_UART_MspInit+0x80>)
 80016f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f4:	2204      	movs	r2, #4
 80016f6:	4013      	ands	r3, r2
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = UART_RX_Pin|UART_TX_Pin;
 80016fc:	0021      	movs	r1, r4
 80016fe:	187b      	adds	r3, r7, r1
 8001700:	2203      	movs	r2, #3
 8001702:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001704:	187b      	adds	r3, r7, r1
 8001706:	2202      	movs	r2, #2
 8001708:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	187b      	adds	r3, r7, r1
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001710:	187b      	adds	r3, r7, r1
 8001712:	2203      	movs	r2, #3
 8001714:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8001716:	187b      	adds	r3, r7, r1
 8001718:	2206      	movs	r2, #6
 800171a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800171c:	187b      	adds	r3, r7, r1
 800171e:	4a06      	ldr	r2, [pc, #24]	; (8001738 <HAL_UART_MspInit+0x84>)
 8001720:	0019      	movs	r1, r3
 8001722:	0010      	movs	r0, r2
 8001724:	f000 f994 	bl	8001a50 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001728:	46c0      	nop			; (mov r8, r8)
 800172a:	46bd      	mov	sp, r7
 800172c:	b009      	add	sp, #36	; 0x24
 800172e:	bd90      	pop	{r4, r7, pc}
 8001730:	40004800 	.word	0x40004800
 8001734:	40021000 	.word	0x40021000
 8001738:	50000800 	.word	0x50000800

0800173c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800173c:	4813      	ldr	r0, [pc, #76]	; (800178c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800173e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001740:	f7ff ff85 	bl	800164e <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001744:	4812      	ldr	r0, [pc, #72]	; (8001790 <LoopForever+0x6>)
    LDR R1, [R0]
 8001746:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001748:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800174a:	4a12      	ldr	r2, [pc, #72]	; (8001794 <LoopForever+0xa>)
    CMP R1, R2
 800174c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800174e:	d105      	bne.n	800175c <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8001750:	4811      	ldr	r0, [pc, #68]	; (8001798 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001752:	4912      	ldr	r1, [pc, #72]	; (800179c <LoopForever+0x12>)
    STR R1, [R0]
 8001754:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001756:	4812      	ldr	r0, [pc, #72]	; (80017a0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001758:	4912      	ldr	r1, [pc, #72]	; (80017a4 <LoopForever+0x1a>)
    STR R1, [R0]
 800175a:	6001      	str	r1, [r0, #0]

0800175c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800175c:	4812      	ldr	r0, [pc, #72]	; (80017a8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800175e:	4913      	ldr	r1, [pc, #76]	; (80017ac <LoopForever+0x22>)
  ldr r2, =_sidata
 8001760:	4a13      	ldr	r2, [pc, #76]	; (80017b0 <LoopForever+0x26>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001764:	e002      	b.n	800176c <LoopCopyDataInit>

08001766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800176a:	3304      	adds	r3, #4

0800176c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800176c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001770:	d3f9      	bcc.n	8001766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001772:	4a10      	ldr	r2, [pc, #64]	; (80017b4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001774:	4c10      	ldr	r4, [pc, #64]	; (80017b8 <LoopForever+0x2e>)
  movs r3, #0
 8001776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001778:	e001      	b.n	800177e <LoopFillZerobss>

0800177a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800177a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800177c:	3204      	adds	r2, #4

0800177e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001780:	d3fb      	bcc.n	800177a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001782:	f002 fef3 	bl	800456c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001786:	f7ff fddd 	bl	8001344 <main>

0800178a <LoopForever>:

LoopForever:
    b LoopForever
 800178a:	e7fe      	b.n	800178a <LoopForever>
   ldr   r0, =_estack
 800178c:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8001790:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001794:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001798:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 800179c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80017a0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80017a4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80017b0:	08004690 	.word	0x08004690
  ldr r2, =_sbss
 80017b4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80017b8:	2000017c 	.word	0x2000017c

080017bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC1_IRQHandler>
	...

080017c0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017c6:	1dfb      	adds	r3, r7, #7
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80017cc:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_Init+0x3c>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <HAL_Init+0x3c>)
 80017d2:	2140      	movs	r1, #64	; 0x40
 80017d4:	430a      	orrs	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017d8:	2003      	movs	r0, #3
 80017da:	f000 f811 	bl	8001800 <HAL_InitTick>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d003      	beq.n	80017ea <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80017e2:	1dfb      	adds	r3, r7, #7
 80017e4:	2201      	movs	r2, #1
 80017e6:	701a      	strb	r2, [r3, #0]
 80017e8:	e001      	b.n	80017ee <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017ea:	f7ff ff05 	bl	80015f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017ee:	1dfb      	adds	r3, r7, #7
 80017f0:	781b      	ldrb	r3, [r3, #0]
}
 80017f2:	0018      	movs	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b002      	add	sp, #8
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	40022000 	.word	0x40022000

08001800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001808:	4b14      	ldr	r3, [pc, #80]	; (800185c <HAL_InitTick+0x5c>)
 800180a:	681c      	ldr	r4, [r3, #0]
 800180c:	4b14      	ldr	r3, [pc, #80]	; (8001860 <HAL_InitTick+0x60>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	0019      	movs	r1, r3
 8001812:	23fa      	movs	r3, #250	; 0xfa
 8001814:	0098      	lsls	r0, r3, #2
 8001816:	f7fe fc77 	bl	8000108 <__udivsi3>
 800181a:	0003      	movs	r3, r0
 800181c:	0019      	movs	r1, r3
 800181e:	0020      	movs	r0, r4
 8001820:	f7fe fc72 	bl	8000108 <__udivsi3>
 8001824:	0003      	movs	r3, r0
 8001826:	0018      	movs	r0, r3
 8001828:	f000 f905 	bl	8001a36 <HAL_SYSTICK_Config>
 800182c:	1e03      	subs	r3, r0, #0
 800182e:	d001      	beq.n	8001834 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e00f      	b.n	8001854 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b03      	cmp	r3, #3
 8001838:	d80b      	bhi.n	8001852 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	2301      	movs	r3, #1
 800183e:	425b      	negs	r3, r3
 8001840:	2200      	movs	r2, #0
 8001842:	0018      	movs	r0, r3
 8001844:	f000 f8e2 	bl	8001a0c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_InitTick+0x64>)
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e000      	b.n	8001854 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	0018      	movs	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	b003      	add	sp, #12
 800185a:	bd90      	pop	{r4, r7, pc}
 800185c:	20000000 	.word	0x20000000
 8001860:	20000008 	.word	0x20000008
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <HAL_IncTick+0x1c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	001a      	movs	r2, r3
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <HAL_IncTick+0x20>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	18d2      	adds	r2, r2, r3
 8001878:	4b03      	ldr	r3, [pc, #12]	; (8001888 <HAL_IncTick+0x20>)
 800187a:	601a      	str	r2, [r3, #0]
}
 800187c:	46c0      	nop			; (mov r8, r8)
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	20000008 	.word	0x20000008
 8001888:	20000178 	.word	0x20000178

0800188c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  return uwTick;
 8001890:	4b02      	ldr	r3, [pc, #8]	; (800189c <HAL_GetTick+0x10>)
 8001892:	681b      	ldr	r3, [r3, #0]
}
 8001894:	0018      	movs	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	20000178 	.word	0x20000178

080018a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7ff fff0 	bl	800188c <HAL_GetTick>
 80018ac:	0003      	movs	r3, r0
 80018ae:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	3301      	adds	r3, #1
 80018b8:	d005      	beq.n	80018c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ba:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <HAL_Delay+0x44>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	001a      	movs	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	189b      	adds	r3, r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	f7ff ffe0 	bl	800188c <HAL_GetTick>
 80018cc:	0002      	movs	r2, r0
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d8f7      	bhi.n	80018c8 <HAL_Delay+0x28>
  {
  }
}
 80018d8:	46c0      	nop			; (mov r8, r8)
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b004      	add	sp, #16
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	20000008 	.word	0x20000008

080018e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	0002      	movs	r2, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	1dfb      	adds	r3, r7, #7
 80018f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018f6:	1dfb      	adds	r3, r7, #7
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b7f      	cmp	r3, #127	; 0x7f
 80018fc:	d828      	bhi.n	8001950 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018fe:	4a2f      	ldr	r2, [pc, #188]	; (80019bc <__NVIC_SetPriority+0xd4>)
 8001900:	1dfb      	adds	r3, r7, #7
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	b25b      	sxtb	r3, r3
 8001906:	089b      	lsrs	r3, r3, #2
 8001908:	33c0      	adds	r3, #192	; 0xc0
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	589b      	ldr	r3, [r3, r2]
 800190e:	1dfa      	adds	r2, r7, #7
 8001910:	7812      	ldrb	r2, [r2, #0]
 8001912:	0011      	movs	r1, r2
 8001914:	2203      	movs	r2, #3
 8001916:	400a      	ands	r2, r1
 8001918:	00d2      	lsls	r2, r2, #3
 800191a:	21ff      	movs	r1, #255	; 0xff
 800191c:	4091      	lsls	r1, r2
 800191e:	000a      	movs	r2, r1
 8001920:	43d2      	mvns	r2, r2
 8001922:	401a      	ands	r2, r3
 8001924:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	019b      	lsls	r3, r3, #6
 800192a:	22ff      	movs	r2, #255	; 0xff
 800192c:	401a      	ands	r2, r3
 800192e:	1dfb      	adds	r3, r7, #7
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	0018      	movs	r0, r3
 8001934:	2303      	movs	r3, #3
 8001936:	4003      	ands	r3, r0
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800193c:	481f      	ldr	r0, [pc, #124]	; (80019bc <__NVIC_SetPriority+0xd4>)
 800193e:	1dfb      	adds	r3, r7, #7
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	b25b      	sxtb	r3, r3
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	430a      	orrs	r2, r1
 8001948:	33c0      	adds	r3, #192	; 0xc0
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800194e:	e031      	b.n	80019b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001950:	4a1b      	ldr	r2, [pc, #108]	; (80019c0 <__NVIC_SetPriority+0xd8>)
 8001952:	1dfb      	adds	r3, r7, #7
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	0019      	movs	r1, r3
 8001958:	230f      	movs	r3, #15
 800195a:	400b      	ands	r3, r1
 800195c:	3b08      	subs	r3, #8
 800195e:	089b      	lsrs	r3, r3, #2
 8001960:	3306      	adds	r3, #6
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	18d3      	adds	r3, r2, r3
 8001966:	3304      	adds	r3, #4
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	1dfa      	adds	r2, r7, #7
 800196c:	7812      	ldrb	r2, [r2, #0]
 800196e:	0011      	movs	r1, r2
 8001970:	2203      	movs	r2, #3
 8001972:	400a      	ands	r2, r1
 8001974:	00d2      	lsls	r2, r2, #3
 8001976:	21ff      	movs	r1, #255	; 0xff
 8001978:	4091      	lsls	r1, r2
 800197a:	000a      	movs	r2, r1
 800197c:	43d2      	mvns	r2, r2
 800197e:	401a      	ands	r2, r3
 8001980:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	019b      	lsls	r3, r3, #6
 8001986:	22ff      	movs	r2, #255	; 0xff
 8001988:	401a      	ands	r2, r3
 800198a:	1dfb      	adds	r3, r7, #7
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	0018      	movs	r0, r3
 8001990:	2303      	movs	r3, #3
 8001992:	4003      	ands	r3, r0
 8001994:	00db      	lsls	r3, r3, #3
 8001996:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001998:	4809      	ldr	r0, [pc, #36]	; (80019c0 <__NVIC_SetPriority+0xd8>)
 800199a:	1dfb      	adds	r3, r7, #7
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	001c      	movs	r4, r3
 80019a0:	230f      	movs	r3, #15
 80019a2:	4023      	ands	r3, r4
 80019a4:	3b08      	subs	r3, #8
 80019a6:	089b      	lsrs	r3, r3, #2
 80019a8:	430a      	orrs	r2, r1
 80019aa:	3306      	adds	r3, #6
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	18c3      	adds	r3, r0, r3
 80019b0:	3304      	adds	r3, #4
 80019b2:	601a      	str	r2, [r3, #0]
}
 80019b4:	46c0      	nop			; (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	b003      	add	sp, #12
 80019ba:	bd90      	pop	{r4, r7, pc}
 80019bc:	e000e100 	.word	0xe000e100
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	1e5a      	subs	r2, r3, #1
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	045b      	lsls	r3, r3, #17
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d301      	bcc.n	80019dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d8:	2301      	movs	r3, #1
 80019da:	e010      	b.n	80019fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019dc:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <SysTick_Config+0x44>)
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	3a01      	subs	r2, #1
 80019e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019e4:	2301      	movs	r3, #1
 80019e6:	425b      	negs	r3, r3
 80019e8:	2103      	movs	r1, #3
 80019ea:	0018      	movs	r0, r3
 80019ec:	f7ff ff7c 	bl	80018e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f0:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <SysTick_Config+0x44>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019f6:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <SysTick_Config+0x44>)
 80019f8:	2207      	movs	r2, #7
 80019fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	0018      	movs	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	b002      	add	sp, #8
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	e000e010 	.word	0xe000e010

08001a0c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
 8001a16:	210f      	movs	r1, #15
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	1c02      	adds	r2, r0, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	187b      	adds	r3, r7, r1
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b25b      	sxtb	r3, r3
 8001a26:	0011      	movs	r1, r2
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f7ff ff5d 	bl	80018e8 <__NVIC_SetPriority>
}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	46bd      	mov	sp, r7
 8001a32:	b004      	add	sp, #16
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7ff ffbf 	bl	80019c4 <SysTick_Config>
 8001a46:	0003      	movs	r3, r0
}
 8001a48:	0018      	movs	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b002      	add	sp, #8
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a66:	e155      	b.n	8001d14 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	4091      	lsls	r1, r2
 8001a72:	000a      	movs	r2, r1
 8001a74:	4013      	ands	r3, r2
 8001a76:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d100      	bne.n	8001a80 <HAL_GPIO_Init+0x30>
 8001a7e:	e146      	b.n	8001d0e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2203      	movs	r2, #3
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d005      	beq.n	8001a98 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2203      	movs	r2, #3
 8001a92:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d130      	bne.n	8001afa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	409a      	lsls	r2, r3
 8001aa6:	0013      	movs	r3, r2
 8001aa8:	43da      	mvns	r2, r3
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	4013      	ands	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	68da      	ldr	r2, [r3, #12]
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	0013      	movs	r3, r2
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ace:	2201      	movs	r2, #1
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	0013      	movs	r3, r2
 8001ad6:	43da      	mvns	r2, r3
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	4013      	ands	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	091b      	lsrs	r3, r3, #4
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	409a      	lsls	r2, r3
 8001aec:	0013      	movs	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2203      	movs	r2, #3
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b03      	cmp	r3, #3
 8001b04:	d017      	beq.n	8001b36 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	2203      	movs	r2, #3
 8001b12:	409a      	lsls	r2, r3
 8001b14:	0013      	movs	r3, r2
 8001b16:	43da      	mvns	r2, r3
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	409a      	lsls	r2, r3
 8001b28:	0013      	movs	r3, r2
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d123      	bne.n	8001b8a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	08da      	lsrs	r2, r3, #3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	3208      	adds	r2, #8
 8001b4a:	0092      	lsls	r2, r2, #2
 8001b4c:	58d3      	ldr	r3, [r2, r3]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	2207      	movs	r2, #7
 8001b54:	4013      	ands	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	220f      	movs	r2, #15
 8001b5a:	409a      	lsls	r2, r3
 8001b5c:	0013      	movs	r3, r2
 8001b5e:	43da      	mvns	r2, r3
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	4013      	ands	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	691a      	ldr	r2, [r3, #16]
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	2107      	movs	r1, #7
 8001b6e:	400b      	ands	r3, r1
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	08da      	lsrs	r2, r3, #3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3208      	adds	r2, #8
 8001b84:	0092      	lsls	r2, r2, #2
 8001b86:	6939      	ldr	r1, [r7, #16]
 8001b88:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	2203      	movs	r2, #3
 8001b96:	409a      	lsls	r2, r3
 8001b98:	0013      	movs	r3, r2
 8001b9a:	43da      	mvns	r2, r3
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	401a      	ands	r2, r3
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	23c0      	movs	r3, #192	; 0xc0
 8001bc4:	029b      	lsls	r3, r3, #10
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d100      	bne.n	8001bcc <HAL_GPIO_Init+0x17c>
 8001bca:	e0a0      	b.n	8001d0e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bcc:	4b57      	ldr	r3, [pc, #348]	; (8001d2c <HAL_GPIO_Init+0x2dc>)
 8001bce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bd0:	4b56      	ldr	r3, [pc, #344]	; (8001d2c <HAL_GPIO_Init+0x2dc>)
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bd8:	4a55      	ldr	r2, [pc, #340]	; (8001d30 <HAL_GPIO_Init+0x2e0>)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	089b      	lsrs	r3, r3, #2
 8001bde:	3302      	adds	r3, #2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	589b      	ldr	r3, [r3, r2]
 8001be4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	2203      	movs	r2, #3
 8001bea:	4013      	ands	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	220f      	movs	r2, #15
 8001bf0:	409a      	lsls	r2, r3
 8001bf2:	0013      	movs	r3, r2
 8001bf4:	43da      	mvns	r2, r3
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	23a0      	movs	r3, #160	; 0xa0
 8001c00:	05db      	lsls	r3, r3, #23
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d01f      	beq.n	8001c46 <HAL_GPIO_Init+0x1f6>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a4a      	ldr	r2, [pc, #296]	; (8001d34 <HAL_GPIO_Init+0x2e4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d019      	beq.n	8001c42 <HAL_GPIO_Init+0x1f2>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a49      	ldr	r2, [pc, #292]	; (8001d38 <HAL_GPIO_Init+0x2e8>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d013      	beq.n	8001c3e <HAL_GPIO_Init+0x1ee>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a48      	ldr	r2, [pc, #288]	; (8001d3c <HAL_GPIO_Init+0x2ec>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d00d      	beq.n	8001c3a <HAL_GPIO_Init+0x1ea>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a47      	ldr	r2, [pc, #284]	; (8001d40 <HAL_GPIO_Init+0x2f0>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d007      	beq.n	8001c36 <HAL_GPIO_Init+0x1e6>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a46      	ldr	r2, [pc, #280]	; (8001d44 <HAL_GPIO_Init+0x2f4>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d101      	bne.n	8001c32 <HAL_GPIO_Init+0x1e2>
 8001c2e:	2305      	movs	r3, #5
 8001c30:	e00a      	b.n	8001c48 <HAL_GPIO_Init+0x1f8>
 8001c32:	2306      	movs	r3, #6
 8001c34:	e008      	b.n	8001c48 <HAL_GPIO_Init+0x1f8>
 8001c36:	2304      	movs	r3, #4
 8001c38:	e006      	b.n	8001c48 <HAL_GPIO_Init+0x1f8>
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e004      	b.n	8001c48 <HAL_GPIO_Init+0x1f8>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e002      	b.n	8001c48 <HAL_GPIO_Init+0x1f8>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <HAL_GPIO_Init+0x1f8>
 8001c46:	2300      	movs	r3, #0
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	2103      	movs	r1, #3
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	4093      	lsls	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c58:	4935      	ldr	r1, [pc, #212]	; (8001d30 <HAL_GPIO_Init+0x2e0>)
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	089b      	lsrs	r3, r3, #2
 8001c5e:	3302      	adds	r3, #2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c66:	4b38      	ldr	r3, [pc, #224]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	43da      	mvns	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	035b      	lsls	r3, r3, #13
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c8a:	4b2f      	ldr	r3, [pc, #188]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c90:	4b2d      	ldr	r3, [pc, #180]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	43da      	mvns	r2, r3
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	039b      	lsls	r3, r3, #14
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cb4:	4b24      	ldr	r3, [pc, #144]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001cba:	4b23      	ldr	r3, [pc, #140]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	43da      	mvns	r2, r3
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	2380      	movs	r3, #128	; 0x80
 8001cd0:	029b      	lsls	r3, r3, #10
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001cde:	4b1a      	ldr	r3, [pc, #104]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ce4:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	43da      	mvns	r2, r3
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	025b      	lsls	r3, r3, #9
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d003      	beq.n	8001d08 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <HAL_GPIO_Init+0x2f8>)
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	40da      	lsrs	r2, r3
 8001d1c:	1e13      	subs	r3, r2, #0
 8001d1e:	d000      	beq.n	8001d22 <HAL_GPIO_Init+0x2d2>
 8001d20:	e6a2      	b.n	8001a68 <HAL_GPIO_Init+0x18>
  }
}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	46c0      	nop			; (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b006      	add	sp, #24
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40010000 	.word	0x40010000
 8001d34:	50000400 	.word	0x50000400
 8001d38:	50000800 	.word	0x50000800
 8001d3c:	50000c00 	.word	0x50000c00
 8001d40:	50001000 	.word	0x50001000
 8001d44:	50001c00 	.word	0x50001c00
 8001d48:	40010400 	.word	0x40010400

08001d4c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	0008      	movs	r0, r1
 8001d56:	0011      	movs	r1, r2
 8001d58:	1cbb      	adds	r3, r7, #2
 8001d5a:	1c02      	adds	r2, r0, #0
 8001d5c:	801a      	strh	r2, [r3, #0]
 8001d5e:	1c7b      	adds	r3, r7, #1
 8001d60:	1c0a      	adds	r2, r1, #0
 8001d62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d64:	1c7b      	adds	r3, r7, #1
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d004      	beq.n	8001d76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d6c:	1cbb      	adds	r3, r7, #2
 8001d6e:	881a      	ldrh	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001d74:	e003      	b.n	8001d7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001d76:	1cbb      	adds	r3, r7, #2
 8001d78:	881a      	ldrh	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	46bd      	mov	sp, r7
 8001d82:	b002      	add	sp, #8
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b084      	sub	sp, #16
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	000a      	movs	r2, r1
 8001d90:	1cbb      	adds	r3, r7, #2
 8001d92:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d9a:	1cbb      	adds	r3, r7, #2
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	4013      	ands	r3, r2
 8001da2:	041a      	lsls	r2, r3, #16
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	43db      	mvns	r3, r3
 8001da8:	1cb9      	adds	r1, r7, #2
 8001daa:	8809      	ldrh	r1, [r1, #0]
 8001dac:	400b      	ands	r3, r1
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	619a      	str	r2, [r3, #24]
}
 8001db4:	46c0      	nop			; (mov r8, r8)
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b004      	add	sp, #16
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e082      	b.n	8001ed4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2241      	movs	r2, #65	; 0x41
 8001dd2:	5c9b      	ldrb	r3, [r3, r2]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d107      	bne.n	8001dea <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2240      	movs	r2, #64	; 0x40
 8001dde:	2100      	movs	r1, #0
 8001de0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff fa29 	bl	800123c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2241      	movs	r2, #65	; 0x41
 8001dee:	2124      	movs	r1, #36	; 0x24
 8001df0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	438a      	bics	r2, r1
 8001e00:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4934      	ldr	r1, [pc, #208]	; (8001edc <HAL_I2C_Init+0x120>)
 8001e0c:	400a      	ands	r2, r1
 8001e0e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689a      	ldr	r2, [r3, #8]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4931      	ldr	r1, [pc, #196]	; (8001ee0 <HAL_I2C_Init+0x124>)
 8001e1c:	400a      	ands	r2, r1
 8001e1e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d108      	bne.n	8001e3a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2180      	movs	r1, #128	; 0x80
 8001e32:	0209      	lsls	r1, r1, #8
 8001e34:	430a      	orrs	r2, r1
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	e007      	b.n	8001e4a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2184      	movs	r1, #132	; 0x84
 8001e44:	0209      	lsls	r1, r1, #8
 8001e46:	430a      	orrs	r2, r1
 8001e48:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d104      	bne.n	8001e5c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2280      	movs	r2, #128	; 0x80
 8001e58:	0112      	lsls	r2, r2, #4
 8001e5a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	491f      	ldr	r1, [pc, #124]	; (8001ee4 <HAL_I2C_Init+0x128>)
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	491a      	ldr	r1, [pc, #104]	; (8001ee0 <HAL_I2C_Init+0x124>)
 8001e78:	400a      	ands	r2, r1
 8001e7a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	691a      	ldr	r2, [r3, #16]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	431a      	orrs	r2, r3
 8001e86:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69d9      	ldr	r1, [r3, #28]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a1a      	ldr	r2, [r3, #32]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2241      	movs	r2, #65	; 0x41
 8001ec0:	2120      	movs	r1, #32
 8001ec2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2242      	movs	r2, #66	; 0x42
 8001ece:	2100      	movs	r1, #0
 8001ed0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	f0ffffff 	.word	0xf0ffffff
 8001ee0:	ffff7fff 	.word	0xffff7fff
 8001ee4:	02008000 	.word	0x02008000

08001ee8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ee8:	b590      	push	{r4, r7, lr}
 8001eea:	b089      	sub	sp, #36	; 0x24
 8001eec:	af02      	add	r7, sp, #8
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	000c      	movs	r4, r1
 8001ef2:	0010      	movs	r0, r2
 8001ef4:	0019      	movs	r1, r3
 8001ef6:	230a      	movs	r3, #10
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	1c22      	adds	r2, r4, #0
 8001efc:	801a      	strh	r2, [r3, #0]
 8001efe:	2308      	movs	r3, #8
 8001f00:	18fb      	adds	r3, r7, r3
 8001f02:	1c02      	adds	r2, r0, #0
 8001f04:	801a      	strh	r2, [r3, #0]
 8001f06:	1dbb      	adds	r3, r7, #6
 8001f08:	1c0a      	adds	r2, r1, #0
 8001f0a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2241      	movs	r2, #65	; 0x41
 8001f10:	5c9b      	ldrb	r3, [r3, r2]
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b20      	cmp	r3, #32
 8001f16:	d000      	beq.n	8001f1a <HAL_I2C_Mem_Write+0x32>
 8001f18:	e10c      	b.n	8002134 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d004      	beq.n	8001f2a <HAL_I2C_Mem_Write+0x42>
 8001f20:	232c      	movs	r3, #44	; 0x2c
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d105      	bne.n	8001f36 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2280      	movs	r2, #128	; 0x80
 8001f2e:	0092      	lsls	r2, r2, #2
 8001f30:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e0ff      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2240      	movs	r2, #64	; 0x40
 8001f3a:	5c9b      	ldrb	r3, [r3, r2]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d101      	bne.n	8001f44 <HAL_I2C_Mem_Write+0x5c>
 8001f40:	2302      	movs	r3, #2
 8001f42:	e0f8      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2240      	movs	r2, #64	; 0x40
 8001f48:	2101      	movs	r1, #1
 8001f4a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f4c:	f7ff fc9e 	bl	800188c <HAL_GetTick>
 8001f50:	0003      	movs	r3, r0
 8001f52:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	0219      	lsls	r1, r3, #8
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	2319      	movs	r3, #25
 8001f60:	2201      	movs	r2, #1
 8001f62:	f000 fc25 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 8001f66:	1e03      	subs	r3, r0, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e0e3      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2241      	movs	r2, #65	; 0x41
 8001f72:	2121      	movs	r1, #33	; 0x21
 8001f74:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2242      	movs	r2, #66	; 0x42
 8001f7a:	2140      	movs	r1, #64	; 0x40
 8001f7c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	222c      	movs	r2, #44	; 0x2c
 8001f8e:	18ba      	adds	r2, r7, r2
 8001f90:	8812      	ldrh	r2, [r2, #0]
 8001f92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2200      	movs	r2, #0
 8001f98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f9a:	1dbb      	adds	r3, r7, #6
 8001f9c:	881c      	ldrh	r4, [r3, #0]
 8001f9e:	2308      	movs	r3, #8
 8001fa0:	18fb      	adds	r3, r7, r3
 8001fa2:	881a      	ldrh	r2, [r3, #0]
 8001fa4:	230a      	movs	r3, #10
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	8819      	ldrh	r1, [r3, #0]
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	9301      	str	r3, [sp, #4]
 8001fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb2:	9300      	str	r3, [sp, #0]
 8001fb4:	0023      	movs	r3, r4
 8001fb6:	f000 fb13 	bl	80025e0 <I2C_RequestMemoryWrite>
 8001fba:	1e03      	subs	r3, r0, #0
 8001fbc:	d005      	beq.n	8001fca <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2240      	movs	r2, #64	; 0x40
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e0b5      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	2bff      	cmp	r3, #255	; 0xff
 8001fd2:	d911      	bls.n	8001ff8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	22ff      	movs	r2, #255	; 0xff
 8001fd8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	2380      	movs	r3, #128	; 0x80
 8001fe2:	045c      	lsls	r4, r3, #17
 8001fe4:	230a      	movs	r3, #10
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	8819      	ldrh	r1, [r3, #0]
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	2300      	movs	r3, #0
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	0023      	movs	r3, r4
 8001ff2:	f000 fdb5 	bl	8002b60 <I2C_TransferConfig>
 8001ff6:	e012      	b.n	800201e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002006:	b2da      	uxtb	r2, r3
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	049c      	lsls	r4, r3, #18
 800200c:	230a      	movs	r3, #10
 800200e:	18fb      	adds	r3, r7, r3
 8002010:	8819      	ldrh	r1, [r3, #0]
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	2300      	movs	r3, #0
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	0023      	movs	r3, r4
 800201a:	f000 fda1 	bl	8002b60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	0018      	movs	r0, r3
 8002026:	f000 fc11 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 800202a:	1e03      	subs	r3, r0, #0
 800202c:	d001      	beq.n	8002032 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e081      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002036:	781a      	ldrb	r2, [r3, #0]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204c:	b29b      	uxth	r3, r3
 800204e:	3b01      	subs	r3, #1
 8002050:	b29a      	uxth	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205a:	3b01      	subs	r3, #1
 800205c:	b29a      	uxth	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002066:	b29b      	uxth	r3, r3
 8002068:	2b00      	cmp	r3, #0
 800206a:	d03a      	beq.n	80020e2 <HAL_I2C_Mem_Write+0x1fa>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002070:	2b00      	cmp	r3, #0
 8002072:	d136      	bne.n	80020e2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	0013      	movs	r3, r2
 800207e:	2200      	movs	r2, #0
 8002080:	2180      	movs	r1, #128	; 0x80
 8002082:	f000 fb95 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 8002086:	1e03      	subs	r3, r0, #0
 8002088:	d001      	beq.n	800208e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e053      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002092:	b29b      	uxth	r3, r3
 8002094:	2bff      	cmp	r3, #255	; 0xff
 8002096:	d911      	bls.n	80020bc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	22ff      	movs	r2, #255	; 0xff
 800209c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	2380      	movs	r3, #128	; 0x80
 80020a6:	045c      	lsls	r4, r3, #17
 80020a8:	230a      	movs	r3, #10
 80020aa:	18fb      	adds	r3, r7, r3
 80020ac:	8819      	ldrh	r1, [r3, #0]
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	2300      	movs	r3, #0
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	0023      	movs	r3, r4
 80020b6:	f000 fd53 	bl	8002b60 <I2C_TransferConfig>
 80020ba:	e012      	b.n	80020e2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	049c      	lsls	r4, r3, #18
 80020d0:	230a      	movs	r3, #10
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	8819      	ldrh	r1, [r3, #0]
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	2300      	movs	r3, #0
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	0023      	movs	r3, r4
 80020de:	f000 fd3f 	bl	8002b60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d198      	bne.n	800201e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 fbf0 	bl	80028d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020f8:	1e03      	subs	r3, r0, #0
 80020fa:	d001      	beq.n	8002100 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e01a      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2220      	movs	r2, #32
 8002106:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	490b      	ldr	r1, [pc, #44]	; (8002140 <HAL_I2C_Mem_Write+0x258>)
 8002114:	400a      	ands	r2, r1
 8002116:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2241      	movs	r2, #65	; 0x41
 800211c:	2120      	movs	r1, #32
 800211e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2242      	movs	r2, #66	; 0x42
 8002124:	2100      	movs	r1, #0
 8002126:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2240      	movs	r2, #64	; 0x40
 800212c:	2100      	movs	r1, #0
 800212e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002130:	2300      	movs	r3, #0
 8002132:	e000      	b.n	8002136 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002134:	2302      	movs	r3, #2
  }
}
 8002136:	0018      	movs	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	b007      	add	sp, #28
 800213c:	bd90      	pop	{r4, r7, pc}
 800213e:	46c0      	nop			; (mov r8, r8)
 8002140:	fe00e800 	.word	0xfe00e800

08002144 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b089      	sub	sp, #36	; 0x24
 8002148:	af02      	add	r7, sp, #8
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	000c      	movs	r4, r1
 800214e:	0010      	movs	r0, r2
 8002150:	0019      	movs	r1, r3
 8002152:	230a      	movs	r3, #10
 8002154:	18fb      	adds	r3, r7, r3
 8002156:	1c22      	adds	r2, r4, #0
 8002158:	801a      	strh	r2, [r3, #0]
 800215a:	2308      	movs	r3, #8
 800215c:	18fb      	adds	r3, r7, r3
 800215e:	1c02      	adds	r2, r0, #0
 8002160:	801a      	strh	r2, [r3, #0]
 8002162:	1dbb      	adds	r3, r7, #6
 8002164:	1c0a      	adds	r2, r1, #0
 8002166:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2241      	movs	r2, #65	; 0x41
 800216c:	5c9b      	ldrb	r3, [r3, r2]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b20      	cmp	r3, #32
 8002172:	d000      	beq.n	8002176 <HAL_I2C_Mem_Read+0x32>
 8002174:	e110      	b.n	8002398 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8002176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <HAL_I2C_Mem_Read+0x42>
 800217c:	232c      	movs	r3, #44	; 0x2c
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d105      	bne.n	8002192 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2280      	movs	r2, #128	; 0x80
 800218a:	0092      	lsls	r2, r2, #2
 800218c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e103      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2240      	movs	r2, #64	; 0x40
 8002196:	5c9b      	ldrb	r3, [r3, r2]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <HAL_I2C_Mem_Read+0x5c>
 800219c:	2302      	movs	r3, #2
 800219e:	e0fc      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2240      	movs	r2, #64	; 0x40
 80021a4:	2101      	movs	r1, #1
 80021a6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021a8:	f7ff fb70 	bl	800188c <HAL_GetTick>
 80021ac:	0003      	movs	r3, r0
 80021ae:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	0219      	lsls	r1, r3, #8
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	2319      	movs	r3, #25
 80021bc:	2201      	movs	r2, #1
 80021be:	f000 faf7 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80021c2:	1e03      	subs	r3, r0, #0
 80021c4:	d001      	beq.n	80021ca <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e0e7      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2241      	movs	r2, #65	; 0x41
 80021ce:	2122      	movs	r1, #34	; 0x22
 80021d0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2242      	movs	r2, #66	; 0x42
 80021d6:	2140      	movs	r1, #64	; 0x40
 80021d8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	222c      	movs	r2, #44	; 0x2c
 80021ea:	18ba      	adds	r2, r7, r2
 80021ec:	8812      	ldrh	r2, [r2, #0]
 80021ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021f6:	1dbb      	adds	r3, r7, #6
 80021f8:	881c      	ldrh	r4, [r3, #0]
 80021fa:	2308      	movs	r3, #8
 80021fc:	18fb      	adds	r3, r7, r3
 80021fe:	881a      	ldrh	r2, [r3, #0]
 8002200:	230a      	movs	r3, #10
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	8819      	ldrh	r1, [r3, #0]
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	0023      	movs	r3, r4
 8002212:	f000 fa49 	bl	80026a8 <I2C_RequestMemoryRead>
 8002216:	1e03      	subs	r3, r0, #0
 8002218:	d005      	beq.n	8002226 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2240      	movs	r2, #64	; 0x40
 800221e:	2100      	movs	r1, #0
 8002220:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e0b9      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222a:	b29b      	uxth	r3, r3
 800222c:	2bff      	cmp	r3, #255	; 0xff
 800222e:	d911      	bls.n	8002254 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	22ff      	movs	r2, #255	; 0xff
 8002234:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800223a:	b2da      	uxtb	r2, r3
 800223c:	2380      	movs	r3, #128	; 0x80
 800223e:	045c      	lsls	r4, r3, #17
 8002240:	230a      	movs	r3, #10
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	8819      	ldrh	r1, [r3, #0]
 8002246:	68f8      	ldr	r0, [r7, #12]
 8002248:	4b56      	ldr	r3, [pc, #344]	; (80023a4 <HAL_I2C_Mem_Read+0x260>)
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	0023      	movs	r3, r4
 800224e:	f000 fc87 	bl	8002b60 <I2C_TransferConfig>
 8002252:	e012      	b.n	800227a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002258:	b29a      	uxth	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002262:	b2da      	uxtb	r2, r3
 8002264:	2380      	movs	r3, #128	; 0x80
 8002266:	049c      	lsls	r4, r3, #18
 8002268:	230a      	movs	r3, #10
 800226a:	18fb      	adds	r3, r7, r3
 800226c:	8819      	ldrh	r1, [r3, #0]
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	4b4c      	ldr	r3, [pc, #304]	; (80023a4 <HAL_I2C_Mem_Read+0x260>)
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	0023      	movs	r3, r4
 8002276:	f000 fc73 	bl	8002b60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800227a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	9300      	str	r3, [sp, #0]
 8002282:	0013      	movs	r3, r2
 8002284:	2200      	movs	r2, #0
 8002286:	2104      	movs	r1, #4
 8002288:	f000 fa92 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800228c:	1e03      	subs	r3, r0, #0
 800228e:	d001      	beq.n	8002294 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e082      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b0:	3b01      	subs	r3, #1
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d03a      	beq.n	8002346 <HAL_I2C_Mem_Read+0x202>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d136      	bne.n	8002346 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	0013      	movs	r3, r2
 80022e2:	2200      	movs	r2, #0
 80022e4:	2180      	movs	r1, #128	; 0x80
 80022e6:	f000 fa63 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80022ea:	1e03      	subs	r3, r0, #0
 80022ec:	d001      	beq.n	80022f2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e053      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	2bff      	cmp	r3, #255	; 0xff
 80022fa:	d911      	bls.n	8002320 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	22ff      	movs	r2, #255	; 0xff
 8002300:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002306:	b2da      	uxtb	r2, r3
 8002308:	2380      	movs	r3, #128	; 0x80
 800230a:	045c      	lsls	r4, r3, #17
 800230c:	230a      	movs	r3, #10
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	8819      	ldrh	r1, [r3, #0]
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	2300      	movs	r3, #0
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	0023      	movs	r3, r4
 800231a:	f000 fc21 	bl	8002b60 <I2C_TransferConfig>
 800231e:	e012      	b.n	8002346 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800232e:	b2da      	uxtb	r2, r3
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	049c      	lsls	r4, r3, #18
 8002334:	230a      	movs	r3, #10
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	8819      	ldrh	r1, [r3, #0]
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	2300      	movs	r3, #0
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	0023      	movs	r3, r4
 8002342:	f000 fc0d 	bl	8002b60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234a:	b29b      	uxth	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	d194      	bne.n	800227a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	0018      	movs	r0, r3
 8002358:	f000 fabe 	bl	80028d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800235c:	1e03      	subs	r3, r0, #0
 800235e:	d001      	beq.n	8002364 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e01a      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2220      	movs	r2, #32
 800236a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	490c      	ldr	r1, [pc, #48]	; (80023a8 <HAL_I2C_Mem_Read+0x264>)
 8002378:	400a      	ands	r2, r1
 800237a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2241      	movs	r2, #65	; 0x41
 8002380:	2120      	movs	r1, #32
 8002382:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2242      	movs	r2, #66	; 0x42
 8002388:	2100      	movs	r1, #0
 800238a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2240      	movs	r2, #64	; 0x40
 8002390:	2100      	movs	r1, #0
 8002392:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002394:	2300      	movs	r3, #0
 8002396:	e000      	b.n	800239a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002398:	2302      	movs	r3, #2
  }
}
 800239a:	0018      	movs	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	b007      	add	sp, #28
 80023a0:	bd90      	pop	{r4, r7, pc}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	80002400 	.word	0x80002400
 80023a8:	fe00e800 	.word	0xfe00e800

080023ac <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af02      	add	r7, sp, #8
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	607a      	str	r2, [r7, #4]
 80023b6:	603b      	str	r3, [r7, #0]
 80023b8:	230a      	movs	r3, #10
 80023ba:	18fb      	adds	r3, r7, r3
 80023bc:	1c0a      	adds	r2, r1, #0
 80023be:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2241      	movs	r2, #65	; 0x41
 80023c8:	5c9b      	ldrb	r3, [r3, r2]
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d000      	beq.n	80023d2 <HAL_I2C_IsDeviceReady+0x26>
 80023d0:	e0fd      	b.n	80025ce <HAL_I2C_IsDeviceReady+0x222>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	699a      	ldr	r2, [r3, #24]
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	021b      	lsls	r3, r3, #8
 80023dc:	401a      	ands	r2, r3
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	021b      	lsls	r3, r3, #8
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d101      	bne.n	80023ea <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80023e6:	2302      	movs	r3, #2
 80023e8:	e0f2      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2240      	movs	r2, #64	; 0x40
 80023ee:	5c9b      	ldrb	r3, [r3, r2]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_I2C_IsDeviceReady+0x4c>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e0eb      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2240      	movs	r2, #64	; 0x40
 80023fc:	2101      	movs	r1, #1
 80023fe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2241      	movs	r2, #65	; 0x41
 8002404:	2124      	movs	r1, #36	; 0x24
 8002406:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d107      	bne.n	8002426 <HAL_I2C_IsDeviceReady+0x7a>
 8002416:	230a      	movs	r3, #10
 8002418:	18fb      	adds	r3, r7, r3
 800241a:	881b      	ldrh	r3, [r3, #0]
 800241c:	059b      	lsls	r3, r3, #22
 800241e:	0d9b      	lsrs	r3, r3, #22
 8002420:	4a6d      	ldr	r2, [pc, #436]	; (80025d8 <HAL_I2C_IsDeviceReady+0x22c>)
 8002422:	431a      	orrs	r2, r3
 8002424:	e006      	b.n	8002434 <HAL_I2C_IsDeviceReady+0x88>
 8002426:	230a      	movs	r3, #10
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	059b      	lsls	r3, r3, #22
 800242e:	0d9b      	lsrs	r3, r3, #22
 8002430:	4a6a      	ldr	r2, [pc, #424]	; (80025dc <HAL_I2C_IsDeviceReady+0x230>)
 8002432:	431a      	orrs	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800243a:	f7ff fa27 	bl	800188c <HAL_GetTick>
 800243e:	0003      	movs	r3, r0
 8002440:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2220      	movs	r2, #32
 800244a:	4013      	ands	r3, r2
 800244c:	3b20      	subs	r3, #32
 800244e:	425a      	negs	r2, r3
 8002450:	4153      	adcs	r3, r2
 8002452:	b2da      	uxtb	r2, r3
 8002454:	231f      	movs	r3, #31
 8002456:	18fb      	adds	r3, r7, r3
 8002458:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	2210      	movs	r2, #16
 8002462:	4013      	ands	r3, r2
 8002464:	3b10      	subs	r3, #16
 8002466:	425a      	negs	r2, r3
 8002468:	4153      	adcs	r3, r2
 800246a:	b2da      	uxtb	r2, r3
 800246c:	231e      	movs	r3, #30
 800246e:	18fb      	adds	r3, r7, r3
 8002470:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002472:	e035      	b.n	80024e0 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	3301      	adds	r3, #1
 8002478:	d01a      	beq.n	80024b0 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800247a:	f7ff fa07 	bl	800188c <HAL_GetTick>
 800247e:	0002      	movs	r2, r0
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d302      	bcc.n	8002490 <HAL_I2C_IsDeviceReady+0xe4>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d10f      	bne.n	80024b0 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2241      	movs	r2, #65	; 0x41
 8002494:	2120      	movs	r1, #32
 8002496:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249c:	2220      	movs	r2, #32
 800249e:	431a      	orrs	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2240      	movs	r2, #64	; 0x40
 80024a8:	2100      	movs	r1, #0
 80024aa:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e08f      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	2220      	movs	r2, #32
 80024b8:	4013      	ands	r3, r2
 80024ba:	3b20      	subs	r3, #32
 80024bc:	425a      	negs	r2, r3
 80024be:	4153      	adcs	r3, r2
 80024c0:	b2da      	uxtb	r2, r3
 80024c2:	231f      	movs	r3, #31
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	699b      	ldr	r3, [r3, #24]
 80024ce:	2210      	movs	r2, #16
 80024d0:	4013      	ands	r3, r2
 80024d2:	3b10      	subs	r3, #16
 80024d4:	425a      	negs	r2, r3
 80024d6:	4153      	adcs	r3, r2
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	231e      	movs	r3, #30
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80024e0:	231f      	movs	r3, #31
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d104      	bne.n	80024f4 <HAL_I2C_IsDeviceReady+0x148>
 80024ea:	231e      	movs	r3, #30
 80024ec:	18fb      	adds	r3, r7, r3
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0bf      	beq.n	8002474 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	2210      	movs	r2, #16
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b10      	cmp	r3, #16
 8002500:	d01a      	beq.n	8002538 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	0013      	movs	r3, r2
 800250c:	2200      	movs	r2, #0
 800250e:	2120      	movs	r1, #32
 8002510:	f000 f94e 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 8002514:	1e03      	subs	r3, r0, #0
 8002516:	d001      	beq.n	800251c <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e059      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2220      	movs	r2, #32
 8002522:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2241      	movs	r2, #65	; 0x41
 8002528:	2120      	movs	r1, #32
 800252a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2240      	movs	r2, #64	; 0x40
 8002530:	2100      	movs	r1, #0
 8002532:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002534:	2300      	movs	r3, #0
 8002536:	e04b      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	0013      	movs	r3, r2
 8002542:	2200      	movs	r2, #0
 8002544:	2120      	movs	r1, #32
 8002546:	f000 f933 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800254a:	1e03      	subs	r3, r0, #0
 800254c:	d001      	beq.n	8002552 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e03e      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2210      	movs	r2, #16
 8002558:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2220      	movs	r2, #32
 8002560:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	429a      	cmp	r2, r3
 8002568:	d119      	bne.n	800259e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2180      	movs	r1, #128	; 0x80
 8002576:	01c9      	lsls	r1, r1, #7
 8002578:	430a      	orrs	r2, r1
 800257a:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	0013      	movs	r3, r2
 8002586:	2200      	movs	r2, #0
 8002588:	2120      	movs	r1, #32
 800258a:	f000 f911 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800258e:	1e03      	subs	r3, r0, #0
 8002590:	d001      	beq.n	8002596 <HAL_I2C_IsDeviceReady+0x1ea>
        {
          return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e01c      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2220      	movs	r2, #32
 800259c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d900      	bls.n	80025ae <HAL_I2C_IsDeviceReady+0x202>
 80025ac:	e72f      	b.n	800240e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2241      	movs	r2, #65	; 0x41
 80025b2:	2120      	movs	r1, #32
 80025b4:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ba:	2220      	movs	r2, #32
 80025bc:	431a      	orrs	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2240      	movs	r2, #64	; 0x40
 80025c6:	2100      	movs	r1, #0
 80025c8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <HAL_I2C_IsDeviceReady+0x224>
  }
  else
  {
    return HAL_BUSY;
 80025ce:	2302      	movs	r3, #2
  }
}
 80025d0:	0018      	movs	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b008      	add	sp, #32
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	02002000 	.word	0x02002000
 80025dc:	02002800 	.word	0x02002800

080025e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80025e0:	b5b0      	push	{r4, r5, r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af02      	add	r7, sp, #8
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	000c      	movs	r4, r1
 80025ea:	0010      	movs	r0, r2
 80025ec:	0019      	movs	r1, r3
 80025ee:	250a      	movs	r5, #10
 80025f0:	197b      	adds	r3, r7, r5
 80025f2:	1c22      	adds	r2, r4, #0
 80025f4:	801a      	strh	r2, [r3, #0]
 80025f6:	2308      	movs	r3, #8
 80025f8:	18fb      	adds	r3, r7, r3
 80025fa:	1c02      	adds	r2, r0, #0
 80025fc:	801a      	strh	r2, [r3, #0]
 80025fe:	1dbb      	adds	r3, r7, #6
 8002600:	1c0a      	adds	r2, r1, #0
 8002602:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002604:	1dbb      	adds	r3, r7, #6
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	b2da      	uxtb	r2, r3
 800260a:	2380      	movs	r3, #128	; 0x80
 800260c:	045c      	lsls	r4, r3, #17
 800260e:	197b      	adds	r3, r7, r5
 8002610:	8819      	ldrh	r1, [r3, #0]
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	4b23      	ldr	r3, [pc, #140]	; (80026a4 <I2C_RequestMemoryWrite+0xc4>)
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	0023      	movs	r3, r4
 800261a:	f000 faa1 	bl	8002b60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800261e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002620:	6a39      	ldr	r1, [r7, #32]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	0018      	movs	r0, r3
 8002626:	f000 f911 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 800262a:	1e03      	subs	r3, r0, #0
 800262c:	d001      	beq.n	8002632 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e033      	b.n	800269a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002632:	1dbb      	adds	r3, r7, #6
 8002634:	881b      	ldrh	r3, [r3, #0]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d107      	bne.n	800264a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800263a:	2308      	movs	r3, #8
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	881b      	ldrh	r3, [r3, #0]
 8002640:	b2da      	uxtb	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	629a      	str	r2, [r3, #40]	; 0x28
 8002648:	e019      	b.n	800267e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800264a:	2308      	movs	r3, #8
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	0a1b      	lsrs	r3, r3, #8
 8002652:	b29b      	uxth	r3, r3
 8002654:	b2da      	uxtb	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800265c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800265e:	6a39      	ldr	r1, [r7, #32]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	0018      	movs	r0, r3
 8002664:	f000 f8f2 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 8002668:	1e03      	subs	r3, r0, #0
 800266a:	d001      	beq.n	8002670 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e014      	b.n	800269a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002670:	2308      	movs	r3, #8
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	b2da      	uxtb	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800267e:	6a3a      	ldr	r2, [r7, #32]
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	0013      	movs	r3, r2
 8002688:	2200      	movs	r2, #0
 800268a:	2180      	movs	r1, #128	; 0x80
 800268c:	f000 f890 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 8002690:	1e03      	subs	r3, r0, #0
 8002692:	d001      	beq.n	8002698 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e000      	b.n	800269a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	0018      	movs	r0, r3
 800269c:	46bd      	mov	sp, r7
 800269e:	b004      	add	sp, #16
 80026a0:	bdb0      	pop	{r4, r5, r7, pc}
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	80002000 	.word	0x80002000

080026a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80026a8:	b5b0      	push	{r4, r5, r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af02      	add	r7, sp, #8
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	000c      	movs	r4, r1
 80026b2:	0010      	movs	r0, r2
 80026b4:	0019      	movs	r1, r3
 80026b6:	250a      	movs	r5, #10
 80026b8:	197b      	adds	r3, r7, r5
 80026ba:	1c22      	adds	r2, r4, #0
 80026bc:	801a      	strh	r2, [r3, #0]
 80026be:	2308      	movs	r3, #8
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	1c02      	adds	r2, r0, #0
 80026c4:	801a      	strh	r2, [r3, #0]
 80026c6:	1dbb      	adds	r3, r7, #6
 80026c8:	1c0a      	adds	r2, r1, #0
 80026ca:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80026cc:	1dbb      	adds	r3, r7, #6
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	197b      	adds	r3, r7, r5
 80026d4:	8819      	ldrh	r1, [r3, #0]
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	4b23      	ldr	r3, [pc, #140]	; (8002768 <I2C_RequestMemoryRead+0xc0>)
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	2300      	movs	r3, #0
 80026de:	f000 fa3f 	bl	8002b60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e4:	6a39      	ldr	r1, [r7, #32]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	0018      	movs	r0, r3
 80026ea:	f000 f8af 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 80026ee:	1e03      	subs	r3, r0, #0
 80026f0:	d001      	beq.n	80026f6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e033      	b.n	800275e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026f6:	1dbb      	adds	r3, r7, #6
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026fe:	2308      	movs	r3, #8
 8002700:	18fb      	adds	r3, r7, r3
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	b2da      	uxtb	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	629a      	str	r2, [r3, #40]	; 0x28
 800270c:	e019      	b.n	8002742 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800270e:	2308      	movs	r3, #8
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	0a1b      	lsrs	r3, r3, #8
 8002716:	b29b      	uxth	r3, r3
 8002718:	b2da      	uxtb	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002722:	6a39      	ldr	r1, [r7, #32]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	0018      	movs	r0, r3
 8002728:	f000 f890 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 800272c:	1e03      	subs	r3, r0, #0
 800272e:	d001      	beq.n	8002734 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e014      	b.n	800275e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002734:	2308      	movs	r3, #8
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	b2da      	uxtb	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002742:	6a3a      	ldr	r2, [r7, #32]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	0013      	movs	r3, r2
 800274c:	2200      	movs	r2, #0
 800274e:	2140      	movs	r1, #64	; 0x40
 8002750:	f000 f82e 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 8002754:	1e03      	subs	r3, r0, #0
 8002756:	d001      	beq.n	800275c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	0018      	movs	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	b004      	add	sp, #16
 8002764:	bdb0      	pop	{r4, r5, r7, pc}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	80002000 	.word	0x80002000

0800276c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	2202      	movs	r2, #2
 800277c:	4013      	ands	r3, r2
 800277e:	2b02      	cmp	r3, #2
 8002780:	d103      	bne.n	800278a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2200      	movs	r2, #0
 8002788:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	2201      	movs	r2, #1
 8002792:	4013      	ands	r3, r2
 8002794:	2b01      	cmp	r3, #1
 8002796:	d007      	beq.n	80027a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2101      	movs	r1, #1
 80027a4:	430a      	orrs	r2, r1
 80027a6:	619a      	str	r2, [r3, #24]
  }
}
 80027a8:	46c0      	nop			; (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	b002      	add	sp, #8
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	1dfb      	adds	r3, r7, #7
 80027be:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027c0:	e030      	b.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	3301      	adds	r3, #1
 80027c6:	d02d      	beq.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c8:	f7ff f860 	bl	800188c <HAL_GetTick>
 80027cc:	0002      	movs	r2, r0
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d302      	bcc.n	80027de <I2C_WaitOnFlagUntilTimeout+0x2e>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d122      	bne.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	4013      	ands	r3, r2
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	425a      	negs	r2, r3
 80027ee:	4153      	adcs	r3, r2
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	001a      	movs	r2, r3
 80027f4:	1dfb      	adds	r3, r7, #7
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d113      	bne.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	2220      	movs	r2, #32
 8002802:	431a      	orrs	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2241      	movs	r2, #65	; 0x41
 800280c:	2120      	movs	r1, #32
 800280e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2242      	movs	r2, #66	; 0x42
 8002814:	2100      	movs	r1, #0
 8002816:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2240      	movs	r2, #64	; 0x40
 800281c:	2100      	movs	r1, #0
 800281e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e00f      	b.n	8002844 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	4013      	ands	r3, r2
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	425a      	negs	r2, r3
 8002834:	4153      	adcs	r3, r2
 8002836:	b2db      	uxtb	r3, r3
 8002838:	001a      	movs	r2, r3
 800283a:	1dfb      	adds	r3, r7, #7
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d0bf      	beq.n	80027c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	0018      	movs	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	b004      	add	sp, #16
 800284a:	bd80      	pop	{r7, pc}

0800284c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002858:	e032      	b.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 f87d 	bl	8002960 <I2C_IsErrorOccurred>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e030      	b.n	80028d0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	3301      	adds	r3, #1
 8002872:	d025      	beq.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002874:	f7ff f80a 	bl	800188c <HAL_GetTick>
 8002878:	0002      	movs	r2, r0
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	429a      	cmp	r2, r3
 8002882:	d302      	bcc.n	800288a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d11a      	bne.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	2202      	movs	r2, #2
 8002892:	4013      	ands	r3, r2
 8002894:	2b02      	cmp	r3, #2
 8002896:	d013      	beq.n	80028c0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289c:	2220      	movs	r2, #32
 800289e:	431a      	orrs	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2241      	movs	r2, #65	; 0x41
 80028a8:	2120      	movs	r1, #32
 80028aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2242      	movs	r2, #66	; 0x42
 80028b0:	2100      	movs	r1, #0
 80028b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2240      	movs	r2, #64	; 0x40
 80028b8:	2100      	movs	r1, #0
 80028ba:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e007      	b.n	80028d0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	2202      	movs	r2, #2
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d1c5      	bne.n	800285a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	0018      	movs	r0, r3
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b004      	add	sp, #16
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028e4:	e02f      	b.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	68b9      	ldr	r1, [r7, #8]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	0018      	movs	r0, r3
 80028ee:	f000 f837 	bl	8002960 <I2C_IsErrorOccurred>
 80028f2:	1e03      	subs	r3, r0, #0
 80028f4:	d001      	beq.n	80028fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e02d      	b.n	8002956 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028fa:	f7fe ffc7 	bl	800188c <HAL_GetTick>
 80028fe:	0002      	movs	r2, r0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	429a      	cmp	r2, r3
 8002908:	d302      	bcc.n	8002910 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d11a      	bne.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2220      	movs	r2, #32
 8002918:	4013      	ands	r3, r2
 800291a:	2b20      	cmp	r3, #32
 800291c:	d013      	beq.n	8002946 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002922:	2220      	movs	r2, #32
 8002924:	431a      	orrs	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2241      	movs	r2, #65	; 0x41
 800292e:	2120      	movs	r1, #32
 8002930:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2242      	movs	r2, #66	; 0x42
 8002936:	2100      	movs	r1, #0
 8002938:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2240      	movs	r2, #64	; 0x40
 800293e:	2100      	movs	r1, #0
 8002940:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e007      	b.n	8002956 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	2220      	movs	r2, #32
 800294e:	4013      	ands	r3, r2
 8002950:	2b20      	cmp	r3, #32
 8002952:	d1c8      	bne.n	80028e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	0018      	movs	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	b004      	add	sp, #16
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002960:	b590      	push	{r4, r7, lr}
 8002962:	b08b      	sub	sp, #44	; 0x2c
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800296c:	2327      	movs	r3, #39	; 0x27
 800296e:	18fb      	adds	r3, r7, r3
 8002970:	2200      	movs	r2, #0
 8002972:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2210      	movs	r2, #16
 8002988:	4013      	ands	r3, r2
 800298a:	d100      	bne.n	800298e <I2C_IsErrorOccurred+0x2e>
 800298c:	e082      	b.n	8002a94 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2210      	movs	r2, #16
 8002994:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002996:	e060      	b.n	8002a5a <I2C_IsErrorOccurred+0xfa>
 8002998:	2427      	movs	r4, #39	; 0x27
 800299a:	193b      	adds	r3, r7, r4
 800299c:	193a      	adds	r2, r7, r4
 800299e:	7812      	ldrb	r2, [r2, #0]
 80029a0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3301      	adds	r3, #1
 80029a6:	d058      	beq.n	8002a5a <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029a8:	f7fe ff70 	bl	800188c <HAL_GetTick>
 80029ac:	0002      	movs	r2, r0
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	68ba      	ldr	r2, [r7, #8]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d306      	bcc.n	80029c6 <I2C_IsErrorOccurred+0x66>
 80029b8:	193b      	adds	r3, r7, r4
 80029ba:	193a      	adds	r2, r7, r4
 80029bc:	7812      	ldrb	r2, [r2, #0]
 80029be:	701a      	strb	r2, [r3, #0]
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d149      	bne.n	8002a5a <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	2380      	movs	r3, #128	; 0x80
 80029ce:	01db      	lsls	r3, r3, #7
 80029d0:	4013      	ands	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029d4:	2013      	movs	r0, #19
 80029d6:	183b      	adds	r3, r7, r0
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	2142      	movs	r1, #66	; 0x42
 80029dc:	5c52      	ldrb	r2, [r2, r1]
 80029de:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	699a      	ldr	r2, [r3, #24]
 80029e6:	2380      	movs	r3, #128	; 0x80
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	401a      	ands	r2, r3
 80029ec:	2380      	movs	r3, #128	; 0x80
 80029ee:	021b      	lsls	r3, r3, #8
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d126      	bne.n	8002a42 <I2C_IsErrorOccurred+0xe2>
 80029f4:	697a      	ldr	r2, [r7, #20]
 80029f6:	2380      	movs	r3, #128	; 0x80
 80029f8:	01db      	lsls	r3, r3, #7
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d021      	beq.n	8002a42 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80029fe:	183b      	adds	r3, r7, r0
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b20      	cmp	r3, #32
 8002a04:	d01d      	beq.n	8002a42 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2180      	movs	r1, #128	; 0x80
 8002a12:	01c9      	lsls	r1, r1, #7
 8002a14:	430a      	orrs	r2, r1
 8002a16:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a18:	f7fe ff38 	bl	800188c <HAL_GetTick>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a20:	e00f      	b.n	8002a42 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a22:	f7fe ff33 	bl	800188c <HAL_GetTick>
 8002a26:	0002      	movs	r2, r0
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b19      	cmp	r3, #25
 8002a2e:	d908      	bls.n	8002a42 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	2220      	movs	r2, #32
 8002a34:	4313      	orrs	r3, r2
 8002a36:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a38:	2327      	movs	r3, #39	; 0x27
 8002a3a:	18fb      	adds	r3, r7, r3
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]

              break;
 8002a40:	e00b      	b.n	8002a5a <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	2220      	movs	r2, #32
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	2127      	movs	r1, #39	; 0x27
 8002a4e:	187a      	adds	r2, r7, r1
 8002a50:	1879      	adds	r1, r7, r1
 8002a52:	7809      	ldrb	r1, [r1, #0]
 8002a54:	7011      	strb	r1, [r2, #0]
 8002a56:	2b20      	cmp	r3, #32
 8002a58:	d1e3      	bne.n	8002a22 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	2220      	movs	r2, #32
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d004      	beq.n	8002a72 <I2C_IsErrorOccurred+0x112>
 8002a68:	2327      	movs	r3, #39	; 0x27
 8002a6a:	18fb      	adds	r3, r7, r3
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d092      	beq.n	8002998 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a72:	2327      	movs	r3, #39	; 0x27
 8002a74:	18fb      	adds	r3, r7, r3
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d103      	bne.n	8002a84 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2220      	movs	r2, #32
 8002a82:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	2204      	movs	r2, #4
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a8c:	2327      	movs	r3, #39	; 0x27
 8002a8e:	18fb      	adds	r3, r7, r3
 8002a90:	2201      	movs	r2, #1
 8002a92:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	2380      	movs	r3, #128	; 0x80
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d00c      	beq.n	8002ac0 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002aa6:	6a3b      	ldr	r3, [r7, #32]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	0052      	lsls	r2, r2, #1
 8002ab6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ab8:	2327      	movs	r3, #39	; 0x27
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	2201      	movs	r2, #1
 8002abe:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	2380      	movs	r3, #128	; 0x80
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	d00c      	beq.n	8002ae4 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	2208      	movs	r2, #8
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2280      	movs	r2, #128	; 0x80
 8002ad8:	00d2      	lsls	r2, r2, #3
 8002ada:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002adc:	2327      	movs	r3, #39	; 0x27
 8002ade:	18fb      	adds	r3, r7, r3
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	2380      	movs	r3, #128	; 0x80
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4013      	ands	r3, r2
 8002aec:	d00c      	beq.n	8002b08 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002aee:	6a3b      	ldr	r3, [r7, #32]
 8002af0:	2202      	movs	r2, #2
 8002af2:	4313      	orrs	r3, r2
 8002af4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2280      	movs	r2, #128	; 0x80
 8002afc:	0092      	lsls	r2, r2, #2
 8002afe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b00:	2327      	movs	r3, #39	; 0x27
 8002b02:	18fb      	adds	r3, r7, r3
 8002b04:	2201      	movs	r2, #1
 8002b06:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002b08:	2327      	movs	r3, #39	; 0x27
 8002b0a:	18fb      	adds	r3, r7, r3
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d01d      	beq.n	8002b4e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	0018      	movs	r0, r3
 8002b16:	f7ff fe29 	bl	800276c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	490d      	ldr	r1, [pc, #52]	; (8002b5c <I2C_IsErrorOccurred+0x1fc>)
 8002b26:	400a      	ands	r2, r1
 8002b28:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b2e:	6a3b      	ldr	r3, [r7, #32]
 8002b30:	431a      	orrs	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2241      	movs	r2, #65	; 0x41
 8002b3a:	2120      	movs	r1, #32
 8002b3c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2242      	movs	r2, #66	; 0x42
 8002b42:	2100      	movs	r1, #0
 8002b44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2240      	movs	r2, #64	; 0x40
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002b4e:	2327      	movs	r3, #39	; 0x27
 8002b50:	18fb      	adds	r3, r7, r3
 8002b52:	781b      	ldrb	r3, [r3, #0]
}
 8002b54:	0018      	movs	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b00b      	add	sp, #44	; 0x2c
 8002b5a:	bd90      	pop	{r4, r7, pc}
 8002b5c:	fe00e800 	.word	0xfe00e800

08002b60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b60:	b590      	push	{r4, r7, lr}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	0008      	movs	r0, r1
 8002b6a:	0011      	movs	r1, r2
 8002b6c:	607b      	str	r3, [r7, #4]
 8002b6e:	240a      	movs	r4, #10
 8002b70:	193b      	adds	r3, r7, r4
 8002b72:	1c02      	adds	r2, r0, #0
 8002b74:	801a      	strh	r2, [r3, #0]
 8002b76:	2009      	movs	r0, #9
 8002b78:	183b      	adds	r3, r7, r0
 8002b7a:	1c0a      	adds	r2, r1, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b7e:	193b      	adds	r3, r7, r4
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	059b      	lsls	r3, r3, #22
 8002b84:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b86:	183b      	adds	r3, r7, r0
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	0419      	lsls	r1, r3, #16
 8002b8c:	23ff      	movs	r3, #255	; 0xff
 8002b8e:	041b      	lsls	r3, r3, #16
 8002b90:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b92:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	085b      	lsrs	r3, r3, #1
 8002ba0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002baa:	0d51      	lsrs	r1, r2, #21
 8002bac:	2280      	movs	r2, #128	; 0x80
 8002bae:	00d2      	lsls	r2, r2, #3
 8002bb0:	400a      	ands	r2, r1
 8002bb2:	4907      	ldr	r1, [pc, #28]	; (8002bd0 <I2C_TransferConfig+0x70>)
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	43d2      	mvns	r2, r2
 8002bb8:	401a      	ands	r2, r3
 8002bba:	0011      	movs	r1, r2
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bc6:	46c0      	nop			; (mov r8, r8)
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b007      	add	sp, #28
 8002bcc:	bd90      	pop	{r4, r7, pc}
 8002bce:	46c0      	nop			; (mov r8, r8)
 8002bd0:	03ff63ff 	.word	0x03ff63ff

08002bd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2241      	movs	r2, #65	; 0x41
 8002be2:	5c9b      	ldrb	r3, [r3, r2]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b20      	cmp	r3, #32
 8002be8:	d138      	bne.n	8002c5c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2240      	movs	r2, #64	; 0x40
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e032      	b.n	8002c5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2240      	movs	r2, #64	; 0x40
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2241      	movs	r2, #65	; 0x41
 8002c04:	2124      	movs	r1, #36	; 0x24
 8002c06:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2101      	movs	r1, #1
 8002c14:	438a      	bics	r2, r1
 8002c16:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4911      	ldr	r1, [pc, #68]	; (8002c68 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002c24:	400a      	ands	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2101      	movs	r1, #1
 8002c44:	430a      	orrs	r2, r1
 8002c46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2241      	movs	r2, #65	; 0x41
 8002c4c:	2120      	movs	r1, #32
 8002c4e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2240      	movs	r2, #64	; 0x40
 8002c54:	2100      	movs	r1, #0
 8002c56:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	e000      	b.n	8002c5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c5c:	2302      	movs	r3, #2
  }
}
 8002c5e:	0018      	movs	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	b002      	add	sp, #8
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	ffffefff 	.word	0xffffefff

08002c6c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2241      	movs	r2, #65	; 0x41
 8002c7a:	5c9b      	ldrb	r3, [r3, r2]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b20      	cmp	r3, #32
 8002c80:	d139      	bne.n	8002cf6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2240      	movs	r2, #64	; 0x40
 8002c86:	5c9b      	ldrb	r3, [r3, r2]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d101      	bne.n	8002c90 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	e033      	b.n	8002cf8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2240      	movs	r2, #64	; 0x40
 8002c94:	2101      	movs	r1, #1
 8002c96:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2241      	movs	r2, #65	; 0x41
 8002c9c:	2124      	movs	r1, #36	; 0x24
 8002c9e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2101      	movs	r1, #1
 8002cac:	438a      	bics	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	021b      	lsls	r3, r3, #8
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2101      	movs	r1, #1
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2241      	movs	r2, #65	; 0x41
 8002ce6:	2120      	movs	r1, #32
 8002ce8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2240      	movs	r2, #64	; 0x40
 8002cee:	2100      	movs	r1, #0
 8002cf0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e000      	b.n	8002cf8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002cf6:	2302      	movs	r3, #2
  }
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b004      	add	sp, #16
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	fffff0ff 	.word	0xfffff0ff

08002d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d04:	b5b0      	push	{r4, r5, r7, lr}
 8002d06:	b08a      	sub	sp, #40	; 0x28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f000 fb6c 	bl	80033f0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d18:	4bc8      	ldr	r3, [pc, #800]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	220c      	movs	r2, #12
 8002d1e:	4013      	ands	r3, r2
 8002d20:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d22:	4bc6      	ldr	r3, [pc, #792]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	025b      	lsls	r3, r3, #9
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2201      	movs	r2, #1
 8002d34:	4013      	ands	r3, r2
 8002d36:	d100      	bne.n	8002d3a <HAL_RCC_OscConfig+0x36>
 8002d38:	e07d      	b.n	8002e36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d007      	beq.n	8002d50 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2b0c      	cmp	r3, #12
 8002d44:	d112      	bne.n	8002d6c <HAL_RCC_OscConfig+0x68>
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	025b      	lsls	r3, r3, #9
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d10d      	bne.n	8002d6c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d50:	4bba      	ldr	r3, [pc, #744]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	2380      	movs	r3, #128	; 0x80
 8002d56:	029b      	lsls	r3, r3, #10
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d100      	bne.n	8002d5e <HAL_RCC_OscConfig+0x5a>
 8002d5c:	e06a      	b.n	8002e34 <HAL_RCC_OscConfig+0x130>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d166      	bne.n	8002e34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	f000 fb42 	bl	80033f0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	2380      	movs	r3, #128	; 0x80
 8002d72:	025b      	lsls	r3, r3, #9
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d107      	bne.n	8002d88 <HAL_RCC_OscConfig+0x84>
 8002d78:	4bb0      	ldr	r3, [pc, #704]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4baf      	ldr	r3, [pc, #700]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d7e:	2180      	movs	r1, #128	; 0x80
 8002d80:	0249      	lsls	r1, r1, #9
 8002d82:	430a      	orrs	r2, r1
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	e027      	b.n	8002dd8 <HAL_RCC_OscConfig+0xd4>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	23a0      	movs	r3, #160	; 0xa0
 8002d8e:	02db      	lsls	r3, r3, #11
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d10e      	bne.n	8002db2 <HAL_RCC_OscConfig+0xae>
 8002d94:	4ba9      	ldr	r3, [pc, #676]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4ba8      	ldr	r3, [pc, #672]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002d9a:	2180      	movs	r1, #128	; 0x80
 8002d9c:	02c9      	lsls	r1, r1, #11
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	4ba6      	ldr	r3, [pc, #664]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	4ba5      	ldr	r3, [pc, #660]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002da8:	2180      	movs	r1, #128	; 0x80
 8002daa:	0249      	lsls	r1, r1, #9
 8002dac:	430a      	orrs	r2, r1
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	e012      	b.n	8002dd8 <HAL_RCC_OscConfig+0xd4>
 8002db2:	4ba2      	ldr	r3, [pc, #648]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4ba1      	ldr	r3, [pc, #644]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002db8:	49a1      	ldr	r1, [pc, #644]	; (8003040 <HAL_RCC_OscConfig+0x33c>)
 8002dba:	400a      	ands	r2, r1
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	4b9f      	ldr	r3, [pc, #636]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	025b      	lsls	r3, r3, #9
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4b9b      	ldr	r3, [pc, #620]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4b9a      	ldr	r3, [pc, #616]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002dd2:	499c      	ldr	r1, [pc, #624]	; (8003044 <HAL_RCC_OscConfig+0x340>)
 8002dd4:	400a      	ands	r2, r1
 8002dd6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d014      	beq.n	8002e0a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de0:	f7fe fd54 	bl	800188c <HAL_GetTick>
 8002de4:	0003      	movs	r3, r0
 8002de6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002de8:	e008      	b.n	8002dfc <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dea:	f7fe fd4f 	bl	800188c <HAL_GetTick>
 8002dee:	0002      	movs	r2, r0
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b64      	cmp	r3, #100	; 0x64
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e2f9      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002dfc:	4b8f      	ldr	r3, [pc, #572]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	2380      	movs	r3, #128	; 0x80
 8002e02:	029b      	lsls	r3, r3, #10
 8002e04:	4013      	ands	r3, r2
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCC_OscConfig+0xe6>
 8002e08:	e015      	b.n	8002e36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0a:	f7fe fd3f 	bl	800188c <HAL_GetTick>
 8002e0e:	0003      	movs	r3, r0
 8002e10:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e14:	f7fe fd3a 	bl	800188c <HAL_GetTick>
 8002e18:	0002      	movs	r2, r0
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b64      	cmp	r3, #100	; 0x64
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e2e4      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e26:	4b85      	ldr	r3, [pc, #532]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	2380      	movs	r3, #128	; 0x80
 8002e2c:	029b      	lsls	r3, r3, #10
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d1f0      	bne.n	8002e14 <HAL_RCC_OscConfig+0x110>
 8002e32:	e000      	b.n	8002e36 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e34:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	d100      	bne.n	8002e42 <HAL_RCC_OscConfig+0x13e>
 8002e40:	e099      	b.n	8002f76 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d009      	beq.n	8002e64 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002e50:	4b7a      	ldr	r3, [pc, #488]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b79      	ldr	r3, [pc, #484]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002e56:	2120      	movs	r1, #32
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	2220      	movs	r2, #32
 8002e60:	4393      	bics	r3, r2
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d005      	beq.n	8002e76 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	2b0c      	cmp	r3, #12
 8002e6e:	d13e      	bne.n	8002eee <HAL_RCC_OscConfig+0x1ea>
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d13b      	bne.n	8002eee <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002e76:	4b71      	ldr	r3, [pc, #452]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d004      	beq.n	8002e8a <HAL_RCC_OscConfig+0x186>
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e2b2      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e8a:	4b6c      	ldr	r3, [pc, #432]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	4a6e      	ldr	r2, [pc, #440]	; (8003048 <HAL_RCC_OscConfig+0x344>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	021a      	lsls	r2, r3, #8
 8002e9a:	4b68      	ldr	r3, [pc, #416]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002ea0:	4b66      	ldr	r3, [pc, #408]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2209      	movs	r2, #9
 8002ea6:	4393      	bics	r3, r2
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	4b64      	ldr	r3, [pc, #400]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002eac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002eb2:	f000 fbeb 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8002eb6:	0001      	movs	r1, r0
 8002eb8:	4b60      	ldr	r3, [pc, #384]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	091b      	lsrs	r3, r3, #4
 8002ebe:	220f      	movs	r2, #15
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	4a62      	ldr	r2, [pc, #392]	; (800304c <HAL_RCC_OscConfig+0x348>)
 8002ec4:	5cd3      	ldrb	r3, [r2, r3]
 8002ec6:	000a      	movs	r2, r1
 8002ec8:	40da      	lsrs	r2, r3
 8002eca:	4b61      	ldr	r3, [pc, #388]	; (8003050 <HAL_RCC_OscConfig+0x34c>)
 8002ecc:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002ece:	4b61      	ldr	r3, [pc, #388]	; (8003054 <HAL_RCC_OscConfig+0x350>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2513      	movs	r5, #19
 8002ed4:	197c      	adds	r4, r7, r5
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f7fe fc92 	bl	8001800 <HAL_InitTick>
 8002edc:	0003      	movs	r3, r0
 8002ede:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002ee0:	197b      	adds	r3, r7, r5
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d046      	beq.n	8002f76 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002ee8:	197b      	adds	r3, r7, r5
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	e280      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d027      	beq.n	8002f44 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002ef4:	4b51      	ldr	r3, [pc, #324]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2209      	movs	r2, #9
 8002efa:	4393      	bics	r3, r2
 8002efc:	0019      	movs	r1, r3
 8002efe:	4b4f      	ldr	r3, [pc, #316]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f02:	430a      	orrs	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f06:	f7fe fcc1 	bl	800188c <HAL_GetTick>
 8002f0a:	0003      	movs	r3, r0
 8002f0c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f10:	f7fe fcbc 	bl	800188c <HAL_GetTick>
 8002f14:	0002      	movs	r2, r0
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e266      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f22:	4b46      	ldr	r3, [pc, #280]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2204      	movs	r2, #4
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d0f1      	beq.n	8002f10 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f2c:	4b43      	ldr	r3, [pc, #268]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	4a45      	ldr	r2, [pc, #276]	; (8003048 <HAL_RCC_OscConfig+0x344>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	0019      	movs	r1, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	021a      	lsls	r2, r3, #8
 8002f3c:	4b3f      	ldr	r3, [pc, #252]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	e018      	b.n	8002f76 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f44:	4b3d      	ldr	r3, [pc, #244]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4b3c      	ldr	r3, [pc, #240]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	438a      	bics	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7fe fc9c 	bl	800188c <HAL_GetTick>
 8002f54:	0003      	movs	r3, r0
 8002f56:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f58:	e008      	b.n	8002f6c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f5a:	f7fe fc97 	bl	800188c <HAL_GetTick>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e241      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f6c:	4b33      	ldr	r3, [pc, #204]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2204      	movs	r2, #4
 8002f72:	4013      	ands	r3, r2
 8002f74:	d1f1      	bne.n	8002f5a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2210      	movs	r2, #16
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d100      	bne.n	8002f82 <HAL_RCC_OscConfig+0x27e>
 8002f80:	e0a1      	b.n	80030c6 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d140      	bne.n	800300a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f88:	4b2c      	ldr	r3, [pc, #176]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	2380      	movs	r3, #128	; 0x80
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4013      	ands	r3, r2
 8002f92:	d005      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x29c>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	699b      	ldr	r3, [r3, #24]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e227      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fa0:	4b26      	ldr	r3, [pc, #152]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4a2c      	ldr	r2, [pc, #176]	; (8003058 <HAL_RCC_OscConfig+0x354>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	0019      	movs	r1, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1a      	ldr	r2, [r3, #32]
 8002fae:	4b23      	ldr	r3, [pc, #140]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fb4:	4b21      	ldr	r3, [pc, #132]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	021b      	lsls	r3, r3, #8
 8002fba:	0a19      	lsrs	r1, r3, #8
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	061a      	lsls	r2, r3, #24
 8002fc2:	4b1e      	ldr	r3, [pc, #120]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	0b5b      	lsrs	r3, r3, #13
 8002fce:	3301      	adds	r3, #1
 8002fd0:	2280      	movs	r2, #128	; 0x80
 8002fd2:	0212      	lsls	r2, r2, #8
 8002fd4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002fd6:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	210f      	movs	r1, #15
 8002fde:	400b      	ands	r3, r1
 8002fe0:	491a      	ldr	r1, [pc, #104]	; (800304c <HAL_RCC_OscConfig+0x348>)
 8002fe2:	5ccb      	ldrb	r3, [r1, r3]
 8002fe4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002fe6:	4b1a      	ldr	r3, [pc, #104]	; (8003050 <HAL_RCC_OscConfig+0x34c>)
 8002fe8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002fea:	4b1a      	ldr	r3, [pc, #104]	; (8003054 <HAL_RCC_OscConfig+0x350>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2513      	movs	r5, #19
 8002ff0:	197c      	adds	r4, r7, r5
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f7fe fc04 	bl	8001800 <HAL_InitTick>
 8002ff8:	0003      	movs	r3, r0
 8002ffa:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002ffc:	197b      	adds	r3, r7, r5
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d060      	beq.n	80030c6 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8003004:	197b      	adds	r3, r7, r5
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	e1f2      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d03f      	beq.n	8003092 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003012:	4b0a      	ldr	r3, [pc, #40]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	4b09      	ldr	r3, [pc, #36]	; (800303c <HAL_RCC_OscConfig+0x338>)
 8003018:	2180      	movs	r1, #128	; 0x80
 800301a:	0049      	lsls	r1, r1, #1
 800301c:	430a      	orrs	r2, r1
 800301e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003020:	f7fe fc34 	bl	800188c <HAL_GetTick>
 8003024:	0003      	movs	r3, r0
 8003026:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003028:	e018      	b.n	800305c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800302a:	f7fe fc2f 	bl	800188c <HAL_GetTick>
 800302e:	0002      	movs	r2, r0
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d911      	bls.n	800305c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e1d9      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
 800303c:	40021000 	.word	0x40021000
 8003040:	fffeffff 	.word	0xfffeffff
 8003044:	fffbffff 	.word	0xfffbffff
 8003048:	ffffe0ff 	.word	0xffffe0ff
 800304c:	08004614 	.word	0x08004614
 8003050:	20000000 	.word	0x20000000
 8003054:	20000004 	.word	0x20000004
 8003058:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800305c:	4bc9      	ldr	r3, [pc, #804]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4013      	ands	r3, r2
 8003066:	d0e0      	beq.n	800302a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003068:	4bc6      	ldr	r3, [pc, #792]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4ac6      	ldr	r2, [pc, #792]	; (8003388 <HAL_RCC_OscConfig+0x684>)
 800306e:	4013      	ands	r3, r2
 8003070:	0019      	movs	r1, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a1a      	ldr	r2, [r3, #32]
 8003076:	4bc3      	ldr	r3, [pc, #780]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003078:	430a      	orrs	r2, r1
 800307a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800307c:	4bc1      	ldr	r3, [pc, #772]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	021b      	lsls	r3, r3, #8
 8003082:	0a19      	lsrs	r1, r3, #8
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	69db      	ldr	r3, [r3, #28]
 8003088:	061a      	lsls	r2, r3, #24
 800308a:	4bbe      	ldr	r3, [pc, #760]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800308c:	430a      	orrs	r2, r1
 800308e:	605a      	str	r2, [r3, #4]
 8003090:	e019      	b.n	80030c6 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003092:	4bbc      	ldr	r3, [pc, #752]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	4bbb      	ldr	r3, [pc, #748]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003098:	49bc      	ldr	r1, [pc, #752]	; (800338c <HAL_RCC_OscConfig+0x688>)
 800309a:	400a      	ands	r2, r1
 800309c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7fe fbf5 	bl	800188c <HAL_GetTick>
 80030a2:	0003      	movs	r3, r0
 80030a4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030a8:	f7fe fbf0 	bl	800188c <HAL_GetTick>
 80030ac:	0002      	movs	r2, r0
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e19a      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80030ba:	4bb2      	ldr	r3, [pc, #712]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	2380      	movs	r3, #128	; 0x80
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4013      	ands	r3, r2
 80030c4:	d1f0      	bne.n	80030a8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2208      	movs	r2, #8
 80030cc:	4013      	ands	r3, r2
 80030ce:	d036      	beq.n	800313e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d019      	beq.n	800310c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030d8:	4baa      	ldr	r3, [pc, #680]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80030da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030dc:	4ba9      	ldr	r3, [pc, #676]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80030de:	2101      	movs	r1, #1
 80030e0:	430a      	orrs	r2, r1
 80030e2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e4:	f7fe fbd2 	bl	800188c <HAL_GetTick>
 80030e8:	0003      	movs	r3, r0
 80030ea:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ee:	f7fe fbcd 	bl	800188c <HAL_GetTick>
 80030f2:	0002      	movs	r2, r0
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e177      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003100:	4ba0      	ldr	r3, [pc, #640]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003104:	2202      	movs	r2, #2
 8003106:	4013      	ands	r3, r2
 8003108:	d0f1      	beq.n	80030ee <HAL_RCC_OscConfig+0x3ea>
 800310a:	e018      	b.n	800313e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310c:	4b9d      	ldr	r3, [pc, #628]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800310e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003110:	4b9c      	ldr	r3, [pc, #624]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003112:	2101      	movs	r1, #1
 8003114:	438a      	bics	r2, r1
 8003116:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003118:	f7fe fbb8 	bl	800188c <HAL_GetTick>
 800311c:	0003      	movs	r3, r0
 800311e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003122:	f7fe fbb3 	bl	800188c <HAL_GetTick>
 8003126:	0002      	movs	r2, r0
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e15d      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003134:	4b93      	ldr	r3, [pc, #588]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003138:	2202      	movs	r2, #2
 800313a:	4013      	ands	r3, r2
 800313c:	d1f1      	bne.n	8003122 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2204      	movs	r2, #4
 8003144:	4013      	ands	r3, r2
 8003146:	d100      	bne.n	800314a <HAL_RCC_OscConfig+0x446>
 8003148:	e0ae      	b.n	80032a8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314a:	2023      	movs	r0, #35	; 0x23
 800314c:	183b      	adds	r3, r7, r0
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003152:	4b8c      	ldr	r3, [pc, #560]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003154:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003156:	2380      	movs	r3, #128	; 0x80
 8003158:	055b      	lsls	r3, r3, #21
 800315a:	4013      	ands	r3, r2
 800315c:	d109      	bne.n	8003172 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	4b89      	ldr	r3, [pc, #548]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003160:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003162:	4b88      	ldr	r3, [pc, #544]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003164:	2180      	movs	r1, #128	; 0x80
 8003166:	0549      	lsls	r1, r1, #21
 8003168:	430a      	orrs	r2, r1
 800316a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800316c:	183b      	adds	r3, r7, r0
 800316e:	2201      	movs	r2, #1
 8003170:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003172:	4b87      	ldr	r3, [pc, #540]	; (8003390 <HAL_RCC_OscConfig+0x68c>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	2380      	movs	r3, #128	; 0x80
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	4013      	ands	r3, r2
 800317c:	d11a      	bne.n	80031b4 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800317e:	4b84      	ldr	r3, [pc, #528]	; (8003390 <HAL_RCC_OscConfig+0x68c>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	4b83      	ldr	r3, [pc, #524]	; (8003390 <HAL_RCC_OscConfig+0x68c>)
 8003184:	2180      	movs	r1, #128	; 0x80
 8003186:	0049      	lsls	r1, r1, #1
 8003188:	430a      	orrs	r2, r1
 800318a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800318c:	f7fe fb7e 	bl	800188c <HAL_GetTick>
 8003190:	0003      	movs	r3, r0
 8003192:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003196:	f7fe fb79 	bl	800188c <HAL_GetTick>
 800319a:	0002      	movs	r2, r0
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b64      	cmp	r3, #100	; 0x64
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e123      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a8:	4b79      	ldr	r3, [pc, #484]	; (8003390 <HAL_RCC_OscConfig+0x68c>)
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4013      	ands	r3, r2
 80031b2:	d0f0      	beq.n	8003196 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	2380      	movs	r3, #128	; 0x80
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	429a      	cmp	r2, r3
 80031be:	d107      	bne.n	80031d0 <HAL_RCC_OscConfig+0x4cc>
 80031c0:	4b70      	ldr	r3, [pc, #448]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80031c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031c4:	4b6f      	ldr	r3, [pc, #444]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80031c6:	2180      	movs	r1, #128	; 0x80
 80031c8:	0049      	lsls	r1, r1, #1
 80031ca:	430a      	orrs	r2, r1
 80031cc:	651a      	str	r2, [r3, #80]	; 0x50
 80031ce:	e031      	b.n	8003234 <HAL_RCC_OscConfig+0x530>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d10c      	bne.n	80031f2 <HAL_RCC_OscConfig+0x4ee>
 80031d8:	4b6a      	ldr	r3, [pc, #424]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80031da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031dc:	4b69      	ldr	r3, [pc, #420]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80031de:	496b      	ldr	r1, [pc, #428]	; (800338c <HAL_RCC_OscConfig+0x688>)
 80031e0:	400a      	ands	r2, r1
 80031e2:	651a      	str	r2, [r3, #80]	; 0x50
 80031e4:	4b67      	ldr	r3, [pc, #412]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80031e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80031e8:	4b66      	ldr	r3, [pc, #408]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80031ea:	496a      	ldr	r1, [pc, #424]	; (8003394 <HAL_RCC_OscConfig+0x690>)
 80031ec:	400a      	ands	r2, r1
 80031ee:	651a      	str	r2, [r3, #80]	; 0x50
 80031f0:	e020      	b.n	8003234 <HAL_RCC_OscConfig+0x530>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	23a0      	movs	r3, #160	; 0xa0
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d10e      	bne.n	800321c <HAL_RCC_OscConfig+0x518>
 80031fe:	4b61      	ldr	r3, [pc, #388]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003200:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003202:	4b60      	ldr	r3, [pc, #384]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003204:	2180      	movs	r1, #128	; 0x80
 8003206:	00c9      	lsls	r1, r1, #3
 8003208:	430a      	orrs	r2, r1
 800320a:	651a      	str	r2, [r3, #80]	; 0x50
 800320c:	4b5d      	ldr	r3, [pc, #372]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800320e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003210:	4b5c      	ldr	r3, [pc, #368]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003212:	2180      	movs	r1, #128	; 0x80
 8003214:	0049      	lsls	r1, r1, #1
 8003216:	430a      	orrs	r2, r1
 8003218:	651a      	str	r2, [r3, #80]	; 0x50
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0x530>
 800321c:	4b59      	ldr	r3, [pc, #356]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800321e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003220:	4b58      	ldr	r3, [pc, #352]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003222:	495a      	ldr	r1, [pc, #360]	; (800338c <HAL_RCC_OscConfig+0x688>)
 8003224:	400a      	ands	r2, r1
 8003226:	651a      	str	r2, [r3, #80]	; 0x50
 8003228:	4b56      	ldr	r3, [pc, #344]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800322a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800322c:	4b55      	ldr	r3, [pc, #340]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800322e:	4959      	ldr	r1, [pc, #356]	; (8003394 <HAL_RCC_OscConfig+0x690>)
 8003230:	400a      	ands	r2, r1
 8003232:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d015      	beq.n	8003268 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323c:	f7fe fb26 	bl	800188c <HAL_GetTick>
 8003240:	0003      	movs	r3, r0
 8003242:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003244:	e009      	b.n	800325a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003246:	f7fe fb21 	bl	800188c <HAL_GetTick>
 800324a:	0002      	movs	r2, r0
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	4a51      	ldr	r2, [pc, #324]	; (8003398 <HAL_RCC_OscConfig+0x694>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e0ca      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800325a:	4b4a      	ldr	r3, [pc, #296]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800325c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800325e:	2380      	movs	r3, #128	; 0x80
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4013      	ands	r3, r2
 8003264:	d0ef      	beq.n	8003246 <HAL_RCC_OscConfig+0x542>
 8003266:	e014      	b.n	8003292 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003268:	f7fe fb10 	bl	800188c <HAL_GetTick>
 800326c:	0003      	movs	r3, r0
 800326e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003270:	e009      	b.n	8003286 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003272:	f7fe fb0b 	bl	800188c <HAL_GetTick>
 8003276:	0002      	movs	r2, r0
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	4a46      	ldr	r2, [pc, #280]	; (8003398 <HAL_RCC_OscConfig+0x694>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e0b4      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003286:	4b3f      	ldr	r3, [pc, #252]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003288:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800328a:	2380      	movs	r3, #128	; 0x80
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4013      	ands	r3, r2
 8003290:	d1ef      	bne.n	8003272 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003292:	2323      	movs	r3, #35	; 0x23
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d105      	bne.n	80032a8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800329c:	4b39      	ldr	r3, [pc, #228]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800329e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032a0:	4b38      	ldr	r3, [pc, #224]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80032a2:	493e      	ldr	r1, [pc, #248]	; (800339c <HAL_RCC_OscConfig+0x698>)
 80032a4:	400a      	ands	r2, r1
 80032a6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d100      	bne.n	80032b2 <HAL_RCC_OscConfig+0x5ae>
 80032b0:	e09d      	b.n	80033ee <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	2b0c      	cmp	r3, #12
 80032b6:	d100      	bne.n	80032ba <HAL_RCC_OscConfig+0x5b6>
 80032b8:	e076      	b.n	80033a8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d145      	bne.n	800334e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c2:	4b30      	ldr	r3, [pc, #192]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	4b2f      	ldr	r3, [pc, #188]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80032c8:	4935      	ldr	r1, [pc, #212]	; (80033a0 <HAL_RCC_OscConfig+0x69c>)
 80032ca:	400a      	ands	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ce:	f7fe fadd 	bl	800188c <HAL_GetTick>
 80032d2:	0003      	movs	r3, r0
 80032d4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d8:	f7fe fad8 	bl	800188c <HAL_GetTick>
 80032dc:	0002      	movs	r2, r0
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e082      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80032ea:	4b26      	ldr	r3, [pc, #152]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	049b      	lsls	r3, r3, #18
 80032f2:	4013      	ands	r3, r2
 80032f4:	d1f0      	bne.n	80032d8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032f6:	4b23      	ldr	r3, [pc, #140]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	4a2a      	ldr	r2, [pc, #168]	; (80033a4 <HAL_RCC_OscConfig+0x6a0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	0019      	movs	r1, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330e:	431a      	orrs	r2, r3
 8003310:	4b1c      	ldr	r3, [pc, #112]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003312:	430a      	orrs	r2, r1
 8003314:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003316:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	4b1a      	ldr	r3, [pc, #104]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 800331c:	2180      	movs	r1, #128	; 0x80
 800331e:	0449      	lsls	r1, r1, #17
 8003320:	430a      	orrs	r2, r1
 8003322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003324:	f7fe fab2 	bl	800188c <HAL_GetTick>
 8003328:	0003      	movs	r3, r0
 800332a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800332c:	e008      	b.n	8003340 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800332e:	f7fe faad 	bl	800188c <HAL_GetTick>
 8003332:	0002      	movs	r2, r0
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e057      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003340:	4b10      	ldr	r3, [pc, #64]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	2380      	movs	r3, #128	; 0x80
 8003346:	049b      	lsls	r3, r3, #18
 8003348:	4013      	ands	r3, r2
 800334a:	d0f0      	beq.n	800332e <HAL_RCC_OscConfig+0x62a>
 800334c:	e04f      	b.n	80033ee <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334e:	4b0d      	ldr	r3, [pc, #52]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	4b0c      	ldr	r3, [pc, #48]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003354:	4912      	ldr	r1, [pc, #72]	; (80033a0 <HAL_RCC_OscConfig+0x69c>)
 8003356:	400a      	ands	r2, r1
 8003358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335a:	f7fe fa97 	bl	800188c <HAL_GetTick>
 800335e:	0003      	movs	r3, r0
 8003360:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003364:	f7fe fa92 	bl	800188c <HAL_GetTick>
 8003368:	0002      	movs	r2, r0
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e03c      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003376:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_RCC_OscConfig+0x680>)
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	2380      	movs	r3, #128	; 0x80
 800337c:	049b      	lsls	r3, r3, #18
 800337e:	4013      	ands	r3, r2
 8003380:	d1f0      	bne.n	8003364 <HAL_RCC_OscConfig+0x660>
 8003382:	e034      	b.n	80033ee <HAL_RCC_OscConfig+0x6ea>
 8003384:	40021000 	.word	0x40021000
 8003388:	ffff1fff 	.word	0xffff1fff
 800338c:	fffffeff 	.word	0xfffffeff
 8003390:	40007000 	.word	0x40007000
 8003394:	fffffbff 	.word	0xfffffbff
 8003398:	00001388 	.word	0x00001388
 800339c:	efffffff 	.word	0xefffffff
 80033a0:	feffffff 	.word	0xfeffffff
 80033a4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e01d      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033b4:	4b10      	ldr	r3, [pc, #64]	; (80033f8 <HAL_RCC_OscConfig+0x6f4>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	2380      	movs	r3, #128	; 0x80
 80033be:	025b      	lsls	r3, r3, #9
 80033c0:	401a      	ands	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d10f      	bne.n	80033ea <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	23f0      	movs	r3, #240	; 0xf0
 80033ce:	039b      	lsls	r3, r3, #14
 80033d0:	401a      	ands	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d107      	bne.n	80033ea <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	23c0      	movs	r3, #192	; 0xc0
 80033de:	041b      	lsls	r3, r3, #16
 80033e0:	401a      	ands	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d001      	beq.n	80033ee <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	0018      	movs	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b00a      	add	sp, #40	; 0x28
 80033f6:	bdb0      	pop	{r4, r5, r7, pc}
 80033f8:	40021000 	.word	0x40021000

080033fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033fc:	b5b0      	push	{r4, r5, r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e128      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003410:	4b96      	ldr	r3, [pc, #600]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2201      	movs	r2, #1
 8003416:	4013      	ands	r3, r2
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d91e      	bls.n	800345c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341e:	4b93      	ldr	r3, [pc, #588]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2201      	movs	r2, #1
 8003424:	4393      	bics	r3, r2
 8003426:	0019      	movs	r1, r3
 8003428:	4b90      	ldr	r3, [pc, #576]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003430:	f7fe fa2c 	bl	800188c <HAL_GetTick>
 8003434:	0003      	movs	r3, r0
 8003436:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003438:	e009      	b.n	800344e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800343a:	f7fe fa27 	bl	800188c <HAL_GetTick>
 800343e:	0002      	movs	r2, r0
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	4a8a      	ldr	r2, [pc, #552]	; (8003670 <HAL_RCC_ClockConfig+0x274>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d901      	bls.n	800344e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e109      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800344e:	4b87      	ldr	r3, [pc, #540]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2201      	movs	r2, #1
 8003454:	4013      	ands	r3, r2
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	429a      	cmp	r2, r3
 800345a:	d1ee      	bne.n	800343a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2202      	movs	r2, #2
 8003462:	4013      	ands	r3, r2
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003466:	4b83      	ldr	r3, [pc, #524]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	22f0      	movs	r2, #240	; 0xf0
 800346c:	4393      	bics	r3, r2
 800346e:	0019      	movs	r1, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	4b7f      	ldr	r3, [pc, #508]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003476:	430a      	orrs	r2, r1
 8003478:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2201      	movs	r2, #1
 8003480:	4013      	ands	r3, r2
 8003482:	d100      	bne.n	8003486 <HAL_RCC_ClockConfig+0x8a>
 8003484:	e089      	b.n	800359a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d107      	bne.n	800349e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800348e:	4b79      	ldr	r3, [pc, #484]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	2380      	movs	r3, #128	; 0x80
 8003494:	029b      	lsls	r3, r3, #10
 8003496:	4013      	ands	r3, r2
 8003498:	d120      	bne.n	80034dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e0e1      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b03      	cmp	r3, #3
 80034a4:	d107      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034a6:	4b73      	ldr	r3, [pc, #460]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	049b      	lsls	r3, r3, #18
 80034ae:	4013      	ands	r3, r2
 80034b0:	d114      	bne.n	80034dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e0d5      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d106      	bne.n	80034cc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034be:	4b6d      	ldr	r3, [pc, #436]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2204      	movs	r2, #4
 80034c4:	4013      	ands	r3, r2
 80034c6:	d109      	bne.n	80034dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e0ca      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80034cc:	4b69      	ldr	r3, [pc, #420]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4013      	ands	r3, r2
 80034d6:	d101      	bne.n	80034dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e0c2      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034dc:	4b65      	ldr	r3, [pc, #404]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	2203      	movs	r2, #3
 80034e2:	4393      	bics	r3, r2
 80034e4:	0019      	movs	r1, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	4b62      	ldr	r3, [pc, #392]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 80034ec:	430a      	orrs	r2, r1
 80034ee:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f0:	f7fe f9cc 	bl	800188c <HAL_GetTick>
 80034f4:	0003      	movs	r3, r0
 80034f6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d111      	bne.n	8003524 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003500:	e009      	b.n	8003516 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003502:	f7fe f9c3 	bl	800188c <HAL_GetTick>
 8003506:	0002      	movs	r2, r0
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	4a58      	ldr	r2, [pc, #352]	; (8003670 <HAL_RCC_ClockConfig+0x274>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e0a5      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003516:	4b57      	ldr	r3, [pc, #348]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	220c      	movs	r2, #12
 800351c:	4013      	ands	r3, r2
 800351e:	2b08      	cmp	r3, #8
 8003520:	d1ef      	bne.n	8003502 <HAL_RCC_ClockConfig+0x106>
 8003522:	e03a      	b.n	800359a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b03      	cmp	r3, #3
 800352a:	d111      	bne.n	8003550 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800352c:	e009      	b.n	8003542 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800352e:	f7fe f9ad 	bl	800188c <HAL_GetTick>
 8003532:	0002      	movs	r2, r0
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	4a4d      	ldr	r2, [pc, #308]	; (8003670 <HAL_RCC_ClockConfig+0x274>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e08f      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003542:	4b4c      	ldr	r3, [pc, #304]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	220c      	movs	r2, #12
 8003548:	4013      	ands	r3, r2
 800354a:	2b0c      	cmp	r3, #12
 800354c:	d1ef      	bne.n	800352e <HAL_RCC_ClockConfig+0x132>
 800354e:	e024      	b.n	800359a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d11b      	bne.n	8003590 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003558:	e009      	b.n	800356e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800355a:	f7fe f997 	bl	800188c <HAL_GetTick>
 800355e:	0002      	movs	r2, r0
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	4a42      	ldr	r2, [pc, #264]	; (8003670 <HAL_RCC_ClockConfig+0x274>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d901      	bls.n	800356e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e079      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800356e:	4b41      	ldr	r3, [pc, #260]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	220c      	movs	r2, #12
 8003574:	4013      	ands	r3, r2
 8003576:	2b04      	cmp	r3, #4
 8003578:	d1ef      	bne.n	800355a <HAL_RCC_ClockConfig+0x15e>
 800357a:	e00e      	b.n	800359a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f7fe f986 	bl	800188c <HAL_GetTick>
 8003580:	0002      	movs	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	4a3a      	ldr	r2, [pc, #232]	; (8003670 <HAL_RCC_ClockConfig+0x274>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d901      	bls.n	8003590 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e068      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003590:	4b38      	ldr	r3, [pc, #224]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	220c      	movs	r2, #12
 8003596:	4013      	ands	r3, r2
 8003598:	d1f0      	bne.n	800357c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800359a:	4b34      	ldr	r3, [pc, #208]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2201      	movs	r2, #1
 80035a0:	4013      	ands	r3, r2
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d21e      	bcs.n	80035e6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a8:	4b30      	ldr	r3, [pc, #192]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2201      	movs	r2, #1
 80035ae:	4393      	bics	r3, r2
 80035b0:	0019      	movs	r1, r3
 80035b2:	4b2e      	ldr	r3, [pc, #184]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035ba:	f7fe f967 	bl	800188c <HAL_GetTick>
 80035be:	0003      	movs	r3, r0
 80035c0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	e009      	b.n	80035d8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c4:	f7fe f962 	bl	800188c <HAL_GetTick>
 80035c8:	0002      	movs	r2, r0
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	4a28      	ldr	r2, [pc, #160]	; (8003670 <HAL_RCC_ClockConfig+0x274>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e044      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d8:	4b24      	ldr	r3, [pc, #144]	; (800366c <HAL_RCC_ClockConfig+0x270>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2201      	movs	r2, #1
 80035de:	4013      	ands	r3, r2
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d1ee      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2204      	movs	r2, #4
 80035ec:	4013      	ands	r3, r2
 80035ee:	d009      	beq.n	8003604 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035f0:	4b20      	ldr	r3, [pc, #128]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4a20      	ldr	r2, [pc, #128]	; (8003678 <HAL_RCC_ClockConfig+0x27c>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	0019      	movs	r1, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68da      	ldr	r2, [r3, #12]
 80035fe:	4b1d      	ldr	r3, [pc, #116]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003600:	430a      	orrs	r2, r1
 8003602:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2208      	movs	r2, #8
 800360a:	4013      	ands	r3, r2
 800360c:	d00a      	beq.n	8003624 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800360e:	4b19      	ldr	r3, [pc, #100]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	4a1a      	ldr	r2, [pc, #104]	; (800367c <HAL_RCC_ClockConfig+0x280>)
 8003614:	4013      	ands	r3, r2
 8003616:	0019      	movs	r1, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	00da      	lsls	r2, r3, #3
 800361e:	4b15      	ldr	r3, [pc, #84]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 8003620:	430a      	orrs	r2, r1
 8003622:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003624:	f000 f832 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8003628:	0001      	movs	r1, r0
 800362a:	4b12      	ldr	r3, [pc, #72]	; (8003674 <HAL_RCC_ClockConfig+0x278>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	091b      	lsrs	r3, r3, #4
 8003630:	220f      	movs	r2, #15
 8003632:	4013      	ands	r3, r2
 8003634:	4a12      	ldr	r2, [pc, #72]	; (8003680 <HAL_RCC_ClockConfig+0x284>)
 8003636:	5cd3      	ldrb	r3, [r2, r3]
 8003638:	000a      	movs	r2, r1
 800363a:	40da      	lsrs	r2, r3
 800363c:	4b11      	ldr	r3, [pc, #68]	; (8003684 <HAL_RCC_ClockConfig+0x288>)
 800363e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <HAL_RCC_ClockConfig+0x28c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	250b      	movs	r5, #11
 8003646:	197c      	adds	r4, r7, r5
 8003648:	0018      	movs	r0, r3
 800364a:	f7fe f8d9 	bl	8001800 <HAL_InitTick>
 800364e:	0003      	movs	r3, r0
 8003650:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003652:	197b      	adds	r3, r7, r5
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d002      	beq.n	8003660 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800365a:	197b      	adds	r3, r7, r5
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	e000      	b.n	8003662 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b004      	add	sp, #16
 8003668:	bdb0      	pop	{r4, r5, r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	40022000 	.word	0x40022000
 8003670:	00001388 	.word	0x00001388
 8003674:	40021000 	.word	0x40021000
 8003678:	fffff8ff 	.word	0xfffff8ff
 800367c:	ffffc7ff 	.word	0xffffc7ff
 8003680:	08004614 	.word	0x08004614
 8003684:	20000000 	.word	0x20000000
 8003688:	20000004 	.word	0x20000004

0800368c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800368c:	b5b0      	push	{r4, r5, r7, lr}
 800368e:	b08e      	sub	sp, #56	; 0x38
 8003690:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003692:	4b4c      	ldr	r3, [pc, #304]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x138>)
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003698:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800369a:	230c      	movs	r3, #12
 800369c:	4013      	ands	r3, r2
 800369e:	2b0c      	cmp	r3, #12
 80036a0:	d014      	beq.n	80036cc <HAL_RCC_GetSysClockFreq+0x40>
 80036a2:	d900      	bls.n	80036a6 <HAL_RCC_GetSysClockFreq+0x1a>
 80036a4:	e07b      	b.n	800379e <HAL_RCC_GetSysClockFreq+0x112>
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d002      	beq.n	80036b0 <HAL_RCC_GetSysClockFreq+0x24>
 80036aa:	2b08      	cmp	r3, #8
 80036ac:	d00b      	beq.n	80036c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80036ae:	e076      	b.n	800379e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80036b0:	4b44      	ldr	r3, [pc, #272]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x138>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2210      	movs	r2, #16
 80036b6:	4013      	ands	r3, r2
 80036b8:	d002      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80036ba:	4b43      	ldr	r3, [pc, #268]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80036bc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80036be:	e07c      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80036c0:	4b42      	ldr	r3, [pc, #264]	; (80037cc <HAL_RCC_GetSysClockFreq+0x140>)
 80036c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80036c4:	e079      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036c6:	4b42      	ldr	r3, [pc, #264]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x144>)
 80036c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80036ca:	e076      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80036cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ce:	0c9a      	lsrs	r2, r3, #18
 80036d0:	230f      	movs	r3, #15
 80036d2:	401a      	ands	r2, r3
 80036d4:	4b3f      	ldr	r3, [pc, #252]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x148>)
 80036d6:	5c9b      	ldrb	r3, [r3, r2]
 80036d8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80036da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036dc:	0d9a      	lsrs	r2, r3, #22
 80036de:	2303      	movs	r3, #3
 80036e0:	4013      	ands	r3, r2
 80036e2:	3301      	adds	r3, #1
 80036e4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036e6:	4b37      	ldr	r3, [pc, #220]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x138>)
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	2380      	movs	r3, #128	; 0x80
 80036ec:	025b      	lsls	r3, r3, #9
 80036ee:	4013      	ands	r3, r2
 80036f0:	d01a      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80036f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f4:	61bb      	str	r3, [r7, #24]
 80036f6:	2300      	movs	r3, #0
 80036f8:	61fb      	str	r3, [r7, #28]
 80036fa:	4a35      	ldr	r2, [pc, #212]	; (80037d0 <HAL_RCC_GetSysClockFreq+0x144>)
 80036fc:	2300      	movs	r3, #0
 80036fe:	69b8      	ldr	r0, [r7, #24]
 8003700:	69f9      	ldr	r1, [r7, #28]
 8003702:	f7fc fdd1 	bl	80002a8 <__aeabi_lmul>
 8003706:	0002      	movs	r2, r0
 8003708:	000b      	movs	r3, r1
 800370a:	0010      	movs	r0, r2
 800370c:	0019      	movs	r1, r3
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	2300      	movs	r3, #0
 8003714:	617b      	str	r3, [r7, #20]
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f7fc fda5 	bl	8000268 <__aeabi_uldivmod>
 800371e:	0002      	movs	r2, r0
 8003720:	000b      	movs	r3, r1
 8003722:	0013      	movs	r3, r2
 8003724:	637b      	str	r3, [r7, #52]	; 0x34
 8003726:	e037      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003728:	4b26      	ldr	r3, [pc, #152]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x138>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2210      	movs	r2, #16
 800372e:	4013      	ands	r3, r2
 8003730:	d01a      	beq.n	8003768 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	2300      	movs	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	4a23      	ldr	r2, [pc, #140]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800373c:	2300      	movs	r3, #0
 800373e:	68b8      	ldr	r0, [r7, #8]
 8003740:	68f9      	ldr	r1, [r7, #12]
 8003742:	f7fc fdb1 	bl	80002a8 <__aeabi_lmul>
 8003746:	0002      	movs	r2, r0
 8003748:	000b      	movs	r3, r1
 800374a:	0010      	movs	r0, r2
 800374c:	0019      	movs	r1, r3
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	603b      	str	r3, [r7, #0]
 8003752:	2300      	movs	r3, #0
 8003754:	607b      	str	r3, [r7, #4]
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f7fc fd85 	bl	8000268 <__aeabi_uldivmod>
 800375e:	0002      	movs	r2, r0
 8003760:	000b      	movs	r3, r1
 8003762:	0013      	movs	r3, r2
 8003764:	637b      	str	r3, [r7, #52]	; 0x34
 8003766:	e017      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800376a:	0018      	movs	r0, r3
 800376c:	2300      	movs	r3, #0
 800376e:	0019      	movs	r1, r3
 8003770:	4a16      	ldr	r2, [pc, #88]	; (80037cc <HAL_RCC_GetSysClockFreq+0x140>)
 8003772:	2300      	movs	r3, #0
 8003774:	f7fc fd98 	bl	80002a8 <__aeabi_lmul>
 8003778:	0002      	movs	r2, r0
 800377a:	000b      	movs	r3, r1
 800377c:	0010      	movs	r0, r2
 800377e:	0019      	movs	r1, r3
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	001c      	movs	r4, r3
 8003784:	2300      	movs	r3, #0
 8003786:	001d      	movs	r5, r3
 8003788:	0022      	movs	r2, r4
 800378a:	002b      	movs	r3, r5
 800378c:	f7fc fd6c 	bl	8000268 <__aeabi_uldivmod>
 8003790:	0002      	movs	r2, r0
 8003792:	000b      	movs	r3, r1
 8003794:	0013      	movs	r3, r2
 8003796:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800379a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800379c:	e00d      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800379e:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x138>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	0b5b      	lsrs	r3, r3, #13
 80037a4:	2207      	movs	r2, #7
 80037a6:	4013      	ands	r3, r2
 80037a8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	3301      	adds	r3, #1
 80037ae:	2280      	movs	r2, #128	; 0x80
 80037b0:	0212      	lsls	r2, r2, #8
 80037b2:	409a      	lsls	r2, r3
 80037b4:	0013      	movs	r3, r2
 80037b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80037b8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80037ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80037bc:	0018      	movs	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	b00e      	add	sp, #56	; 0x38
 80037c2:	bdb0      	pop	{r4, r5, r7, pc}
 80037c4:	40021000 	.word	0x40021000
 80037c8:	003d0900 	.word	0x003d0900
 80037cc:	00f42400 	.word	0x00f42400
 80037d0:	007a1200 	.word	0x007a1200
 80037d4:	0800462c 	.word	0x0800462c

080037d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037dc:	4b02      	ldr	r3, [pc, #8]	; (80037e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80037de:	681b      	ldr	r3, [r3, #0]
}
 80037e0:	0018      	movs	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	20000000 	.word	0x20000000

080037ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037f0:	f7ff fff2 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 80037f4:	0001      	movs	r1, r0
 80037f6:	4b06      	ldr	r3, [pc, #24]	; (8003810 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	2207      	movs	r2, #7
 80037fe:	4013      	ands	r3, r2
 8003800:	4a04      	ldr	r2, [pc, #16]	; (8003814 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003802:	5cd3      	ldrb	r3, [r2, r3]
 8003804:	40d9      	lsrs	r1, r3
 8003806:	000b      	movs	r3, r1
}
 8003808:	0018      	movs	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	40021000 	.word	0x40021000
 8003814:	08004624 	.word	0x08004624

08003818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800381c:	f7ff ffdc 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 8003820:	0001      	movs	r1, r0
 8003822:	4b06      	ldr	r3, [pc, #24]	; (800383c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	0adb      	lsrs	r3, r3, #11
 8003828:	2207      	movs	r2, #7
 800382a:	4013      	ands	r3, r2
 800382c:	4a04      	ldr	r2, [pc, #16]	; (8003840 <HAL_RCC_GetPCLK2Freq+0x28>)
 800382e:	5cd3      	ldrb	r3, [r2, r3]
 8003830:	40d9      	lsrs	r1, r3
 8003832:	000b      	movs	r3, r1
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	40021000 	.word	0x40021000
 8003840:	08004624 	.word	0x08004624

08003844 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800384c:	2017      	movs	r0, #23
 800384e:	183b      	adds	r3, r7, r0
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2220      	movs	r2, #32
 800385a:	4013      	ands	r3, r2
 800385c:	d100      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800385e:	e0c7      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003860:	4b84      	ldr	r3, [pc, #528]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003862:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003864:	2380      	movs	r3, #128	; 0x80
 8003866:	055b      	lsls	r3, r3, #21
 8003868:	4013      	ands	r3, r2
 800386a:	d109      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800386c:	4b81      	ldr	r3, [pc, #516]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800386e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003870:	4b80      	ldr	r3, [pc, #512]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003872:	2180      	movs	r1, #128	; 0x80
 8003874:	0549      	lsls	r1, r1, #21
 8003876:	430a      	orrs	r2, r1
 8003878:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800387a:	183b      	adds	r3, r7, r0
 800387c:	2201      	movs	r2, #1
 800387e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003880:	4b7d      	ldr	r3, [pc, #500]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	2380      	movs	r3, #128	; 0x80
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4013      	ands	r3, r2
 800388a:	d11a      	bne.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800388c:	4b7a      	ldr	r3, [pc, #488]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	4b79      	ldr	r3, [pc, #484]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003892:	2180      	movs	r1, #128	; 0x80
 8003894:	0049      	lsls	r1, r1, #1
 8003896:	430a      	orrs	r2, r1
 8003898:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800389a:	f7fd fff7 	bl	800188c <HAL_GetTick>
 800389e:	0003      	movs	r3, r0
 80038a0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a2:	e008      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a4:	f7fd fff2 	bl	800188c <HAL_GetTick>
 80038a8:	0002      	movs	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b64      	cmp	r3, #100	; 0x64
 80038b0:	d901      	bls.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e0d9      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b6:	4b70      	ldr	r3, [pc, #448]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	2380      	movs	r3, #128	; 0x80
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	4013      	ands	r3, r2
 80038c0:	d0f0      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80038c2:	4b6c      	ldr	r3, [pc, #432]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	23c0      	movs	r3, #192	; 0xc0
 80038c8:	039b      	lsls	r3, r3, #14
 80038ca:	4013      	ands	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	23c0      	movs	r3, #192	; 0xc0
 80038d4:	039b      	lsls	r3, r3, #14
 80038d6:	4013      	ands	r3, r2
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d013      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	23c0      	movs	r3, #192	; 0xc0
 80038e4:	029b      	lsls	r3, r3, #10
 80038e6:	401a      	ands	r2, r3
 80038e8:	23c0      	movs	r3, #192	; 0xc0
 80038ea:	029b      	lsls	r3, r3, #10
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d10a      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80038f0:	4b60      	ldr	r3, [pc, #384]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	2380      	movs	r3, #128	; 0x80
 80038f6:	029b      	lsls	r3, r3, #10
 80038f8:	401a      	ands	r2, r3
 80038fa:	2380      	movs	r3, #128	; 0x80
 80038fc:	029b      	lsls	r3, r3, #10
 80038fe:	429a      	cmp	r2, r3
 8003900:	d101      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e0b1      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003906:	4b5b      	ldr	r3, [pc, #364]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003908:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800390a:	23c0      	movs	r3, #192	; 0xc0
 800390c:	029b      	lsls	r3, r3, #10
 800390e:	4013      	ands	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d03b      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	23c0      	movs	r3, #192	; 0xc0
 800391e:	029b      	lsls	r3, r3, #10
 8003920:	4013      	ands	r3, r2
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	429a      	cmp	r2, r3
 8003926:	d033      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2220      	movs	r2, #32
 800392e:	4013      	ands	r3, r2
 8003930:	d02e      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003932:	4b50      	ldr	r3, [pc, #320]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003936:	4a51      	ldr	r2, [pc, #324]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003938:	4013      	ands	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800393c:	4b4d      	ldr	r3, [pc, #308]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800393e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003940:	4b4c      	ldr	r3, [pc, #304]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003942:	2180      	movs	r1, #128	; 0x80
 8003944:	0309      	lsls	r1, r1, #12
 8003946:	430a      	orrs	r2, r1
 8003948:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800394a:	4b4a      	ldr	r3, [pc, #296]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800394c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800394e:	4b49      	ldr	r3, [pc, #292]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003950:	494b      	ldr	r1, [pc, #300]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003952:	400a      	ands	r2, r1
 8003954:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003956:	4b47      	ldr	r3, [pc, #284]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	2380      	movs	r3, #128	; 0x80
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4013      	ands	r3, r2
 8003964:	d014      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003966:	f7fd ff91 	bl	800188c <HAL_GetTick>
 800396a:	0003      	movs	r3, r0
 800396c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800396e:	e009      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003970:	f7fd ff8c 	bl	800188c <HAL_GetTick>
 8003974:	0002      	movs	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	4a42      	ldr	r2, [pc, #264]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d901      	bls.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e072      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003984:	4b3b      	ldr	r3, [pc, #236]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003986:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003988:	2380      	movs	r3, #128	; 0x80
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	4013      	ands	r3, r2
 800398e:	d0ef      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2220      	movs	r2, #32
 8003996:	4013      	ands	r3, r2
 8003998:	d01f      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	23c0      	movs	r3, #192	; 0xc0
 80039a0:	029b      	lsls	r3, r3, #10
 80039a2:	401a      	ands	r2, r3
 80039a4:	23c0      	movs	r3, #192	; 0xc0
 80039a6:	029b      	lsls	r3, r3, #10
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d10c      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80039ac:	4b31      	ldr	r3, [pc, #196]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a35      	ldr	r2, [pc, #212]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	0019      	movs	r1, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	23c0      	movs	r3, #192	; 0xc0
 80039bc:	039b      	lsls	r3, r3, #14
 80039be:	401a      	ands	r2, r3
 80039c0:	4b2c      	ldr	r3, [pc, #176]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039c2:	430a      	orrs	r2, r1
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	4b2b      	ldr	r3, [pc, #172]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039c8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	23c0      	movs	r3, #192	; 0xc0
 80039d0:	029b      	lsls	r3, r3, #10
 80039d2:	401a      	ands	r2, r3
 80039d4:	4b27      	ldr	r3, [pc, #156]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039d6:	430a      	orrs	r2, r1
 80039d8:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039da:	2317      	movs	r3, #23
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d105      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039e4:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039e8:	4b22      	ldr	r3, [pc, #136]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039ea:	4928      	ldr	r1, [pc, #160]	; (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80039ec:	400a      	ands	r2, r1
 80039ee:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2202      	movs	r2, #2
 80039f6:	4013      	ands	r3, r2
 80039f8:	d009      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039fa:	4b1e      	ldr	r3, [pc, #120]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039fe:	220c      	movs	r2, #12
 8003a00:	4393      	bics	r3, r2
 8003a02:	0019      	movs	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	4b1a      	ldr	r3, [pc, #104]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2204      	movs	r2, #4
 8003a14:	4013      	ands	r3, r2
 8003a16:	d009      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a18:	4b16      	ldr	r3, [pc, #88]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a1c:	4a1c      	ldr	r2, [pc, #112]	; (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003a1e:	4013      	ands	r3, r2
 8003a20:	0019      	movs	r1, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68da      	ldr	r2, [r3, #12]
 8003a26:	4b13      	ldr	r3, [pc, #76]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2208      	movs	r2, #8
 8003a32:	4013      	ands	r3, r2
 8003a34:	d009      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a36:	4b0f      	ldr	r3, [pc, #60]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a3a:	4a16      	ldr	r2, [pc, #88]	; (8003a94 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	0019      	movs	r1, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a46:	430a      	orrs	r2, r1
 8003a48:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2280      	movs	r2, #128	; 0x80
 8003a50:	4013      	ands	r3, r2
 8003a52:	d009      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003a54:	4b07      	ldr	r3, [pc, #28]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a58:	4a0f      	ldr	r2, [pc, #60]	; (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	0019      	movs	r1, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003a64:	430a      	orrs	r2, r1
 8003a66:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	b006      	add	sp, #24
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	46c0      	nop			; (mov r8, r8)
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40007000 	.word	0x40007000
 8003a7c:	fffcffff 	.word	0xfffcffff
 8003a80:	fff7ffff 	.word	0xfff7ffff
 8003a84:	00001388 	.word	0x00001388
 8003a88:	ffcfffff 	.word	0xffcfffff
 8003a8c:	efffffff 	.word	0xefffffff
 8003a90:	fffff3ff 	.word	0xfffff3ff
 8003a94:	ffffcfff 	.word	0xffffcfff
 8003a98:	fff3ffff 	.word	0xfff3ffff

08003a9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e044      	b.n	8003b38 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d107      	bne.n	8003ac6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2278      	movs	r2, #120	; 0x78
 8003aba:	2100      	movs	r1, #0
 8003abc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	0018      	movs	r0, r3
 8003ac2:	f7fd fdf7 	bl	80016b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2224      	movs	r2, #36	; 0x24
 8003aca:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	438a      	bics	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	0018      	movs	r0, r3
 8003ae0:	f000 f8d0 	bl	8003c84 <UART_SetConfig>
 8003ae4:	0003      	movs	r3, r0
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d101      	bne.n	8003aee <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e024      	b.n	8003b38 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	0018      	movs	r0, r3
 8003afa:	f000 fb0d 	bl	8004118 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	490d      	ldr	r1, [pc, #52]	; (8003b40 <HAL_UART_Init+0xa4>)
 8003b0a:	400a      	ands	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	212a      	movs	r1, #42	; 0x2a
 8003b1a:	438a      	bics	r2, r1
 8003b1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2101      	movs	r1, #1
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	0018      	movs	r0, r3
 8003b32:	f000 fba5 	bl	8004280 <UART_CheckIdleState>
 8003b36:	0003      	movs	r3, r0
}
 8003b38:	0018      	movs	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b002      	add	sp, #8
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	ffffb7ff 	.word	0xffffb7ff

08003b44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08a      	sub	sp, #40	; 0x28
 8003b48:	af02      	add	r7, sp, #8
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	1dbb      	adds	r3, r7, #6
 8003b52:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b58:	2b20      	cmp	r3, #32
 8003b5a:	d000      	beq.n	8003b5e <HAL_UART_Transmit+0x1a>
 8003b5c:	e08c      	b.n	8003c78 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d003      	beq.n	8003b6c <HAL_UART_Transmit+0x28>
 8003b64:	1dbb      	adds	r3, r7, #6
 8003b66:	881b      	ldrh	r3, [r3, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e084      	b.n	8003c7a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	2380      	movs	r3, #128	; 0x80
 8003b76:	015b      	lsls	r3, r3, #5
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d109      	bne.n	8003b90 <HAL_UART_Transmit+0x4c>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d105      	bne.n	8003b90 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	2201      	movs	r2, #1
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d001      	beq.n	8003b90 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e074      	b.n	8003c7a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2284      	movs	r2, #132	; 0x84
 8003b94:	2100      	movs	r1, #0
 8003b96:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2221      	movs	r2, #33	; 0x21
 8003b9c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b9e:	f7fd fe75 	bl	800188c <HAL_GetTick>
 8003ba2:	0003      	movs	r3, r0
 8003ba4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1dba      	adds	r2, r7, #6
 8003baa:	2150      	movs	r1, #80	; 0x50
 8003bac:	8812      	ldrh	r2, [r2, #0]
 8003bae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	1dba      	adds	r2, r7, #6
 8003bb4:	2152      	movs	r1, #82	; 0x52
 8003bb6:	8812      	ldrh	r2, [r2, #0]
 8003bb8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	2380      	movs	r3, #128	; 0x80
 8003bc0:	015b      	lsls	r3, r3, #5
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d108      	bne.n	8003bd8 <HAL_UART_Transmit+0x94>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d104      	bne.n	8003bd8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	61bb      	str	r3, [r7, #24]
 8003bd6:	e003      	b.n	8003be0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003be0:	e02f      	b.n	8003c42 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	0013      	movs	r3, r2
 8003bec:	2200      	movs	r2, #0
 8003bee:	2180      	movs	r1, #128	; 0x80
 8003bf0:	f000 fbee 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 8003bf4:	1e03      	subs	r3, r0, #0
 8003bf6:	d004      	beq.n	8003c02 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e03b      	b.n	8003c7a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10b      	bne.n	8003c20 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	001a      	movs	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	05d2      	lsls	r2, r2, #23
 8003c14:	0dd2      	lsrs	r2, r2, #23
 8003c16:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	3302      	adds	r3, #2
 8003c1c:	61bb      	str	r3, [r7, #24]
 8003c1e:	e007      	b.n	8003c30 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	781a      	ldrb	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2252      	movs	r2, #82	; 0x52
 8003c34:	5a9b      	ldrh	r3, [r3, r2]
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	b299      	uxth	r1, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2252      	movs	r2, #82	; 0x52
 8003c40:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2252      	movs	r2, #82	; 0x52
 8003c46:	5a9b      	ldrh	r3, [r3, r2]
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1c9      	bne.n	8003be2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c4e:	697a      	ldr	r2, [r7, #20]
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	0013      	movs	r3, r2
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2140      	movs	r1, #64	; 0x40
 8003c5c:	f000 fbb8 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 8003c60:	1e03      	subs	r3, r0, #0
 8003c62:	d004      	beq.n	8003c6e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2220      	movs	r2, #32
 8003c68:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e005      	b.n	8003c7a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2220      	movs	r2, #32
 8003c72:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003c74:	2300      	movs	r3, #0
 8003c76:	e000      	b.n	8003c7a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003c78:	2302      	movs	r3, #2
  }
}
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b008      	add	sp, #32
 8003c80:	bd80      	pop	{r7, pc}
	...

08003c84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c84:	b5b0      	push	{r4, r5, r7, lr}
 8003c86:	b08e      	sub	sp, #56	; 0x38
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c8c:	231a      	movs	r3, #26
 8003c8e:	2218      	movs	r2, #24
 8003c90:	189b      	adds	r3, r3, r2
 8003c92:	19db      	adds	r3, r3, r7
 8003c94:	2200      	movs	r2, #0
 8003c96:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	431a      	orrs	r2, r3
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4ab4      	ldr	r2, [pc, #720]	; (8003f88 <UART_SetConfig+0x304>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	0019      	movs	r1, r3
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	4aaf      	ldr	r2, [pc, #700]	; (8003f8c <UART_SetConfig+0x308>)
 8003cce:	4013      	ands	r3, r2
 8003cd0:	0019      	movs	r1, r3
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4aa9      	ldr	r2, [pc, #676]	; (8003f90 <UART_SetConfig+0x30c>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d004      	beq.n	8003cf8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	6a1b      	ldr	r3, [r3, #32]
 8003cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	4aa5      	ldr	r2, [pc, #660]	; (8003f94 <UART_SetConfig+0x310>)
 8003d00:	4013      	ands	r3, r2
 8003d02:	0019      	movs	r1, r3
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4aa1      	ldr	r2, [pc, #644]	; (8003f98 <UART_SetConfig+0x314>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d131      	bne.n	8003d7c <UART_SetConfig+0xf8>
 8003d18:	4ba0      	ldr	r3, [pc, #640]	; (8003f9c <UART_SetConfig+0x318>)
 8003d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d1c:	220c      	movs	r2, #12
 8003d1e:	4013      	ands	r3, r2
 8003d20:	2b0c      	cmp	r3, #12
 8003d22:	d01d      	beq.n	8003d60 <UART_SetConfig+0xdc>
 8003d24:	d823      	bhi.n	8003d6e <UART_SetConfig+0xea>
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d00c      	beq.n	8003d44 <UART_SetConfig+0xc0>
 8003d2a:	d820      	bhi.n	8003d6e <UART_SetConfig+0xea>
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d002      	beq.n	8003d36 <UART_SetConfig+0xb2>
 8003d30:	2b04      	cmp	r3, #4
 8003d32:	d00e      	beq.n	8003d52 <UART_SetConfig+0xce>
 8003d34:	e01b      	b.n	8003d6e <UART_SetConfig+0xea>
 8003d36:	231b      	movs	r3, #27
 8003d38:	2218      	movs	r2, #24
 8003d3a:	189b      	adds	r3, r3, r2
 8003d3c:	19db      	adds	r3, r3, r7
 8003d3e:	2200      	movs	r2, #0
 8003d40:	701a      	strb	r2, [r3, #0]
 8003d42:	e065      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003d44:	231b      	movs	r3, #27
 8003d46:	2218      	movs	r2, #24
 8003d48:	189b      	adds	r3, r3, r2
 8003d4a:	19db      	adds	r3, r3, r7
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	701a      	strb	r2, [r3, #0]
 8003d50:	e05e      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003d52:	231b      	movs	r3, #27
 8003d54:	2218      	movs	r2, #24
 8003d56:	189b      	adds	r3, r3, r2
 8003d58:	19db      	adds	r3, r3, r7
 8003d5a:	2204      	movs	r2, #4
 8003d5c:	701a      	strb	r2, [r3, #0]
 8003d5e:	e057      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003d60:	231b      	movs	r3, #27
 8003d62:	2218      	movs	r2, #24
 8003d64:	189b      	adds	r3, r3, r2
 8003d66:	19db      	adds	r3, r3, r7
 8003d68:	2208      	movs	r2, #8
 8003d6a:	701a      	strb	r2, [r3, #0]
 8003d6c:	e050      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003d6e:	231b      	movs	r3, #27
 8003d70:	2218      	movs	r2, #24
 8003d72:	189b      	adds	r3, r3, r2
 8003d74:	19db      	adds	r3, r3, r7
 8003d76:	2210      	movs	r2, #16
 8003d78:	701a      	strb	r2, [r3, #0]
 8003d7a:	e049      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a83      	ldr	r2, [pc, #524]	; (8003f90 <UART_SetConfig+0x30c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d13e      	bne.n	8003e04 <UART_SetConfig+0x180>
 8003d86:	4b85      	ldr	r3, [pc, #532]	; (8003f9c <UART_SetConfig+0x318>)
 8003d88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d8a:	23c0      	movs	r3, #192	; 0xc0
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	4013      	ands	r3, r2
 8003d90:	22c0      	movs	r2, #192	; 0xc0
 8003d92:	0112      	lsls	r2, r2, #4
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d027      	beq.n	8003de8 <UART_SetConfig+0x164>
 8003d98:	22c0      	movs	r2, #192	; 0xc0
 8003d9a:	0112      	lsls	r2, r2, #4
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d82a      	bhi.n	8003df6 <UART_SetConfig+0x172>
 8003da0:	2280      	movs	r2, #128	; 0x80
 8003da2:	0112      	lsls	r2, r2, #4
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d011      	beq.n	8003dcc <UART_SetConfig+0x148>
 8003da8:	2280      	movs	r2, #128	; 0x80
 8003daa:	0112      	lsls	r2, r2, #4
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d822      	bhi.n	8003df6 <UART_SetConfig+0x172>
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d004      	beq.n	8003dbe <UART_SetConfig+0x13a>
 8003db4:	2280      	movs	r2, #128	; 0x80
 8003db6:	00d2      	lsls	r2, r2, #3
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d00e      	beq.n	8003dda <UART_SetConfig+0x156>
 8003dbc:	e01b      	b.n	8003df6 <UART_SetConfig+0x172>
 8003dbe:	231b      	movs	r3, #27
 8003dc0:	2218      	movs	r2, #24
 8003dc2:	189b      	adds	r3, r3, r2
 8003dc4:	19db      	adds	r3, r3, r7
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	701a      	strb	r2, [r3, #0]
 8003dca:	e021      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003dcc:	231b      	movs	r3, #27
 8003dce:	2218      	movs	r2, #24
 8003dd0:	189b      	adds	r3, r3, r2
 8003dd2:	19db      	adds	r3, r3, r7
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	701a      	strb	r2, [r3, #0]
 8003dd8:	e01a      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003dda:	231b      	movs	r3, #27
 8003ddc:	2218      	movs	r2, #24
 8003dde:	189b      	adds	r3, r3, r2
 8003de0:	19db      	adds	r3, r3, r7
 8003de2:	2204      	movs	r2, #4
 8003de4:	701a      	strb	r2, [r3, #0]
 8003de6:	e013      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003de8:	231b      	movs	r3, #27
 8003dea:	2218      	movs	r2, #24
 8003dec:	189b      	adds	r3, r3, r2
 8003dee:	19db      	adds	r3, r3, r7
 8003df0:	2208      	movs	r2, #8
 8003df2:	701a      	strb	r2, [r3, #0]
 8003df4:	e00c      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003df6:	231b      	movs	r3, #27
 8003df8:	2218      	movs	r2, #24
 8003dfa:	189b      	adds	r3, r3, r2
 8003dfc:	19db      	adds	r3, r3, r7
 8003dfe:	2210      	movs	r2, #16
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e005      	b.n	8003e10 <UART_SetConfig+0x18c>
 8003e04:	231b      	movs	r3, #27
 8003e06:	2218      	movs	r2, #24
 8003e08:	189b      	adds	r3, r3, r2
 8003e0a:	19db      	adds	r3, r3, r7
 8003e0c:	2210      	movs	r2, #16
 8003e0e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a5e      	ldr	r2, [pc, #376]	; (8003f90 <UART_SetConfig+0x30c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d000      	beq.n	8003e1c <UART_SetConfig+0x198>
 8003e1a:	e084      	b.n	8003f26 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e1c:	231b      	movs	r3, #27
 8003e1e:	2218      	movs	r2, #24
 8003e20:	189b      	adds	r3, r3, r2
 8003e22:	19db      	adds	r3, r3, r7
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	2b08      	cmp	r3, #8
 8003e28:	d01d      	beq.n	8003e66 <UART_SetConfig+0x1e2>
 8003e2a:	dc20      	bgt.n	8003e6e <UART_SetConfig+0x1ea>
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d015      	beq.n	8003e5c <UART_SetConfig+0x1d8>
 8003e30:	dc1d      	bgt.n	8003e6e <UART_SetConfig+0x1ea>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <UART_SetConfig+0x1b8>
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d005      	beq.n	8003e46 <UART_SetConfig+0x1c2>
 8003e3a:	e018      	b.n	8003e6e <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e3c:	f7ff fcd6 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 8003e40:	0003      	movs	r3, r0
 8003e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e44:	e01c      	b.n	8003e80 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e46:	4b55      	ldr	r3, [pc, #340]	; (8003f9c <UART_SetConfig+0x318>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2210      	movs	r2, #16
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d002      	beq.n	8003e56 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003e50:	4b53      	ldr	r3, [pc, #332]	; (8003fa0 <UART_SetConfig+0x31c>)
 8003e52:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003e54:	e014      	b.n	8003e80 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8003e56:	4b53      	ldr	r3, [pc, #332]	; (8003fa4 <UART_SetConfig+0x320>)
 8003e58:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e5a:	e011      	b.n	8003e80 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e5c:	f7ff fc16 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8003e60:	0003      	movs	r3, r0
 8003e62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e64:	e00c      	b.n	8003e80 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e66:	2380      	movs	r3, #128	; 0x80
 8003e68:	021b      	lsls	r3, r3, #8
 8003e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e6c:	e008      	b.n	8003e80 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003e72:	231a      	movs	r3, #26
 8003e74:	2218      	movs	r2, #24
 8003e76:	189b      	adds	r3, r3, r2
 8003e78:	19db      	adds	r3, r3, r7
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	701a      	strb	r2, [r3, #0]
        break;
 8003e7e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d100      	bne.n	8003e88 <UART_SetConfig+0x204>
 8003e86:	e12f      	b.n	80040e8 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	0013      	movs	r3, r2
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	189b      	adds	r3, r3, r2
 8003e92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d305      	bcc.n	8003ea4 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d906      	bls.n	8003eb2 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8003ea4:	231a      	movs	r3, #26
 8003ea6:	2218      	movs	r2, #24
 8003ea8:	189b      	adds	r3, r3, r2
 8003eaa:	19db      	adds	r3, r3, r7
 8003eac:	2201      	movs	r2, #1
 8003eae:	701a      	strb	r2, [r3, #0]
 8003eb0:	e11a      	b.n	80040e8 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb4:	613b      	str	r3, [r7, #16]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	617b      	str	r3, [r7, #20]
 8003eba:	6939      	ldr	r1, [r7, #16]
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	000b      	movs	r3, r1
 8003ec0:	0e1b      	lsrs	r3, r3, #24
 8003ec2:	0010      	movs	r0, r2
 8003ec4:	0205      	lsls	r5, r0, #8
 8003ec6:	431d      	orrs	r5, r3
 8003ec8:	000b      	movs	r3, r1
 8003eca:	021c      	lsls	r4, r3, #8
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	085b      	lsrs	r3, r3, #1
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]
 8003ed8:	68b8      	ldr	r0, [r7, #8]
 8003eda:	68f9      	ldr	r1, [r7, #12]
 8003edc:	1900      	adds	r0, r0, r4
 8003ede:	4169      	adcs	r1, r5
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	603b      	str	r3, [r7, #0]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f7fc f9bb 	bl	8000268 <__aeabi_uldivmod>
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	000b      	movs	r3, r1
 8003ef6:	0013      	movs	r3, r2
 8003ef8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003efa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003efc:	23c0      	movs	r3, #192	; 0xc0
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d309      	bcc.n	8003f18 <UART_SetConfig+0x294>
 8003f04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f06:	2380      	movs	r3, #128	; 0x80
 8003f08:	035b      	lsls	r3, r3, #13
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d204      	bcs.n	8003f18 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f14:	60da      	str	r2, [r3, #12]
 8003f16:	e0e7      	b.n	80040e8 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8003f18:	231a      	movs	r3, #26
 8003f1a:	2218      	movs	r2, #24
 8003f1c:	189b      	adds	r3, r3, r2
 8003f1e:	19db      	adds	r3, r3, r7
 8003f20:	2201      	movs	r2, #1
 8003f22:	701a      	strb	r2, [r3, #0]
 8003f24:	e0e0      	b.n	80040e8 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	69da      	ldr	r2, [r3, #28]
 8003f2a:	2380      	movs	r3, #128	; 0x80
 8003f2c:	021b      	lsls	r3, r3, #8
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d000      	beq.n	8003f34 <UART_SetConfig+0x2b0>
 8003f32:	e082      	b.n	800403a <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003f34:	231b      	movs	r3, #27
 8003f36:	2218      	movs	r2, #24
 8003f38:	189b      	adds	r3, r3, r2
 8003f3a:	19db      	adds	r3, r3, r7
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d834      	bhi.n	8003fac <UART_SetConfig+0x328>
 8003f42:	009a      	lsls	r2, r3, #2
 8003f44:	4b18      	ldr	r3, [pc, #96]	; (8003fa8 <UART_SetConfig+0x324>)
 8003f46:	18d3      	adds	r3, r2, r3
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f4c:	f7ff fc4e 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 8003f50:	0003      	movs	r3, r0
 8003f52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f54:	e033      	b.n	8003fbe <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f56:	f7ff fc5f 	bl	8003818 <HAL_RCC_GetPCLK2Freq>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f5e:	e02e      	b.n	8003fbe <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f60:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <UART_SetConfig+0x318>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2210      	movs	r2, #16
 8003f66:	4013      	ands	r3, r2
 8003f68:	d002      	beq.n	8003f70 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	; (8003fa0 <UART_SetConfig+0x31c>)
 8003f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003f6e:	e026      	b.n	8003fbe <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8003f70:	4b0c      	ldr	r3, [pc, #48]	; (8003fa4 <UART_SetConfig+0x320>)
 8003f72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f74:	e023      	b.n	8003fbe <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f76:	f7ff fb89 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8003f7a:	0003      	movs	r3, r0
 8003f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f7e:	e01e      	b.n	8003fbe <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f80:	2380      	movs	r3, #128	; 0x80
 8003f82:	021b      	lsls	r3, r3, #8
 8003f84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f86:	e01a      	b.n	8003fbe <UART_SetConfig+0x33a>
 8003f88:	efff69f3 	.word	0xefff69f3
 8003f8c:	ffffcfff 	.word	0xffffcfff
 8003f90:	40004800 	.word	0x40004800
 8003f94:	fffff4ff 	.word	0xfffff4ff
 8003f98:	40004400 	.word	0x40004400
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	003d0900 	.word	0x003d0900
 8003fa4:	00f42400 	.word	0x00f42400
 8003fa8:	08004638 	.word	0x08004638
      default:
        pclk = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003fb0:	231a      	movs	r3, #26
 8003fb2:	2218      	movs	r2, #24
 8003fb4:	189b      	adds	r3, r3, r2
 8003fb6:	19db      	adds	r3, r3, r7
 8003fb8:	2201      	movs	r2, #1
 8003fba:	701a      	strb	r2, [r3, #0]
        break;
 8003fbc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d100      	bne.n	8003fc6 <UART_SetConfig+0x342>
 8003fc4:	e090      	b.n	80040e8 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fc8:	005a      	lsls	r2, r3, #1
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	18d2      	adds	r2, r2, r3
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	0019      	movs	r1, r3
 8003fd8:	0010      	movs	r0, r2
 8003fda:	f7fc f895 	bl	8000108 <__udivsi3>
 8003fde:	0003      	movs	r3, r0
 8003fe0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe4:	2b0f      	cmp	r3, #15
 8003fe6:	d921      	bls.n	800402c <UART_SetConfig+0x3a8>
 8003fe8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fea:	2380      	movs	r3, #128	; 0x80
 8003fec:	025b      	lsls	r3, r3, #9
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d21c      	bcs.n	800402c <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	200e      	movs	r0, #14
 8003ff8:	2418      	movs	r4, #24
 8003ffa:	1903      	adds	r3, r0, r4
 8003ffc:	19db      	adds	r3, r3, r7
 8003ffe:	210f      	movs	r1, #15
 8004000:	438a      	bics	r2, r1
 8004002:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004006:	085b      	lsrs	r3, r3, #1
 8004008:	b29b      	uxth	r3, r3
 800400a:	2207      	movs	r2, #7
 800400c:	4013      	ands	r3, r2
 800400e:	b299      	uxth	r1, r3
 8004010:	1903      	adds	r3, r0, r4
 8004012:	19db      	adds	r3, r3, r7
 8004014:	1902      	adds	r2, r0, r4
 8004016:	19d2      	adds	r2, r2, r7
 8004018:	8812      	ldrh	r2, [r2, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	1902      	adds	r2, r0, r4
 8004024:	19d2      	adds	r2, r2, r7
 8004026:	8812      	ldrh	r2, [r2, #0]
 8004028:	60da      	str	r2, [r3, #12]
 800402a:	e05d      	b.n	80040e8 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800402c:	231a      	movs	r3, #26
 800402e:	2218      	movs	r2, #24
 8004030:	189b      	adds	r3, r3, r2
 8004032:	19db      	adds	r3, r3, r7
 8004034:	2201      	movs	r2, #1
 8004036:	701a      	strb	r2, [r3, #0]
 8004038:	e056      	b.n	80040e8 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800403a:	231b      	movs	r3, #27
 800403c:	2218      	movs	r2, #24
 800403e:	189b      	adds	r3, r3, r2
 8004040:	19db      	adds	r3, r3, r7
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b08      	cmp	r3, #8
 8004046:	d822      	bhi.n	800408e <UART_SetConfig+0x40a>
 8004048:	009a      	lsls	r2, r3, #2
 800404a:	4b2f      	ldr	r3, [pc, #188]	; (8004108 <UART_SetConfig+0x484>)
 800404c:	18d3      	adds	r3, r2, r3
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004052:	f7ff fbcb 	bl	80037ec <HAL_RCC_GetPCLK1Freq>
 8004056:	0003      	movs	r3, r0
 8004058:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800405a:	e021      	b.n	80040a0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800405c:	f7ff fbdc 	bl	8003818 <HAL_RCC_GetPCLK2Freq>
 8004060:	0003      	movs	r3, r0
 8004062:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004064:	e01c      	b.n	80040a0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004066:	4b29      	ldr	r3, [pc, #164]	; (800410c <UART_SetConfig+0x488>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2210      	movs	r2, #16
 800406c:	4013      	ands	r3, r2
 800406e:	d002      	beq.n	8004076 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004070:	4b27      	ldr	r3, [pc, #156]	; (8004110 <UART_SetConfig+0x48c>)
 8004072:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004074:	e014      	b.n	80040a0 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8004076:	4b27      	ldr	r3, [pc, #156]	; (8004114 <UART_SetConfig+0x490>)
 8004078:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800407a:	e011      	b.n	80040a0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800407c:	f7ff fb06 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8004080:	0003      	movs	r3, r0
 8004082:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004084:	e00c      	b.n	80040a0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004086:	2380      	movs	r3, #128	; 0x80
 8004088:	021b      	lsls	r3, r3, #8
 800408a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800408c:	e008      	b.n	80040a0 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004092:	231a      	movs	r3, #26
 8004094:	2218      	movs	r2, #24
 8004096:	189b      	adds	r3, r3, r2
 8004098:	19db      	adds	r3, r3, r7
 800409a:	2201      	movs	r2, #1
 800409c:	701a      	strb	r2, [r3, #0]
        break;
 800409e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80040a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d020      	beq.n	80040e8 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	085a      	lsrs	r2, r3, #1
 80040ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ae:	18d2      	adds	r2, r2, r3
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	0019      	movs	r1, r3
 80040b6:	0010      	movs	r0, r2
 80040b8:	f7fc f826 	bl	8000108 <__udivsi3>
 80040bc:	0003      	movs	r3, r0
 80040be:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c2:	2b0f      	cmp	r3, #15
 80040c4:	d90a      	bls.n	80040dc <UART_SetConfig+0x458>
 80040c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040c8:	2380      	movs	r3, #128	; 0x80
 80040ca:	025b      	lsls	r3, r3, #9
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d205      	bcs.n	80040dc <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60da      	str	r2, [r3, #12]
 80040da:	e005      	b.n	80040e8 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80040dc:	231a      	movs	r3, #26
 80040de:	2218      	movs	r2, #24
 80040e0:	189b      	adds	r3, r3, r2
 80040e2:	19db      	adds	r3, r3, r7
 80040e4:	2201      	movs	r2, #1
 80040e6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2200      	movs	r2, #0
 80040ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	2200      	movs	r2, #0
 80040f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80040f4:	231a      	movs	r3, #26
 80040f6:	2218      	movs	r2, #24
 80040f8:	189b      	adds	r3, r3, r2
 80040fa:	19db      	adds	r3, r3, r7
 80040fc:	781b      	ldrb	r3, [r3, #0]
}
 80040fe:	0018      	movs	r0, r3
 8004100:	46bd      	mov	sp, r7
 8004102:	b00e      	add	sp, #56	; 0x38
 8004104:	bdb0      	pop	{r4, r5, r7, pc}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	0800465c 	.word	0x0800465c
 800410c:	40021000 	.word	0x40021000
 8004110:	003d0900 	.word	0x003d0900
 8004114:	00f42400 	.word	0x00f42400

08004118 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	2201      	movs	r2, #1
 8004126:	4013      	ands	r3, r2
 8004128:	d00b      	beq.n	8004142 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	4a4a      	ldr	r2, [pc, #296]	; (800425c <UART_AdvFeatureConfig+0x144>)
 8004132:	4013      	ands	r3, r2
 8004134:	0019      	movs	r1, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	2202      	movs	r2, #2
 8004148:	4013      	ands	r3, r2
 800414a:	d00b      	beq.n	8004164 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	4a43      	ldr	r2, [pc, #268]	; (8004260 <UART_AdvFeatureConfig+0x148>)
 8004154:	4013      	ands	r3, r2
 8004156:	0019      	movs	r1, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	2204      	movs	r2, #4
 800416a:	4013      	ands	r3, r2
 800416c:	d00b      	beq.n	8004186 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	4a3b      	ldr	r2, [pc, #236]	; (8004264 <UART_AdvFeatureConfig+0x14c>)
 8004176:	4013      	ands	r3, r2
 8004178:	0019      	movs	r1, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418a:	2208      	movs	r2, #8
 800418c:	4013      	ands	r3, r2
 800418e:	d00b      	beq.n	80041a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	4a34      	ldr	r2, [pc, #208]	; (8004268 <UART_AdvFeatureConfig+0x150>)
 8004198:	4013      	ands	r3, r2
 800419a:	0019      	movs	r1, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	2210      	movs	r2, #16
 80041ae:	4013      	ands	r3, r2
 80041b0:	d00b      	beq.n	80041ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	4a2c      	ldr	r2, [pc, #176]	; (800426c <UART_AdvFeatureConfig+0x154>)
 80041ba:	4013      	ands	r3, r2
 80041bc:	0019      	movs	r1, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ce:	2220      	movs	r2, #32
 80041d0:	4013      	ands	r3, r2
 80041d2:	d00b      	beq.n	80041ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	4a25      	ldr	r2, [pc, #148]	; (8004270 <UART_AdvFeatureConfig+0x158>)
 80041dc:	4013      	ands	r3, r2
 80041de:	0019      	movs	r1, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f0:	2240      	movs	r2, #64	; 0x40
 80041f2:	4013      	ands	r3, r2
 80041f4:	d01d      	beq.n	8004232 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	4a1d      	ldr	r2, [pc, #116]	; (8004274 <UART_AdvFeatureConfig+0x15c>)
 80041fe:	4013      	ands	r3, r2
 8004200:	0019      	movs	r1, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004212:	2380      	movs	r3, #128	; 0x80
 8004214:	035b      	lsls	r3, r3, #13
 8004216:	429a      	cmp	r2, r3
 8004218:	d10b      	bne.n	8004232 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	4a15      	ldr	r2, [pc, #84]	; (8004278 <UART_AdvFeatureConfig+0x160>)
 8004222:	4013      	ands	r3, r2
 8004224:	0019      	movs	r1, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	430a      	orrs	r2, r1
 8004230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	2280      	movs	r2, #128	; 0x80
 8004238:	4013      	ands	r3, r2
 800423a:	d00b      	beq.n	8004254 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	4a0e      	ldr	r2, [pc, #56]	; (800427c <UART_AdvFeatureConfig+0x164>)
 8004244:	4013      	ands	r3, r2
 8004246:	0019      	movs	r1, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	605a      	str	r2, [r3, #4]
  }
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	46bd      	mov	sp, r7
 8004258:	b002      	add	sp, #8
 800425a:	bd80      	pop	{r7, pc}
 800425c:	fffdffff 	.word	0xfffdffff
 8004260:	fffeffff 	.word	0xfffeffff
 8004264:	fffbffff 	.word	0xfffbffff
 8004268:	ffff7fff 	.word	0xffff7fff
 800426c:	ffffefff 	.word	0xffffefff
 8004270:	ffffdfff 	.word	0xffffdfff
 8004274:	ffefffff 	.word	0xffefffff
 8004278:	ff9fffff 	.word	0xff9fffff
 800427c:	fff7ffff 	.word	0xfff7ffff

08004280 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b092      	sub	sp, #72	; 0x48
 8004284:	af02      	add	r7, sp, #8
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2284      	movs	r2, #132	; 0x84
 800428c:	2100      	movs	r1, #0
 800428e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004290:	f7fd fafc 	bl	800188c <HAL_GetTick>
 8004294:	0003      	movs	r3, r0
 8004296:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2208      	movs	r2, #8
 80042a0:	4013      	ands	r3, r2
 80042a2:	2b08      	cmp	r3, #8
 80042a4:	d12c      	bne.n	8004300 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042a8:	2280      	movs	r2, #128	; 0x80
 80042aa:	0391      	lsls	r1, r2, #14
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	4a46      	ldr	r2, [pc, #280]	; (80043c8 <UART_CheckIdleState+0x148>)
 80042b0:	9200      	str	r2, [sp, #0]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f000 f88c 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 80042b8:	1e03      	subs	r3, r0, #0
 80042ba:	d021      	beq.n	8004300 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042bc:	f3ef 8310 	mrs	r3, PRIMASK
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80042c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80042c6:	2301      	movs	r3, #1
 80042c8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042cc:	f383 8810 	msr	PRIMASK, r3
}
 80042d0:	46c0      	nop			; (mov r8, r8)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2180      	movs	r1, #128	; 0x80
 80042de:	438a      	bics	r2, r1
 80042e0:	601a      	str	r2, [r3, #0]
 80042e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e8:	f383 8810 	msr	PRIMASK, r3
}
 80042ec:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2220      	movs	r2, #32
 80042f2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2278      	movs	r2, #120	; 0x78
 80042f8:	2100      	movs	r1, #0
 80042fa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e05f      	b.n	80043c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2204      	movs	r2, #4
 8004308:	4013      	ands	r3, r2
 800430a:	2b04      	cmp	r3, #4
 800430c:	d146      	bne.n	800439c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800430e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004310:	2280      	movs	r2, #128	; 0x80
 8004312:	03d1      	lsls	r1, r2, #15
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	4a2c      	ldr	r2, [pc, #176]	; (80043c8 <UART_CheckIdleState+0x148>)
 8004318:	9200      	str	r2, [sp, #0]
 800431a:	2200      	movs	r2, #0
 800431c:	f000 f858 	bl	80043d0 <UART_WaitOnFlagUntilTimeout>
 8004320:	1e03      	subs	r3, r0, #0
 8004322:	d03b      	beq.n	800439c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004324:	f3ef 8310 	mrs	r3, PRIMASK
 8004328:	60fb      	str	r3, [r7, #12]
  return(result);
 800432a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800432c:	637b      	str	r3, [r7, #52]	; 0x34
 800432e:	2301      	movs	r3, #1
 8004330:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f383 8810 	msr	PRIMASK, r3
}
 8004338:	46c0      	nop			; (mov r8, r8)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4921      	ldr	r1, [pc, #132]	; (80043cc <UART_CheckIdleState+0x14c>)
 8004346:	400a      	ands	r2, r1
 8004348:	601a      	str	r2, [r3, #0]
 800434a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800434c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f383 8810 	msr	PRIMASK, r3
}
 8004354:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004356:	f3ef 8310 	mrs	r3, PRIMASK
 800435a:	61bb      	str	r3, [r7, #24]
  return(result);
 800435c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800435e:	633b      	str	r3, [r7, #48]	; 0x30
 8004360:	2301      	movs	r3, #1
 8004362:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	f383 8810 	msr	PRIMASK, r3
}
 800436a:	46c0      	nop			; (mov r8, r8)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2101      	movs	r1, #1
 8004378:	438a      	bics	r2, r1
 800437a:	609a      	str	r2, [r3, #8]
 800437c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800437e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	f383 8810 	msr	PRIMASK, r3
}
 8004386:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2280      	movs	r2, #128	; 0x80
 800438c:	2120      	movs	r1, #32
 800438e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2278      	movs	r2, #120	; 0x78
 8004394:	2100      	movs	r1, #0
 8004396:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e011      	b.n	80043c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2220      	movs	r2, #32
 80043a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2280      	movs	r2, #128	; 0x80
 80043a6:	2120      	movs	r1, #32
 80043a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2278      	movs	r2, #120	; 0x78
 80043ba:	2100      	movs	r1, #0
 80043bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	0018      	movs	r0, r3
 80043c2:	46bd      	mov	sp, r7
 80043c4:	b010      	add	sp, #64	; 0x40
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	01ffffff 	.word	0x01ffffff
 80043cc:	fffffedf 	.word	0xfffffedf

080043d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	1dfb      	adds	r3, r7, #7
 80043de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e0:	e04b      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	3301      	adds	r3, #1
 80043e6:	d048      	beq.n	800447a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e8:	f7fd fa50 	bl	800188c <HAL_GetTick>
 80043ec:	0002      	movs	r2, r0
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d302      	bcc.n	80043fe <UART_WaitOnFlagUntilTimeout+0x2e>
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e04b      	b.n	800449a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2204      	movs	r2, #4
 800440a:	4013      	ands	r3, r2
 800440c:	d035      	beq.n	800447a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	2208      	movs	r2, #8
 8004416:	4013      	ands	r3, r2
 8004418:	2b08      	cmp	r3, #8
 800441a:	d111      	bne.n	8004440 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2208      	movs	r2, #8
 8004422:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	0018      	movs	r0, r3
 8004428:	f000 f83c 	bl	80044a4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2284      	movs	r2, #132	; 0x84
 8004430:	2108      	movs	r1, #8
 8004432:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2278      	movs	r2, #120	; 0x78
 8004438:	2100      	movs	r1, #0
 800443a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e02c      	b.n	800449a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	69da      	ldr	r2, [r3, #28]
 8004446:	2380      	movs	r3, #128	; 0x80
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	401a      	ands	r2, r3
 800444c:	2380      	movs	r3, #128	; 0x80
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	429a      	cmp	r2, r3
 8004452:	d112      	bne.n	800447a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2280      	movs	r2, #128	; 0x80
 800445a:	0112      	lsls	r2, r2, #4
 800445c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	0018      	movs	r0, r3
 8004462:	f000 f81f 	bl	80044a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2284      	movs	r2, #132	; 0x84
 800446a:	2120      	movs	r1, #32
 800446c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2278      	movs	r2, #120	; 0x78
 8004472:	2100      	movs	r1, #0
 8004474:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e00f      	b.n	800449a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	4013      	ands	r3, r2
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	425a      	negs	r2, r3
 800448a:	4153      	adcs	r3, r2
 800448c:	b2db      	uxtb	r3, r3
 800448e:	001a      	movs	r2, r3
 8004490:	1dfb      	adds	r3, r7, #7
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d0a4      	beq.n	80043e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	0018      	movs	r0, r3
 800449c:	46bd      	mov	sp, r7
 800449e:	b004      	add	sp, #16
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b08e      	sub	sp, #56	; 0x38
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044ac:	f3ef 8310 	mrs	r3, PRIMASK
 80044b0:	617b      	str	r3, [r7, #20]
  return(result);
 80044b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044b4:	637b      	str	r3, [r7, #52]	; 0x34
 80044b6:	2301      	movs	r3, #1
 80044b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	f383 8810 	msr	PRIMASK, r3
}
 80044c0:	46c0      	nop			; (mov r8, r8)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4926      	ldr	r1, [pc, #152]	; (8004568 <UART_EndRxTransfer+0xc4>)
 80044ce:	400a      	ands	r2, r1
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	f383 8810 	msr	PRIMASK, r3
}
 80044dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044de:	f3ef 8310 	mrs	r3, PRIMASK
 80044e2:	623b      	str	r3, [r7, #32]
  return(result);
 80044e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e6:	633b      	str	r3, [r7, #48]	; 0x30
 80044e8:	2301      	movs	r3, #1
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ee:	f383 8810 	msr	PRIMASK, r3
}
 80044f2:	46c0      	nop			; (mov r8, r8)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2101      	movs	r1, #1
 8004500:	438a      	bics	r2, r1
 8004502:	609a      	str	r2, [r3, #8]
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450a:	f383 8810 	msr	PRIMASK, r3
}
 800450e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004514:	2b01      	cmp	r3, #1
 8004516:	d118      	bne.n	800454a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004518:	f3ef 8310 	mrs	r3, PRIMASK
 800451c:	60bb      	str	r3, [r7, #8]
  return(result);
 800451e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004520:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004522:	2301      	movs	r3, #1
 8004524:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f383 8810 	msr	PRIMASK, r3
}
 800452c:	46c0      	nop			; (mov r8, r8)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2110      	movs	r1, #16
 800453a:	438a      	bics	r2, r1
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004540:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	f383 8810 	msr	PRIMASK, r3
}
 8004548:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2280      	movs	r2, #128	; 0x80
 800454e:	2120      	movs	r1, #32
 8004550:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	46bd      	mov	sp, r7
 8004562:	b00e      	add	sp, #56	; 0x38
 8004564:	bd80      	pop	{r7, pc}
 8004566:	46c0      	nop			; (mov r8, r8)
 8004568:	fffffedf 	.word	0xfffffedf

0800456c <__libc_init_array>:
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	2600      	movs	r6, #0
 8004570:	4d0c      	ldr	r5, [pc, #48]	; (80045a4 <__libc_init_array+0x38>)
 8004572:	4c0d      	ldr	r4, [pc, #52]	; (80045a8 <__libc_init_array+0x3c>)
 8004574:	1b64      	subs	r4, r4, r5
 8004576:	10a4      	asrs	r4, r4, #2
 8004578:	42a6      	cmp	r6, r4
 800457a:	d109      	bne.n	8004590 <__libc_init_array+0x24>
 800457c:	2600      	movs	r6, #0
 800457e:	f000 f821 	bl	80045c4 <_init>
 8004582:	4d0a      	ldr	r5, [pc, #40]	; (80045ac <__libc_init_array+0x40>)
 8004584:	4c0a      	ldr	r4, [pc, #40]	; (80045b0 <__libc_init_array+0x44>)
 8004586:	1b64      	subs	r4, r4, r5
 8004588:	10a4      	asrs	r4, r4, #2
 800458a:	42a6      	cmp	r6, r4
 800458c:	d105      	bne.n	800459a <__libc_init_array+0x2e>
 800458e:	bd70      	pop	{r4, r5, r6, pc}
 8004590:	00b3      	lsls	r3, r6, #2
 8004592:	58eb      	ldr	r3, [r5, r3]
 8004594:	4798      	blx	r3
 8004596:	3601      	adds	r6, #1
 8004598:	e7ee      	b.n	8004578 <__libc_init_array+0xc>
 800459a:	00b3      	lsls	r3, r6, #2
 800459c:	58eb      	ldr	r3, [r5, r3]
 800459e:	4798      	blx	r3
 80045a0:	3601      	adds	r6, #1
 80045a2:	e7f2      	b.n	800458a <__libc_init_array+0x1e>
 80045a4:	08004688 	.word	0x08004688
 80045a8:	08004688 	.word	0x08004688
 80045ac:	08004688 	.word	0x08004688
 80045b0:	0800468c 	.word	0x0800468c

080045b4 <memset>:
 80045b4:	0003      	movs	r3, r0
 80045b6:	1882      	adds	r2, r0, r2
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d100      	bne.n	80045be <memset+0xa>
 80045bc:	4770      	bx	lr
 80045be:	7019      	strb	r1, [r3, #0]
 80045c0:	3301      	adds	r3, #1
 80045c2:	e7f9      	b.n	80045b8 <memset+0x4>

080045c4 <_init>:
 80045c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045ca:	bc08      	pop	{r3}
 80045cc:	469e      	mov	lr, r3
 80045ce:	4770      	bx	lr

080045d0 <_fini>:
 80045d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d2:	46c0      	nop			; (mov r8, r8)
 80045d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045d6:	bc08      	pop	{r3}
 80045d8:	469e      	mov	lr, r3
 80045da:	4770      	bx	lr
