$date
	Sat Sep 28 14:54:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_tb $end
$var wire 16 ! rd [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 1 # clk $end
$var reg 16 $ wd [15:0] $end
$var reg 1 % we $end
$scope module uut $end
$var wire 16 & a [15:0] $end
$var wire 1 # clk $end
$var wire 16 ' rd [15:0] $end
$var wire 16 ( wd [15:0] $end
$var wire 1 % we $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b1111111111110111 '
b1010 &
0%
b0 $
1#
b1010 "
b1111111111110111 !
$end
#5
0#
#10
b1000010100111 !
b1000010100111 '
1#
b11001 "
b11001 &
#15
0#
#20
b1010101111001101 !
b1010101111001101 '
1#
b1010101111001101 $
b1010101111001101 (
1%
#25
0#
#30
b10000000000011 !
b10000000000011 '
1#
b101 "
b101 &
0%
#35
0#
#40
b1010101111001101 !
b1010101111001101 '
1#
b11001 "
b11001 &
#45
0#
#50
1#
