INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.gen/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ALU.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sources_1/new/WBIF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBIF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.srcs/sim_1/new/sim_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab5/CPU5/CPU5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
