[
 {
  "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuMicrocycle.v",
  "InstLine" : 1,
  "InstName" : "cpuMicrocycle",
  "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuMicrocycle.v",
  "ModuleLine" : 1,
  "ModuleName" : "cpuMicrocycle"
 },
 {
  "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
  "InstLine" : 1,
  "InstName" : "cpuTopWith7seg",
  "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
  "ModuleLine" : 1,
  "ModuleName" : "cpuTopWith7seg",
  "SubInsts" : [
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 40,
    "InstName" : "u_clkDiv1Hz",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clkDiv.v",
    "ModuleLine" : 1,
    "ModuleName" : "clkDiv"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 47,
    "InstName" : "u_clkDiv10Hz",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clkDiv.v",
    "ModuleLine" : 1,
    "ModuleName" : "clkDiv"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 55,
    "InstName" : "u_toggle1Hz",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/toggle.v",
    "ModuleLine" : 1,
    "ModuleName" : "toggle"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 62,
    "InstName" : "u_toggle10Hz",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/toggle.v",
    "ModuleLine" : 1,
    "ModuleName" : "toggle"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 74,
    "InstName" : "uDebounce",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/debounce.v",
    "ModuleLine" : 1,
    "ModuleName" : "debounce",
    "SubInsts" : [
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/debounce.v",
      "InstLine" : 12,
      "InstName" : "clkDivInst",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clkDiv.v",
      "ModuleLine" : 1,
      "ModuleName" : "clkDiv"
     }
    ]
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 105,
    "InstName" : "uCpu",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
    "ModuleLine" : 1,
    "ModuleName" : "cpuTop",
    "SubInsts" : [
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 92,
      "InstName" : "uClockReset",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clockReset.v",
      "ModuleLine" : 1,
      "ModuleName" : "clockReset"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 100,
      "InstName" : "uPc",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/pc.v",
      "ModuleLine" : 1,
      "ModuleName" : "pc"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 113,
      "InstName" : "uRom",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/rom.v",
      "ModuleLine" : 1,
      "ModuleName" : "rom"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 120,
      "InstName" : "uRam",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/ram.v",
      "ModuleLine" : 1,
      "ModuleName" : "ram"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 146,
      "InstName" : "uDecoder",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/decoderWithCc.v",
      "ModuleLine" : 1,
      "ModuleName" : "decoderWithCc"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 186,
      "InstName" : "uAccTemp",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/accTempRegs.v",
      "ModuleLine" : 1,
      "ModuleName" : "accTempRegs"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 198,
      "InstName" : "uAlu",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/alu.v",
      "ModuleLine" : 4,
      "ModuleName" : "alu"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 215,
      "InstName" : "uRegisters",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/registerFile.v",
      "ModuleLine" : 1,
      "ModuleName" : "registerFile"
     },
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTop.v",
      "InstLine" : 236,
      "InstName" : "uStack",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/stack.v",
      "ModuleLine" : 1,
      "ModuleName" : "stack"
     }
    ]
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 117,
    "InstName" : "uclockReset",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clockReset.v",
    "ModuleLine" : 1,
    "ModuleName" : "clockReset"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 144,
    "InstName" : "uDrvA",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/drv7seg.v",
    "ModuleLine" : 1,
    "ModuleName" : "drv7seg"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 145,
    "InstName" : "uDrvB",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/drv7seg.v",
    "ModuleLine" : 1,
    "ModuleName" : "drv7seg"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 146,
    "InstName" : "uDrvC",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/drv7seg.v",
    "ModuleLine" : 1,
    "ModuleName" : "drv7seg"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 147,
    "InstName" : "uDrvD",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/drv7seg.v",
    "ModuleLine" : 1,
    "ModuleName" : "drv7seg"
   },
   {
    "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpuTopWith7seg.v",
    "InstLine" : 149,
    "InstName" : "uMux",
    "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/mux7seg.v",
    "ModuleLine" : 1,
    "ModuleName" : "mux7seg",
    "SubInsts" : [
     {
      "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/mux7seg.v",
      "InstLine" : 16,
      "InstName" : "uClkDiv",
      "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clkDiv.v",
      "ModuleLine" : 1,
      "ModuleName" : "clkDiv"
     }
    ]
   }
  ]
 },
 {
  "InstFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/io.v",
  "InstLine" : 1,
  "InstName" : "io",
  "ModuleFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/io.v",
  "ModuleLine" : 1,
  "ModuleName" : "io"
 }
]