;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 100
	MOV -1, <-26
	MOV -7, <-20
	JMN @3, 820
	SUB @121, 100
	JMN @3, 820
	DJN <9, #20
	MOV @121, 106
	SUB @127, 106
	SUB @3, 18
	ADD 210, 30
	MOV @121, 106
	MOV @121, 106
	SUB @0, @2
	JMN 30, <2
	SUB <0, @2
	SUB <0, @2
	MOV -7, <-20
	MOV -1, <-26
	SUB @121, 100
	MOV -1, <-26
	MOV -1, <-26
	DJN <9, #20
	DJN <9, #20
	SUB @3, 8
	DJN <121, 106
	SUB @3, 18
	SUB @3, 18
	JMP <121, 106
	MOV @121, 106
	SUB @0, @2
	JMN 30, <2
	MOV -1, <-26
	JMP -7, @-20
	ADD 190, 230
	DJN <9, #20
	MOV @121, 106
	DJN <9, #20
	MOV -7, <-20
	DJN -1, @-23
	ADD #12, @260
	DJN -307, @-20
	CMP -207, <-120
	MOV -7, <-20
	ADD 210, @60
	MOV -7, <-20
