{
  "name": "CXL.cache",
  "type": "ABSTRACT_CONCEPT",
  "id": {
    "group": 50,
    "item": 1237
  },
  "claims": [
    {
      "predicate": "IS_A",
      "object": "Protocol",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "WEB"
      }
    },
    {
      "predicate": "DEFINED_AS",
      "object": "Coherent Access from Device to CPU Host",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "WEB"
      }
    }
  ],
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "CXL Cache Mem Protocols - SNIA"
    ]
  }
}