

================================================================
== Vitis HLS Report for 'compute_matmul3_Pipeline_execute_dot_product'
================================================================
* Date:           Mon Sep 15 01:28:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.274 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589828|   589828|  2.359 ms|  2.359 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- execute_dot_product  |   589826|   589826|         4|          1|          1|  589824|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_local = alloca i32 1" [kernel_matmul.cpp:49]   --->   Operation 7 'alloca' 'sum_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [kernel_matmul.cpp:50]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.39ns)   --->   "%store_ln50 = store i10 0, i10 %j" [kernel_matmul.cpp:50]   --->   Operation 13 'store' 'store_ln50' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln49 = store i32 0, i32 %sum_local" [kernel_matmul.cpp:49]   --->   Operation 14 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc13.i" [kernel_matmul.cpp:50]   --->   Operation 15 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i20 %indvar_flatten" [kernel_matmul.cpp:47]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln47 = add i20 %indvar_flatten_load, i20 1" [kernel_matmul.cpp:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.63ns)   --->   "%icmp_ln47 = icmp_eq  i20 %indvar_flatten_load, i20 589824" [kernel_matmul.cpp:47]   --->   Operation 18 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.63> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc16.i, void %compute_matmul3.exit.exitStub" [kernel_matmul.cpp:47]   --->   Operation 19 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel_matmul.cpp:50]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%icmp_ln50 = icmp_eq  i10 %j_load, i10 768" [kernel_matmul.cpp:50]   --->   Operation 21 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.37ns)   --->   "%select_ln47 = select i1 %icmp_ln50, i10 0, i10 %j_load" [kernel_matmul.cpp:47]   --->   Operation 22 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i10 %select_ln47" [kernel_matmul.cpp:50]   --->   Operation 23 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln47, i32 2, i32 9" [kernel_matmul.cpp:49]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %lshr_ln" [kernel_matmul.cpp:49]   --->   Operation 25 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local, i64 0, i64 %zext_ln49" [kernel_matmul.cpp:53]   --->   Operation 26 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47, i64 0, i64 %zext_ln49" [kernel_matmul.cpp:53]   --->   Operation 27 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48, i64 0, i64 %zext_ln49" [kernel_matmul.cpp:53]   --->   Operation 28 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49, i64 0, i64 %zext_ln49" [kernel_matmul.cpp:53]   --->   Operation 29 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.71ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr" [kernel_matmul.cpp:53]   --->   Operation 31 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.71ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr" [kernel_matmul.cpp:53]   --->   Operation 33 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.71ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr" [kernel_matmul.cpp:53]   --->   Operation 35 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.71ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr" [kernel_matmul.cpp:53]   --->   Operation 37 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln50 = add i10 %select_ln47, i10 1" [kernel_matmul.cpp:50]   --->   Operation 38 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.60ns)   --->   "%icmp_ln50_3 = icmp_eq  i10 %add_ln50, i10 768" [kernel_matmul.cpp:50]   --->   Operation 39 'icmp' 'icmp_ln50_3' <Predicate = (!icmp_ln47)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_3, void %new.latch.for.inc13.split.i, void %last.iter.for.inc13.split.i" [kernel_matmul.cpp:50]   --->   Operation 40 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln47 = store i20 %add_ln47, i20 %indvar_flatten" [kernel_matmul.cpp:47]   --->   Operation 41 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.39ns)   --->   "%store_ln50 = store i10 %add_ln50, i10 %j" [kernel_matmul.cpp:50]   --->   Operation 42 'store' 'store_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 43 [1/2] ( I:0.89ns O:0.89ns )   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr" [kernel_matmul.cpp:53]   --->   Operation 43 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/2] ( I:0.89ns O:0.89ns )   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr" [kernel_matmul.cpp:53]   --->   Operation 44 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/2] ( I:0.89ns O:0.89ns )   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr" [kernel_matmul.cpp:53]   --->   Operation 45 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 46 [1/2] ( I:0.89ns O:0.89ns )   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load = load i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr" [kernel_matmul.cpp:53]   --->   Operation 46 'load' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (0.43ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load, i2 1, i32 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load, i2 2, i32 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load, i2 3, i32 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load, i32 <undef>, i2 %trunc_ln50" [kernel_matmul.cpp:53]   --->   Operation 47 'sparsemux' 'tmp_i' <Predicate = true> <Delay = 0.43> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicFIFOCE_to_matrix_stream_read = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicFIFOCE_to_matrix_stream_read' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 49 [1/1] ( I:0.98ns O:0.09ns ) (share mux size 3)   --->   "%matrix_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrix_stream" [kernel_matmul.cpp:53]   --->   Operation 49 'read' 'matrix_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sum_local_load = load i32 %sum_local" [kernel_matmul.cpp:47]   --->   Operation 50 'load' 'sum_local_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln47_3 = select i1 %icmp_ln50, i32 0, i32 %sum_local_load" [kernel_matmul.cpp:47]   --->   Operation 51 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %matrix_stream_read" [kernel_matmul.cpp:53]   --->   Operation 52 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%muxLogicI0_to_sum_local_4 = muxlogic i32 %tmp_i"   --->   Operation 53 'muxlogic' 'muxLogicI0_to_sum_local_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicI1_to_sum_local_4 = muxlogic i32 %bitcast_ln53"   --->   Operation 54 'muxlogic' 'muxLogicI1_to_sum_local_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicI2_to_sum_local_4 = muxlogic i32 %select_ln47_3"   --->   Operation 55 'muxlogic' 'muxLogicI2_to_sum_local_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.86ns)   --->   "%sum_local_4 = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_i, i32 %bitcast_ln53, i32 %select_ln47_3" [kernel_matmul.cpp:53]   --->   Operation 56 'fmadd' 'sum_local_4' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @execute_dot_product_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_matmul.cpp:51]   --->   Operation 59 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.28ns)   --->   "%sum_local_4 = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_i, i32 %bitcast_ln53, i32 %select_ln47_3" [kernel_matmul.cpp:53]   --->   Operation 60 'fmadd' 'sum_local_4' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %sum_local_4" [kernel_matmul.cpp:55]   --->   Operation 61 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicFIFOData_to_write_ln55 = muxlogic i32 %bitcast_ln55"   --->   Operation 62 'muxlogic' 'muxLogicFIFOData_to_write_ln55' <Predicate = (icmp_ln50_3)> <Delay = 0.34>
ST_4 : Operation 63 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 3)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %result_stream, i32 %bitcast_ln55" [kernel_matmul.cpp:55]   --->   Operation 63 'write' 'write_ln55' <Predicate = (icmp_ln50_3)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln50 = br void %new.latch.for.inc13.split.i" [kernel_matmul.cpp:50]   --->   Operation 64 'br' 'br_ln50' <Predicate = (icmp_ln50_3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln49 = store i32 %sum_local_4, i32 %sum_local" [kernel_matmul.cpp:49]   --->   Operation 65 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc13.i" [kernel_matmul.cpp:50]   --->   Operation 66 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_local                                                                                (alloca           ) [ 01111]
j                                                                                        (alloca           ) [ 01000]
indvar_flatten                                                                           (alloca           ) [ 01000]
specinterface_ln0                                                                        (specinterface    ) [ 00000]
specinterface_ln0                                                                        (specinterface    ) [ 00000]
store_ln0                                                                                (store            ) [ 00000]
store_ln50                                                                               (store            ) [ 00000]
store_ln49                                                                               (store            ) [ 00000]
br_ln50                                                                                  (br               ) [ 00000]
indvar_flatten_load                                                                      (load             ) [ 00000]
add_ln47                                                                                 (add              ) [ 00000]
icmp_ln47                                                                                (icmp             ) [ 01110]
br_ln47                                                                                  (br               ) [ 00000]
j_load                                                                                   (load             ) [ 00000]
icmp_ln50                                                                                (icmp             ) [ 01110]
select_ln47                                                                              (select           ) [ 00000]
trunc_ln50                                                                               (trunc            ) [ 01100]
lshr_ln                                                                                  (partselect       ) [ 00000]
zext_ln49                                                                                (zext             ) [ 00000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr                       (getelementptr    ) [ 01100]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr                    (getelementptr    ) [ 01100]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr                    (getelementptr    ) [ 01100]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr                    (getelementptr    ) [ 01100]
muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load (muxlogic         ) [ 00000]
add_ln50                                                                                 (add              ) [ 00000]
icmp_ln50_3                                                                              (icmp             ) [ 01111]
br_ln50                                                                                  (br               ) [ 00000]
store_ln47                                                                               (store            ) [ 00000]
store_ln50                                                                               (store            ) [ 00000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load                       (load             ) [ 00000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load                    (load             ) [ 00000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load                    (load             ) [ 00000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load                    (load             ) [ 00000]
tmp_i                                                                                    (sparsemux        ) [ 01011]
muxLogicFIFOCE_to_matrix_stream_read                                                     (muxlogic         ) [ 00000]
matrix_stream_read                                                                       (read             ) [ 01010]
sum_local_load                                                                           (load             ) [ 00000]
select_ln47_3                                                                            (select           ) [ 01001]
bitcast_ln53                                                                             (bitcast          ) [ 01001]
muxLogicI0_to_sum_local_4                                                                (muxlogic         ) [ 00000]
muxLogicI1_to_sum_local_4                                                                (muxlogic         ) [ 00000]
muxLogicI2_to_sum_local_4                                                                (muxlogic         ) [ 00000]
specloopname_ln0                                                                         (specloopname     ) [ 00000]
speclooptripcount_ln0                                                                    (speclooptripcount) [ 00000]
specpipeline_ln51                                                                        (specpipeline     ) [ 00000]
sum_local_4                                                                              (fmadd            ) [ 00000]
bitcast_ln55                                                                             (bitcast          ) [ 00000]
muxLogicFIFOData_to_write_ln55                                                           (muxlogic         ) [ 00000]
write_ln55                                                                               (write            ) [ 00000]
br_ln50                                                                                  (br               ) [ 00000]
store_ln49                                                                               (store            ) [ 00000]
br_ln50                                                                                  (br               ) [ 00000]
ret_ln0                                                                                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matrix_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="execute_dot_product_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="sum_local_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_local/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="matrix_stream_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_stream_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln55_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="0" index="3" bw="32" slack="0"/>
<pin id="156" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="sum_local_4/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="20" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln50_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln49_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="20" slack="0"/>
<pin id="175" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln47_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="20" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln47_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="20" slack="0"/>
<pin id="184" dir="0" index="1" bw="20" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln50_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln47_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln50_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="lshr_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="0" index="3" bw="5" slack="0"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln49_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln50_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln50_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_3/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln47_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="0"/>
<pin id="257" dir="0" index="1" bw="20" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln50_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="2" slack="0"/>
<pin id="270" dir="0" index="4" bw="32" slack="0"/>
<pin id="271" dir="0" index="5" bw="2" slack="0"/>
<pin id="272" dir="0" index="6" bw="32" slack="0"/>
<pin id="273" dir="0" index="7" bw="2" slack="0"/>
<pin id="274" dir="0" index="8" bw="32" slack="0"/>
<pin id="275" dir="0" index="9" bw="32" slack="0"/>
<pin id="276" dir="0" index="10" bw="2" slack="1"/>
<pin id="277" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="muxLogicFIFOCE_to_matrix_stream_read_fu_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_matrix_stream_read/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sum_local_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_local_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln47_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="2"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_3/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln53_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="muxLogicI0_to_sum_local_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sum_local_4/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="muxLogicI1_to_sum_local_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sum_local_4/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="muxLogicI2_to_sum_local_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_sum_local_4/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="bitcast_ln55_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="muxLogicFIFOData_to_write_ln55_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln55/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln49_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="3"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="330" class="1005" name="sum_local_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_local "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="344" class="1005" name="indvar_flatten_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="20" slack="0"/>
<pin id="346" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln47_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="2"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln50_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="360" class="1005" name="trunc_ln50_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="1"/>
<pin id="362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="365" class="1005" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln50_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="3"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="395" class="1005" name="matrix_stream_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_stream_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln47_3_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln47_3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="bitcast_ln53_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="72" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="99" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="106" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="113" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="120" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="188" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="197" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="230"><net_src comp="99" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="106" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="113" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="120" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="197" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="176" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="243" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="280"><net_src comp="127" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="282"><net_src comp="133" pin="3"/><net_sink comp="265" pin=4"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="265" pin=5"/></net>

<net id="284"><net_src comp="139" pin="3"/><net_sink comp="265" pin=6"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="286"><net_src comp="145" pin="3"/><net_sink comp="265" pin=8"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="265" pin=9"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="151" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="293" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="151" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="151" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="74" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="340"><net_src comp="78" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="347"><net_src comp="82" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="354"><net_src comp="182" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="191" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="363"><net_src comp="205" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="265" pin=10"/></net>

<net id="368"><net_src comp="99" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="373"><net_src comp="106" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="378"><net_src comp="113" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="383"><net_src comp="120" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="388"><net_src comp="249" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="265" pin="11"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="398"><net_src comp="86" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="403"><net_src comp="293" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="408"><net_src comp="301" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="151" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_stream | {4 }
 - Input state : 
	Port: compute_matmul3_Pipeline_execute_dot_product : compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local | {1 2 }
	Port: compute_matmul3_Pipeline_execute_dot_product : compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47 | {1 2 }
	Port: compute_matmul3_Pipeline_execute_dot_product : compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48 | {1 2 }
	Port: compute_matmul3_Pipeline_execute_dot_product : compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49 | {1 2 }
	Port: compute_matmul3_Pipeline_execute_dot_product : matrix_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln50 : 1
		store_ln49 : 1
		indvar_flatten_load : 1
		add_ln47 : 2
		icmp_ln47 : 2
		br_ln47 : 3
		j_load : 1
		icmp_ln50 : 2
		select_ln47 : 3
		trunc_ln50 : 4
		lshr_ln : 4
		zext_ln49 : 5
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr : 6
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr : 6
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr : 6
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr : 6
		muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load : 7
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load : 7
		muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load : 7
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load : 7
		muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load : 7
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load : 7
		muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load : 7
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load : 7
		add_ln50 : 4
		icmp_ln50_3 : 5
		br_ln50 : 6
		store_ln47 : 3
		store_ln50 : 5
	State 2
		tmp_i : 1
	State 3
		select_ln47_3 : 1
		muxLogicI1_to_sum_local_4 : 1
		muxLogicI2_to_sum_local_4 : 2
		sum_local_4 : 2
	State 4
		bitcast_ln55 : 1
		muxLogicFIFOData_to_write_ln55 : 2
		write_ln55 : 2
		store_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                         Functional Unit                                         |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                                        select_ln47_fu_197                                       |    0    |    0    |    10   |
|          |                                       select_ln47_3_fu_293                                      |    0    |    0    |    29   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
| sparsemux|                                           tmp_i_fu_265                                          |    0    |    0    |    32   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                         add_ln47_fu_176                                         |    0    |    0    |    20   |
|          |                                         add_ln50_fu_243                                         |    0    |    0    |    10   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         icmp_ln47_fu_182                                        |    0    |    0    |    8    |
|   icmp   |                                         icmp_ln50_fu_191                                        |    0    |    0    |    4    |
|          |                                        icmp_ln50_3_fu_249                                       |    0    |    0    |    4    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   fmadd  |                                            grp_fu_151                                           |    1    |    1    |    1    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                  matrix_stream_read_read_fu_86                                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                                      write_ln55_write_fu_92                                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                        trunc_ln50_fu_205                                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                          lshr_ln_fu_209                                         |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                         zext_ln49_fu_219                                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |   muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_load_fu_227  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_load_fu_231 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_load_fu_235 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_load_fu_239 |    0    |    0    |    0    |
| muxlogic |                           muxLogicFIFOCE_to_matrix_stream_read_fu_288                           |    0    |    0    |    0    |
|          |                                 muxLogicI0_to_sum_local_4_fu_305                                |    0    |    0    |    0    |
|          |                                 muxLogicI1_to_sum_local_4_fu_308                                |    0    |    0    |    0    |
|          |                                 muxLogicI2_to_sum_local_4_fu_312                                |    0    |    0    |    0    |
|          |                              muxLogicFIFOData_to_write_ln55_fu_321                              |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                 |    1    |    1    |   118   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------+--------+
|                                                                             |   FF   |
+-----------------------------------------------------------------------------+--------+
|                             bitcast_ln53_reg_405                            |   32   |
|compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr_reg_370|    8   |
|compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr_reg_375|    8   |
|compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr_reg_380|    8   |
|  compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr_reg_365 |    8   |
|                              icmp_ln47_reg_351                              |    1   |
|                             icmp_ln50_3_reg_385                             |    1   |
|                              icmp_ln50_reg_355                              |    1   |
|                            indvar_flatten_reg_344                           |   20   |
|                                  j_reg_337                                  |   10   |
|                          matrix_stream_read_reg_395                         |   32   |
|                            select_ln47_3_reg_400                            |   32   |
|                              sum_local_reg_330                              |   32   |
|                                tmp_i_reg_389                                |   32   |
|                              trunc_ln50_reg_360                             |    2   |
+-----------------------------------------------------------------------------+--------+
|                                    Total                                    |   227  |
+-----------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_133 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_139 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_145 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
|     grp_fu_151    |  p2  |   2  |  32  |   64   ||    0    ||    32   |
|     grp_fu_151    |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||  2.282  ||    0    ||    96   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    1   |   118  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   96   |
|  Register |    -   |    -   |   227  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   228  |   214  |
+-----------+--------+--------+--------+--------+
