;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.10.2018. 08:34:00
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x9FC01180	0x0B400CDE  J	___GenExcept
0x9FC01184	0x70000000  NOP	
; end of ____SysVT
____BootVT:
0xBFC00380	0x3C1E9D00  LUI	R30, 40192
0xBFC00384	0x37DE3390  ORI	R30, R30, 13200
0xBFC00388	0x03C00008  JR	R30
0xBFC0038C	0x70000000  NOP	
; end of ____BootVT
_main:
;Click_Pedometer3_PIC32.c, 65 :: 		void main()
0x9D0033A8	0x0F400D54  JAL	2634036560
0x9D0033AC	0x70000000  NOP	
0x9D0033B0	0x0F400D29  JAL	2634036388
0x9D0033B4	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 67 :: 		systemInit();
0x9D0033B8	0x0F400C7A  JAL	_systemInit+0
0x9D0033BC	0x27BDFFFC  ADDIU	SP, SP, -4
;Click_Pedometer3_PIC32.c, 68 :: 		applicationInit();
0x9D0033C0	0x0F400CA7  JAL	_applicationInit+0
0x9D0033C4	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 70 :: 		while (1)
L_main2:
;Click_Pedometer3_PIC32.c, 72 :: 		applicationTask();
0x9D0033C8	0x0F400C6F  JAL	_applicationTask+0
0x9D0033CC	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 73 :: 		}
0x9D0033D0	0x0B400CF2  J	L_main2
0x9D0033D4	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 74 :: 		}
L_end_main:
L__main_end_loop:
0x9D0033D8	0x0B400CF6  J	L__main_end_loop
0x9D0033DC	0x70000000  NOP	
; end of _main
___CC2DW:
;__Lib_System.c, 4 :: 		
0x9D0031C8	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System.c, 6 :: 		
L_loopDW:
;__Lib_System.c, 7 :: 		
0x9D0031CC	0x831E0000  LB	R30, 0(R24)
;__Lib_System.c, 8 :: 		
0x9D0031D0	0xA2FE0000  SB	R30, 0(R23)
;__Lib_System.c, 9 :: 		
0x9D0031D4	0x26F70001  ADDIU	R23, R23, 1
;__Lib_System.c, 10 :: 		
0x9D0031D8	0x16F6FFFC  BNE	R23, R22, L_loopDW
;__Lib_System.c, 11 :: 		
0x9D0031DC	0x27180001  ADDIU	R24, R24, 1
;__Lib_System.c, 13 :: 		
L_end___CC2DW:
0x9D0031E0	0x03E00008  JR	RA
0x9D0031E4	0x27BD0004  ADDIU	SP, SP, 4
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 161 :: 		
0x9D003358	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System.c, 163 :: 		
L___FillZeros0:
;__Lib_System.c, 164 :: 		
0x9D00335C	0x12F60004  BEQ	R23, R22, L___FillZeros1
;__Lib_System.c, 165 :: 		
0x9D003360	0x70000000  NOP	
;__Lib_System.c, 166 :: 		
L____FillZeros4:
;__Lib_System.c, 167 :: 		
0x9D003364	0xAEE00000  SW	R0, 0(R23)
;__Lib_System.c, 168 :: 		
0x9D003368	0x0B400CD7  J	L___FillZeros0
;__Lib_System.c, 169 :: 		
0x9D00336C	0x26F70004  ADDIU	R23, R23, 4
;__Lib_System.c, 170 :: 		
L___FillZeros1:
;__Lib_System.c, 172 :: 		
L_end___FillZeros:
0x9D003370	0x03E00008  JR	RA
0x9D003374	0x27BD0004  ADDIU	SP, SP, 4
; end of ___FillZeros
_systemInit:
;Click_Pedometer3_PIC32.c, 32 :: 		void systemInit()
0x9D0031E8	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D0031EC	0xAFBF0000  SW	RA, 0(SP)
;Click_Pedometer3_PIC32.c, 34 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x9D0031F0	0xAFB90004  SW	R25, 4(SP)
0x9D0031F4	0xAFBA0008  SW	R26, 8(SP)
0x9D0031F8	0xAFBB000C  SW	R27, 12(SP)
0x9D0031FC	0x341B0001  ORI	R27, R0, 1
0x9D003200	0x341A0007  ORI	R26, R0, 7
0x9D003204	0x0F400B75  JAL	_mikrobus_gpioInit+0
0x9D003208	0x0000C80A  MOVZ	R25, R0, R0
;Click_Pedometer3_PIC32.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x9D00320C	0x341B0001  ORI	R27, R0, 1
0x9D003210	0x0000D00A  MOVZ	R26, R0, R0
0x9D003214	0x0F400B75  JAL	_mikrobus_gpioInit+0
0x9D003218	0x0000C80A  MOVZ	R25, R0, R0
;Click_Pedometer3_PIC32.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_INPUT );
0x9D00321C	0x341B0001  ORI	R27, R0, 1
0x9D003220	0x341A0001  ORI	R26, R0, 1
0x9D003224	0x0F400B75  JAL	_mikrobus_gpioInit+0
0x9D003228	0x0000C80A  MOVZ	R25, R0, R0
;Click_Pedometer3_PIC32.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x9D00322C	0x0000D80A  MOVZ	R27, R0, R0
0x9D003230	0x341A0002  ORI	R26, R0, 2
0x9D003234	0x0F400B75  JAL	_mikrobus_gpioInit+0
0x9D003238	0x0000C80A  MOVZ	R25, R0, R0
;Click_Pedometer3_PIC32.c, 38 :: 		mikrobus_i2cInit( _MIKROBUS1, &_PEDOMETER3_I2C_CFG[0] );
0x9D00323C	0x3C029D00  LUI	R2, hi_addr(__PEDOMETER3_I2C_CFG+0)
0x9D003240	0x344234A0  ORI	R2, R2, lo_addr(__PEDOMETER3_I2C_CFG+0)
0x9D003244	0x0040D00A  MOVZ	R26, R2, R0
0x9D003248	0x0F400C54  JAL	_mikrobus_i2cInit+0
0x9D00324C	0x0000C80A  MOVZ	R25, R0, R0
;Click_Pedometer3_PIC32.c, 39 :: 		mikrobus_logInit( _LOG_USBUART_A, 115200 );
0x9D003250	0x3C1A0001  LUI	R26, 1
0x9D003254	0x375AC200  ORI	R26, R26, 49664
0x9D003258	0x0F400C15  JAL	_mikrobus_logInit+0
0x9D00325C	0x34190020  ORI	R25, R0, 32
;Click_Pedometer3_PIC32.c, 40 :: 		mikrobus_logWrite(" --- System Init --- ", _LOG_LINE);
0x9D003260	0x341A0002  ORI	R26, R0, 2
0x9D003264	0x3C19A000  LUI	R25, hi_addr(?lstr1_Click_Pedometer3_PIC32+0)
0x9D003268	0x0F400BC9  JAL	_mikrobus_logWrite+0
0x9D00326C	0x37390204  ORI	R25, R25, lo_addr(?lstr1_Click_Pedometer3_PIC32+0)
;Click_Pedometer3_PIC32.c, 41 :: 		Delay_ms( 100 );
0x9D003270	0x3C180028  LUI	R24, 40
0x9D003274	0x3718B0AA  ORI	R24, R24, 45226
L_systemInit0:
0x9D003278	0x2718FFFF  ADDIU	R24, R24, -1
0x9D00327C	0x1700FFFE  BNE	R24, R0, L_systemInit0
0x9D003280	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 42 :: 		}
L_end_systemInit:
0x9D003284	0x8FBB000C  LW	R27, 12(SP)
0x9D003288	0x8FBA0008  LW	R26, 8(SP)
0x9D00328C	0x8FB90004  LW	R25, 4(SP)
0x9D003290	0x8FBF0000  LW	RA, 0(SP)
0x9D003294	0x03E00008  JR	RA
0x9D003298	0x27BD0010  ADDIU	SP, SP, 16
; end of _systemInit
_mikrobus_gpioInit:
;easypicfusion_v7_P32MX795F512L.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
0x9D002DD4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D002DD8	0xAFBF0000  SW	RA, 0(SP)
;easypicfusion_v7_P32MX795F512L.c, 164 :: 		switch( bus )
0x9D002DDC	0xAFB90004  SW	R25, 4(SP)
0x9D002DE0	0x0B400B86  J	L_mikrobus_gpioInit30
0x9D002DE4	0xAFBA0008  SW	R26, 8(SP)
;easypicfusion_v7_P32MX795F512L.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit32:
0x9D002DE8	0x335900FF  ANDI	R25, R26, 255
0x9D002DEC	0x0F4008EC  JAL	easypicfusion_v7_P32MX795F512L__gpioInit_1+0
0x9D002DF0	0x337A00FF  ANDI	R26, R27, 255
0x9D002DF4	0x0B400B8F  J	L_end_mikrobus_gpioInit
0x9D002DF8	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit33:
0x9D002DFC	0x335900FF  ANDI	R25, R26, 255
0x9D002E00	0x0F4009EF  JAL	easypicfusion_v7_P32MX795F512L__gpioInit_2+0
0x9D002E04	0x337A00FF  ANDI	R26, R27, 255
0x9D002E08	0x0B400B8F  J	L_end_mikrobus_gpioInit
0x9D002E0C	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit34:
0x9D002E10	0x0B400B8F  J	L_end_mikrobus_gpioInit
0x9D002E14	0x34020001  ORI	R2, R0, 1
;easypicfusion_v7_P32MX795F512L.c, 185 :: 		}
L_mikrobus_gpioInit30:
0x9D002E18	0x332200FF  ANDI	R2, R25, 255
0x9D002E1C	0x1040FFF2  BEQ	R2, R0, L_mikrobus_gpioInit32
0x9D002E20	0x70000000  NOP	
L__mikrobus_gpioInit171:
0x9D002E24	0x332300FF  ANDI	R3, R25, 255
0x9D002E28	0x34020001  ORI	R2, R0, 1
0x9D002E2C	0x1062FFF3  BEQ	R3, R2, L_mikrobus_gpioInit33
0x9D002E30	0x70000000  NOP	
L__mikrobus_gpioInit173:
0x9D002E34	0x0B400B84  J	L_mikrobus_gpioInit34
0x9D002E38	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x9D002E3C	0x8FBA0008  LW	R26, 8(SP)
0x9D002E40	0x8FB90004  LW	R25, 4(SP)
0x9D002E44	0x8FBF0000  LW	RA, 0(SP)
0x9D002E48	0x03E00008  JR	RA
0x9D002E4C	0x27BD000C  ADDIU	SP, SP, 12
; end of _mikrobus_gpioInit
easypicfusion_v7_P32MX795F512L__gpioInit_1:
;__epf_32mx795f512l_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
;__epf_32mx795f512l_gpio.c, 83 :: 		switch( pin )
0x9D0023B0	0x0B400938  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_10
0x9D0023B4	0x27BDFFFC  ADDIU	SP, SP, -4
;__epf_32mx795f512l_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : TRISB8_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_12:
0x9D0023B8	0x3C1EBF88  LUI	R30, 49032
0x9D0023BC	0x83C26041  LB	R2, 24641(R30)
0x9D0023C0	0x7F420004  INS	R2, R26, 0, 1
0x9D0023C4	0x3C1EBF88  LUI	R30, 49032
0x9D0023C8	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D0023CC	0xA3C26041  SB	R2, 24641(R30)
;__epf_32mx795f512l_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : TRISC1_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_13:
0x9D0023D0	0x3C1EBF88  LUI	R30, 49032
0x9D0023D4	0x83C26080  LB	R2, 24704(R30)
0x9D0023D8	0x7F420844  INS	R2, R26, 1, 1
0x9D0023DC	0x3C1EBF88  LUI	R30, 49032
0x9D0023E0	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D0023E4	0xA3C26080  SB	R2, 24704(R30)
;__epf_32mx795f512l_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : TRISC2_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_14:
0x9D0023E8	0x3C1EBF88  LUI	R30, 49032
0x9D0023EC	0x83C26080  LB	R2, 24704(R30)
0x9D0023F0	0x7F421084  INS	R2, R26, 2, 1
0x9D0023F4	0x3C1EBF88  LUI	R30, 49032
0x9D0023F8	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D0023FC	0xA3C26080  SB	R2, 24704(R30)
;__epf_32mx795f512l_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : TRISD15_bit = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_15:
0x9D002400	0x3C1EBF88  LUI	R30, 49032
0x9D002404	0x83C260C1  LB	R2, 24769(R30)
0x9D002408	0x7F4239C4  INS	R2, R26, 7, 1
0x9D00240C	0x3C1EBF88  LUI	R30, 49032
0x9D002410	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D002414	0xA3C260C1  SB	R2, 24769(R30)
;__epf_32mx795f512l_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : TRISF2_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_16:
0x9D002418	0x3C1EBF88  LUI	R30, 49032
0x9D00241C	0x83C26140  LB	R2, 24896(R30)
0x9D002420	0x7F421084  INS	R2, R26, 2, 1
0x9D002424	0x3C1EBF88  LUI	R30, 49032
0x9D002428	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D00242C	0xA3C26140  SB	R2, 24896(R30)
;__epf_32mx795f512l_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : TRISF8_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_17:
0x9D002430	0x3C1EBF88  LUI	R30, 49032
0x9D002434	0x83C26141  LB	R2, 24897(R30)
0x9D002438	0x7F420004  INS	R2, R26, 0, 1
0x9D00243C	0x3C1EBF88  LUI	R30, 49032
0x9D002440	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D002444	0xA3C26141  SB	R2, 24897(R30)
;__epf_32mx795f512l_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : TRISD0_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_18:
0x9D002448	0x3C1EBF88  LUI	R30, 49032
0x9D00244C	0x83C260C0  LB	R2, 24768(R30)
0x9D002450	0x7F420004  INS	R2, R26, 0, 1
0x9D002454	0x3C1EBF88  LUI	R30, 49032
0x9D002458	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D00245C	0xA3C260C0  SB	R2, 24768(R30)
;__epf_32mx795f512l_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : TRISE8_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_19:
0x9D002460	0x3C1EBF88  LUI	R30, 49032
0x9D002464	0x83C26101  LB	R2, 24833(R30)
0x9D002468	0x7F420004  INS	R2, R26, 0, 1
0x9D00246C	0x3C1EBF88  LUI	R30, 49032
0x9D002470	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D002474	0xA3C26101  SB	R2, 24833(R30)
;__epf_32mx795f512l_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : TRISF4_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_110:
0x9D002478	0x3C1EBF88  LUI	R30, 49032
0x9D00247C	0x83C26140  LB	R2, 24896(R30)
0x9D002480	0x7F422104  INS	R2, R26, 4, 1
0x9D002484	0x3C1EBF88  LUI	R30, 49032
0x9D002488	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D00248C	0xA3C26140  SB	R2, 24896(R30)
;__epf_32mx795f512l_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : TRISF5_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_111:
0x9D002490	0x3C1EBF88  LUI	R30, 49032
0x9D002494	0x83C26140  LB	R2, 24896(R30)
0x9D002498	0x7F422944  INS	R2, R26, 5, 1
0x9D00249C	0x3C1EBF88  LUI	R30, 49032
0x9D0024A0	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D0024A4	0xA3C26140  SB	R2, 24896(R30)
;__epf_32mx795f512l_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : TRISA2_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_112:
0x9D0024A8	0x3C1EBF88  LUI	R30, 49032
0x9D0024AC	0x83C26000  LB	R2, 24576(R30)
0x9D0024B0	0x7F421084  INS	R2, R26, 2, 1
0x9D0024B4	0x3C1EBF88  LUI	R30, 49032
0x9D0024B8	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D0024BC	0xA3C26000  SB	R2, 24576(R30)
;__epf_32mx795f512l_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : TRISA3_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_113:
0x9D0024C0	0x3C1EBF88  LUI	R30, 49032
0x9D0024C4	0x83C26000  LB	R2, 24576(R30)
0x9D0024C8	0x7F4218C4  INS	R2, R26, 3, 1
0x9D0024CC	0x3C1EBF88  LUI	R30, 49032
0x9D0024D0	0x0B400969  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_11
0x9D0024D4	0xA3C26000  SB	R2, 24576(R30)
;__epf_32mx795f512l_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easypicfusion_v7_P32MX795F512L__gpioInit_114:
0x9D0024D8	0x0B40096A  J	L_end__gpioInit_1
0x9D0024DC	0x34020001  ORI	R2, R0, 1
;__epf_32mx795f512l_gpio.c, 98 :: 		}
L_easypicfusion_v7_P32MX795F512L__gpioInit_10:
0x9D0024E0	0x332200FF  ANDI	R2, R25, 255
0x9D0024E4	0x1040FFB4  BEQ	R2, R0, L_easypicfusion_v7_P32MX795F512L__gpioInit_12
0x9D0024E8	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1112:
0x9D0024EC	0x332300FF  ANDI	R3, R25, 255
0x9D0024F0	0x34020001  ORI	R2, R0, 1
0x9D0024F4	0x1062FFB6  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_13
0x9D0024F8	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1114:
0x9D0024FC	0x332300FF  ANDI	R3, R25, 255
0x9D002500	0x34020002  ORI	R2, R0, 2
0x9D002504	0x1062FFB8  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_14
0x9D002508	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1116:
0x9D00250C	0x332300FF  ANDI	R3, R25, 255
0x9D002510	0x34020003  ORI	R2, R0, 3
0x9D002514	0x1062FFBA  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_15
0x9D002518	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1118:
0x9D00251C	0x332300FF  ANDI	R3, R25, 255
0x9D002520	0x34020004  ORI	R2, R0, 4
0x9D002524	0x1062FFBC  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_16
0x9D002528	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1120:
0x9D00252C	0x332300FF  ANDI	R3, R25, 255
0x9D002530	0x34020005  ORI	R2, R0, 5
0x9D002534	0x1062FFBE  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_17
0x9D002538	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1122:
0x9D00253C	0x332300FF  ANDI	R3, R25, 255
0x9D002540	0x34020006  ORI	R2, R0, 6
0x9D002544	0x1062FFC0  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_18
0x9D002548	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1124:
0x9D00254C	0x332300FF  ANDI	R3, R25, 255
0x9D002550	0x34020007  ORI	R2, R0, 7
0x9D002554	0x1062FFC2  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_19
0x9D002558	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1126:
0x9D00255C	0x332300FF  ANDI	R3, R25, 255
0x9D002560	0x34020008  ORI	R2, R0, 8
0x9D002564	0x1062FFC4  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_110
0x9D002568	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1128:
0x9D00256C	0x332300FF  ANDI	R3, R25, 255
0x9D002570	0x34020009  ORI	R2, R0, 9
0x9D002574	0x1062FFC6  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_111
0x9D002578	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1130:
0x9D00257C	0x332300FF  ANDI	R3, R25, 255
0x9D002580	0x3402000A  ORI	R2, R0, 10
0x9D002584	0x1062FFC8  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_112
0x9D002588	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1132:
0x9D00258C	0x332300FF  ANDI	R3, R25, 255
0x9D002590	0x3402000B  ORI	R2, R0, 11
0x9D002594	0x1062FFCA  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_113
0x9D002598	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_1134:
0x9D00259C	0x0B400936  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_114
0x9D0025A0	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_11:
;__epf_32mx795f512l_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x9D0025A4	0x34020000  ORI	R2, R0, 0
;__epf_32mx795f512l_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x9D0025A8	0x03E00008  JR	RA
0x9D0025AC	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__gpioInit_1
easypicfusion_v7_P32MX795F512L__gpioInit_2:
;__epf_32mx795f512l_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
;__epf_32mx795f512l_gpio.c, 104 :: 		switch( pin )
0x9D0027BC	0x0B400A3B  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_215
0x9D0027C0	0x27BDFFFC  ADDIU	SP, SP, -4
;__epf_32mx795f512l_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : TRISB9_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_217:
0x9D0027C4	0x3C1EBF88  LUI	R30, 49032
0x9D0027C8	0x83C26041  LB	R2, 24641(R30)
0x9D0027CC	0x7F420844  INS	R2, R26, 1, 1
0x9D0027D0	0x3C1EBF88  LUI	R30, 49032
0x9D0027D4	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D0027D8	0xA3C26041  SB	R2, 24641(R30)
;__epf_32mx795f512l_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : TRISC3_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_218:
0x9D0027DC	0x3C1EBF88  LUI	R30, 49032
0x9D0027E0	0x83C26080  LB	R2, 24704(R30)
0x9D0027E4	0x7F4218C4  INS	R2, R26, 3, 1
0x9D0027E8	0x3C1EBF88  LUI	R30, 49032
0x9D0027EC	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D0027F0	0xA3C26080  SB	R2, 24704(R30)
;__epf_32mx795f512l_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : TRISC4_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_219:
0x9D0027F4	0x3C1EBF88  LUI	R30, 49032
0x9D0027F8	0x83C26080  LB	R2, 24704(R30)
0x9D0027FC	0x7F422104  INS	R2, R26, 4, 1
0x9D002800	0x3C1EBF88  LUI	R30, 49032
0x9D002804	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002808	0xA3C26080  SB	R2, 24704(R30)
;__epf_32mx795f512l_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : TRISD15_bit = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_220:
0x9D00280C	0x3C1EBF88  LUI	R30, 49032
0x9D002810	0x83C260C1  LB	R2, 24769(R30)
0x9D002814	0x7F4239C4  INS	R2, R26, 7, 1
0x9D002818	0x3C1EBF88  LUI	R30, 49032
0x9D00281C	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002820	0xA3C260C1  SB	R2, 24769(R30)
;__epf_32mx795f512l_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : TRISF2_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_221:
0x9D002824	0x3C1EBF88  LUI	R30, 49032
0x9D002828	0x83C26140  LB	R2, 24896(R30)
0x9D00282C	0x7F421084  INS	R2, R26, 2, 1
0x9D002830	0x3C1EBF88  LUI	R30, 49032
0x9D002834	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002838	0xA3C26140  SB	R2, 24896(R30)
;__epf_32mx795f512l_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : TRISF8_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_222:
0x9D00283C	0x3C1EBF88  LUI	R30, 49032
0x9D002840	0x83C26141  LB	R2, 24897(R30)
0x9D002844	0x7F420004  INS	R2, R26, 0, 1
0x9D002848	0x3C1EBF88  LUI	R30, 49032
0x9D00284C	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002850	0xA3C26141  SB	R2, 24897(R30)
;__epf_32mx795f512l_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : TRISD1_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_223:
0x9D002854	0x3C1EBF88  LUI	R30, 49032
0x9D002858	0x83C260C0  LB	R2, 24768(R30)
0x9D00285C	0x7F420844  INS	R2, R26, 1, 1
0x9D002860	0x3C1EBF88  LUI	R30, 49032
0x9D002864	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002868	0xA3C260C0  SB	R2, 24768(R30)
;__epf_32mx795f512l_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : TRISE9_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_224:
0x9D00286C	0x3C1EBF88  LUI	R30, 49032
0x9D002870	0x83C26101  LB	R2, 24833(R30)
0x9D002874	0x7F420844  INS	R2, R26, 1, 1
0x9D002878	0x3C1EBF88  LUI	R30, 49032
0x9D00287C	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002880	0xA3C26101  SB	R2, 24833(R30)
;__epf_32mx795f512l_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : TRISF12_bit = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_225:
0x9D002884	0x3C1EBF88  LUI	R30, 49032
0x9D002888	0x83C26141  LB	R2, 24897(R30)
0x9D00288C	0x7F422104  INS	R2, R26, 4, 1
0x9D002890	0x3C1EBF88  LUI	R30, 49032
0x9D002894	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D002898	0xA3C26141  SB	R2, 24897(R30)
;__epf_32mx795f512l_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : TRISF13_bit = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_226:
0x9D00289C	0x3C1EBF88  LUI	R30, 49032
0x9D0028A0	0x83C26141  LB	R2, 24897(R30)
0x9D0028A4	0x7F422944  INS	R2, R26, 5, 1
0x9D0028A8	0x3C1EBF88  LUI	R30, 49032
0x9D0028AC	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D0028B0	0xA3C26141  SB	R2, 24897(R30)
;__epf_32mx795f512l_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : TRISA2_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_227:
0x9D0028B4	0x3C1EBF88  LUI	R30, 49032
0x9D0028B8	0x83C26000  LB	R2, 24576(R30)
0x9D0028BC	0x7F421084  INS	R2, R26, 2, 1
0x9D0028C0	0x3C1EBF88  LUI	R30, 49032
0x9D0028C4	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D0028C8	0xA3C26000  SB	R2, 24576(R30)
;__epf_32mx795f512l_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : TRISA3_bit  = dir; break;
L_easypicfusion_v7_P32MX795F512L__gpioInit_228:
0x9D0028CC	0x3C1EBF88  LUI	R30, 49032
0x9D0028D0	0x83C26000  LB	R2, 24576(R30)
0x9D0028D4	0x7F4218C4  INS	R2, R26, 3, 1
0x9D0028D8	0x3C1EBF88  LUI	R30, 49032
0x9D0028DC	0x0B400A6C  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_216
0x9D0028E0	0xA3C26000  SB	R2, 24576(R30)
;__epf_32mx795f512l_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easypicfusion_v7_P32MX795F512L__gpioInit_229:
0x9D0028E4	0x0B400A6D  J	L_end__gpioInit_2
0x9D0028E8	0x34020001  ORI	R2, R0, 1
;__epf_32mx795f512l_gpio.c, 119 :: 		}
L_easypicfusion_v7_P32MX795F512L__gpioInit_215:
0x9D0028EC	0x332200FF  ANDI	R2, R25, 255
0x9D0028F0	0x1040FFB4  BEQ	R2, R0, L_easypicfusion_v7_P32MX795F512L__gpioInit_217
0x9D0028F4	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2137:
0x9D0028F8	0x332300FF  ANDI	R3, R25, 255
0x9D0028FC	0x34020001  ORI	R2, R0, 1
0x9D002900	0x1062FFB6  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_218
0x9D002904	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2139:
0x9D002908	0x332300FF  ANDI	R3, R25, 255
0x9D00290C	0x34020002  ORI	R2, R0, 2
0x9D002910	0x1062FFB8  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_219
0x9D002914	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2141:
0x9D002918	0x332300FF  ANDI	R3, R25, 255
0x9D00291C	0x34020003  ORI	R2, R0, 3
0x9D002920	0x1062FFBA  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_220
0x9D002924	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2143:
0x9D002928	0x332300FF  ANDI	R3, R25, 255
0x9D00292C	0x34020004  ORI	R2, R0, 4
0x9D002930	0x1062FFBC  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_221
0x9D002934	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2145:
0x9D002938	0x332300FF  ANDI	R3, R25, 255
0x9D00293C	0x34020005  ORI	R2, R0, 5
0x9D002940	0x1062FFBE  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_222
0x9D002944	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2147:
0x9D002948	0x332300FF  ANDI	R3, R25, 255
0x9D00294C	0x34020006  ORI	R2, R0, 6
0x9D002950	0x1062FFC0  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_223
0x9D002954	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2149:
0x9D002958	0x332300FF  ANDI	R3, R25, 255
0x9D00295C	0x34020007  ORI	R2, R0, 7
0x9D002960	0x1062FFC2  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_224
0x9D002964	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2151:
0x9D002968	0x332300FF  ANDI	R3, R25, 255
0x9D00296C	0x34020008  ORI	R2, R0, 8
0x9D002970	0x1062FFC4  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_225
0x9D002974	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2153:
0x9D002978	0x332300FF  ANDI	R3, R25, 255
0x9D00297C	0x34020009  ORI	R2, R0, 9
0x9D002980	0x1062FFC6  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_226
0x9D002984	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2155:
0x9D002988	0x332300FF  ANDI	R3, R25, 255
0x9D00298C	0x3402000A  ORI	R2, R0, 10
0x9D002990	0x1062FFC8  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_227
0x9D002994	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2157:
0x9D002998	0x332300FF  ANDI	R3, R25, 255
0x9D00299C	0x3402000B  ORI	R2, R0, 11
0x9D0029A0	0x1062FFCA  BEQ	R3, R2, L_easypicfusion_v7_P32MX795F512L__gpioInit_228
0x9D0029A4	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_2159:
0x9D0029A8	0x0B400A39  J	L_easypicfusion_v7_P32MX795F512L__gpioInit_229
0x9D0029AC	0x70000000  NOP	
L_easypicfusion_v7_P32MX795F512L__gpioInit_216:
;__epf_32mx795f512l_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x9D0029B0	0x34020000  ORI	R2, R0, 0
;__epf_32mx795f512l_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x9D0029B4	0x03E00008  JR	RA
0x9D0029B8	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__gpioInit_2
_mikrobus_i2cInit:
;easypicfusion_v7_P32MX795F512L.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
0x9D003150	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D003154	0xAFBF0000  SW	RA, 0(SP)
;easypicfusion_v7_P32MX795F512L.c, 224 :: 		switch( bus )
0x9D003158	0x0B400C62  J	L_mikrobus_i2cInit40
0x9D00315C	0xAFB90004  SW	R25, 4(SP)
;easypicfusion_v7_P32MX795F512L.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit42:
0x9D003160	0x0F4009E5  JAL	easypicfusion_v7_P32MX795F512L__i2cInit_1+0
0x9D003164	0x0340C80A  MOVZ	R25, R26, R0
0x9D003168	0x0B400C6B  J	L_end_mikrobus_i2cInit
0x9D00316C	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit43:
0x9D003170	0x0F4009DB  JAL	easypicfusion_v7_P32MX795F512L__i2cInit_2+0
0x9D003174	0x0340C80A  MOVZ	R25, R26, R0
0x9D003178	0x0B400C6B  J	L_end_mikrobus_i2cInit
0x9D00317C	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit44:
0x9D003180	0x0B400C6B  J	L_end_mikrobus_i2cInit
0x9D003184	0x34020001  ORI	R2, R0, 1
;easypicfusion_v7_P32MX795F512L.c, 245 :: 		}
L_mikrobus_i2cInit40:
0x9D003188	0x332200FF  ANDI	R2, R25, 255
0x9D00318C	0x1040FFF4  BEQ	R2, R0, L_mikrobus_i2cInit42
0x9D003190	0x70000000  NOP	
L__mikrobus_i2cInit181:
0x9D003194	0x332300FF  ANDI	R3, R25, 255
0x9D003198	0x34020001  ORI	R2, R0, 1
0x9D00319C	0x1062FFF4  BEQ	R3, R2, L_mikrobus_i2cInit43
0x9D0031A0	0x70000000  NOP	
L__mikrobus_i2cInit183:
0x9D0031A4	0x0B400C60  J	L_mikrobus_i2cInit44
0x9D0031A8	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x9D0031AC	0x8FB90004  LW	R25, 4(SP)
0x9D0031B0	0x8FBF0000  LW	RA, 0(SP)
0x9D0031B4	0x03E00008  JR	RA
0x9D0031B8	0x27BD0008  ADDIU	SP, SP, 8
; end of _mikrobus_i2cInit
easypicfusion_v7_P32MX795F512L__i2cInit_1:
;__epf_32mx795f512l_i2c.c, 33 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
0x9D002794	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D002798	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_i2c.c, 35 :: 		I2C2_Init( cfg[0] );
0x9D00279C	0xAFB90004  SW	R25, 4(SP)
0x9D0027A0	0x0F4005EF  JAL	_I2C2_Init+0
0x9D0027A4	0x8F390000  LW	R25, 0(R25)
;__epf_32mx795f512l_i2c.c, 36 :: 		return _MIKROBUS_OK;
0x9D0027A8	0x34020000  ORI	R2, R0, 0
;__epf_32mx795f512l_i2c.c, 37 :: 		}
;__epf_32mx795f512l_i2c.c, 36 :: 		return _MIKROBUS_OK;
;__epf_32mx795f512l_i2c.c, 37 :: 		}
L_end__i2cInit_1:
0x9D0027AC	0x8FB90004  LW	R25, 4(SP)
0x9D0027B0	0x8FBF0000  LW	RA, 0(SP)
0x9D0027B4	0x03E00008  JR	RA
0x9D0027B8	0x27BD0008  ADDIU	SP, SP, 8
; end of easypicfusion_v7_P32MX795F512L__i2cInit_1
_I2C2_Init:
;__Lib_I2C_12345.c, 450 :: 		
0x9D0017BC	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0017C0	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 454 :: 		
0x9D0017C4	0x0F400198  JAL	__Lib_I2C_12345_SetI2C2Ptrs+0
0x9D0017C8	0xAFB90004  SW	R25, 4(SP)
;__Lib_I2C_12345.c, 455 :: 		
0x9D0017CC	0x34028000  ORI	R2, R0, 32768
0x9D0017D0	0x3C1EBF80  LUI	R30, 49024
;__Lib_I2C_12345.c, 459 :: 		
0x9D0017D4	0x0F400185  JAL	_Get_Fosc_kHz+0
0x9D0017D8	0xAFC25408  SW	R2, 21512(R30)
0x9D0017DC	0x340303E8  ORI	R3, R0, 1000
0x9D0017E0	0x00430019  MULTU	R2, R3
0x9D0017E4	0x00001012  MFLO	R2
; Fcy start address is: 12 (R3)
0x9D0017E8	0x0040180A  MOVZ	R3, R2, R0
;__Lib_I2C_12345.c, 460 :: 		
0x9D0017EC	0x00191040  SLL	R2, R25, 1
;__Lib_I2C_12345.c, 461 :: 		
0x9D0017F0	0x0062001B  DIVU	R3, R2
0x9D0017F4	0x00001012  MFLO	R2
; Fcy end address is: 12 (R3)
0x9D0017F8	0x2442FFFE  ADDIU	R2, R2, -2
; Fcy start address is: 8 (R2)
;__Lib_I2C_12345.c, 463 :: 		
0x9D0017FC	0x3C1EBF80  LUI	R30, 49024
0x9D001800	0xAFC25440  SW	R2, 21568(R30)
; Fcy end address is: 8 (R2)
;__Lib_I2C_12345.c, 464 :: 		
0x9D001804	0x3C1EBF80  LUI	R30, 49024
0x9D001808	0xAFC05410  SW	R0, 21520(R30)
;__Lib_I2C_12345.c, 465 :: 		
0x9D00180C	0x0F4001AD  JAL	__Lib_I2C_12345_I2C2_Wait_For_Idle+0
0x9D001810	0x34190008  ORI	R25, R0, 8
;__Lib_I2C_12345.c, 466 :: 		
L_end_I2C2_Init:
0x9D001814	0x8FB90004  LW	R25, 4(SP)
0x9D001818	0x8FBF0000  LW	RA, 0(SP)
0x9D00181C	0x03E00008  JR	RA
0x9D001820	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C2_Init
__Lib_I2C_12345_SetI2C2Ptrs:
;__Lib_I2C_12345.c, 441 :: 		
0x9D000660	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345.c, 442 :: 		
0x9D000664	0x3C029D00  LUI	R2, hi_addr(_I2C2_Is_Idle+0)
0x9D000668	0x34420180  ORI	R2, R2, lo_addr(_I2C2_Is_Idle+0)
0x9D00066C	0xAC228298  SW	R2, Offset(_I2C_Is_Idle_Ptr+0)(GP)
;__Lib_I2C_12345.c, 443 :: 		
0x9D000670	0x3C029D00  LUI	R2, hi_addr(_I2C2_Start+0)
0x9D000674	0x344220B4  ORI	R2, R2, lo_addr(_I2C2_Start+0)
0x9D000678	0xAC2282D8  SW	R2, Offset(_I2C_Start_Ptr+0)(GP)
;__Lib_I2C_12345.c, 444 :: 		
0x9D00067C	0x3C029D00  LUI	R2, hi_addr(_I2C2_Restart+0)
0x9D000680	0x34422230  ORI	R2, R2, lo_addr(_I2C2_Restart+0)
0x9D000684	0xAC2282D4  SW	R2, Offset(_I2C_Restart_Ptr+0)(GP)
;__Lib_I2C_12345.c, 445 :: 		
0x9D000688	0x3C029D00  LUI	R2, hi_addr(_I2C2_Read+0)
0x9D00068C	0x34421038  ORI	R2, R2, lo_addr(_I2C2_Read+0)
0x9D000690	0xAC2282D0  SW	R2, Offset(_I2C_Read_Ptr+0)(GP)
;__Lib_I2C_12345.c, 446 :: 		
0x9D000694	0x3C029D00  LUI	R2, hi_addr(_I2C2_Write+0)
0x9D000698	0x34421208  ORI	R2, R2, lo_addr(_I2C2_Write+0)
0x9D00069C	0xAC228288  SW	R2, Offset(_I2C_Write_Ptr+0)(GP)
;__Lib_I2C_12345.c, 447 :: 		
0x9D0006A0	0x3C029D00  LUI	R2, hi_addr(_I2C2_Stop+0)
0x9D0006A4	0x34421484  ORI	R2, R2, lo_addr(_I2C2_Stop+0)
0x9D0006A8	0xAC228284  SW	R2, Offset(_I2C_Stop_Ptr+0)(GP)
;__Lib_I2C_12345.c, 448 :: 		
L_end_SetI2C2Ptrs:
0x9D0006AC	0x03E00008  JR	RA
0x9D0006B0	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_SetI2C2Ptrs
_Get_Fosc_kHz:
;__Lib_Delays.c, 1 :: 		unsigned long Get_Fosc_kHz(){
0x9D000614	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_Delays.c, 3 :: 		return Clock_kHz();
0x9D000618	0x3C020001  LUI	R2, 1
0x9D00061C	0x34423880  ORI	R2, R2, 14464
;__Lib_Delays.c, 4 :: 		}
L_end_Get_Fosc_kHz:
0x9D000620	0x03E00008  JR	RA
0x9D000624	0x27BD0004  ADDIU	SP, SP, 4
; end of _Get_Fosc_kHz
__Lib_I2C_12345_I2C2_Wait_For_Idle:
;__Lib_I2C_12345.c, 277 :: 		
0x9D0006B4	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0006B8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 279 :: 		
; timeout start address is: 16 (R4)
0x9D0006BC	0x8C248200  LW	R4, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 281 :: 		
L___Lib_I2C_12345_I2C2_Wait_For_Idle38:
; timeout start address is: 16 (R4)
0x9D0006C0	0x0F400060  JAL	_I2C2_Is_Idle+0
0x9D0006C4	0x70000000  NOP	
0x9D0006C8	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_I2C2_Wait_For_Idle39
0x9D0006CC	0x70000000  NOP	
L___Lib_I2C_12345_I2C2_Wait_For_Idle299:
;__Lib_I2C_12345.c, 282 :: 		
0x9D0006D0	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D0006D4	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_I2C2_Wait_For_Idle200
0x9D0006D8	0x70000000  NOP	
L___Lib_I2C_12345_I2C2_Wait_For_Idle301:
;__Lib_I2C_12345.c, 284 :: 		
0x9D0006DC	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_I2C2_Wait_For_Idle41
0x9D0006E0	0x70000000  NOP	
L___Lib_I2C_12345_I2C2_Wait_For_Idle302:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 286 :: 		
0x9D0006E4	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D0006E8	0x03C0F809  JALR	RA, R30
0x9D0006EC	0x70000000  NOP	
;__Lib_I2C_12345.c, 287 :: 		
0x9D0006F0	0x0B4001C4  J	L___Lib_I2C_12345_I2C2_Wait_For_Idle39
0x9D0006F4	0x70000000  NOP	
;__Lib_I2C_12345.c, 288 :: 		
L___Lib_I2C_12345_I2C2_Wait_For_Idle41:
;__Lib_I2C_12345.c, 289 :: 		
; timeout start address is: 16 (R4)
0x9D0006F8	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D0006FC	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 290 :: 		
0x9D000700	0x0B4001C2  J	L___Lib_I2C_12345_I2C2_Wait_For_Idle40
0x9D000704	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_I2C2_Wait_For_Idle200:
;__Lib_I2C_12345.c, 282 :: 		
;__Lib_I2C_12345.c, 290 :: 		
L___Lib_I2C_12345_I2C2_Wait_For_Idle40:
;__Lib_I2C_12345.c, 291 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D000708	0x0B4001B0  J	L___Lib_I2C_12345_I2C2_Wait_For_Idle38
0x9D00070C	0x70000000  NOP	
L___Lib_I2C_12345_I2C2_Wait_For_Idle39:
;__Lib_I2C_12345.c, 292 :: 		
L_end_I2C2_Wait_For_Idle:
0x9D000710	0x8FBF0000  LW	RA, 0(SP)
0x9D000714	0x03E00008  JR	RA
0x9D000718	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_I2C2_Wait_For_Idle
easypicfusion_v7_P32MX795F512L__setAN_1:
;__epf_32mx795f512l_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ LATB8_bit  = value; }
0x9D0002F8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0002FC	0x3C1EBF88  LUI	R30, 49032
0x9D000300	0x83C26061  LB	R2, 24673(R30)
0x9D000304	0x7F220004  INS	R2, R25, 0, 1
0x9D000308	0x3C1EBF88  LUI	R30, 49032
0x9D00030C	0xA3C26061  SB	R2, 24673(R30)
L_end__setAN_1:
0x9D000310	0x03E00008  JR	RA
0x9D000314	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setAN_1
easypicfusion_v7_P32MX795F512L__setRST_1:
;__epf_32mx795f512l_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ LATC1_bit  = value; }
0x9D0002D8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0002DC	0x3C1EBF88  LUI	R30, 49032
0x9D0002E0	0x83C260A0  LB	R2, 24736(R30)
0x9D0002E4	0x7F220844  INS	R2, R25, 1, 1
0x9D0002E8	0x3C1EBF88  LUI	R30, 49032
0x9D0002EC	0xA3C260A0  SB	R2, 24736(R30)
L_end__setRST_1:
0x9D0002F0	0x03E00008  JR	RA
0x9D0002F4	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setRST_1
easypicfusion_v7_P32MX795F512L__setCS_1:
;__epf_32mx795f512l_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ LATC2_bit  = value; }
0x9D0002B8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0002BC	0x3C1EBF88  LUI	R30, 49032
0x9D0002C0	0x83C260A0  LB	R2, 24736(R30)
0x9D0002C4	0x7F221084  INS	R2, R25, 2, 1
0x9D0002C8	0x3C1EBF88  LUI	R30, 49032
0x9D0002CC	0xA3C260A0  SB	R2, 24736(R30)
L_end__setCS_1:
0x9D0002D0	0x03E00008  JR	RA
0x9D0002D4	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setCS_1
easypicfusion_v7_P32MX795F512L__setSCK_1:
;__epf_32mx795f512l_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ LATD15_bit = value; }
0x9D000358	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00035C	0x3C1EBF88  LUI	R30, 49032
0x9D000360	0x83C260E1  LB	R2, 24801(R30)
0x9D000364	0x7F2239C4  INS	R2, R25, 7, 1
0x9D000368	0x3C1EBF88  LUI	R30, 49032
0x9D00036C	0xA3C260E1  SB	R2, 24801(R30)
L_end__setSCK_1:
0x9D000370	0x03E00008  JR	RA
0x9D000374	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setSCK_1
easypicfusion_v7_P32MX795F512L__setMISO_1:
;__epf_32mx795f512l_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ LATF2_bit  = value; }
0x9D000338	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00033C	0x3C1EBF88  LUI	R30, 49032
0x9D000340	0x83C26160  LB	R2, 24928(R30)
0x9D000344	0x7F221084  INS	R2, R25, 2, 1
0x9D000348	0x3C1EBF88  LUI	R30, 49032
0x9D00034C	0xA3C26160  SB	R2, 24928(R30)
L_end__setMISO_1:
0x9D000350	0x03E00008  JR	RA
0x9D000354	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setMISO_1
easypicfusion_v7_P32MX795F512L__setMOSI_1:
;__epf_32mx795f512l_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ LATF8_bit  = value; }
0x9D000318	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00031C	0x3C1EBF88  LUI	R30, 49032
0x9D000320	0x83C26161  LB	R2, 24929(R30)
0x9D000324	0x7F220004  INS	R2, R25, 0, 1
0x9D000328	0x3C1EBF88  LUI	R30, 49032
0x9D00032C	0xA3C26161  SB	R2, 24929(R30)
L_end__setMOSI_1:
0x9D000330	0x03E00008  JR	RA
0x9D000334	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setMOSI_1
easypicfusion_v7_P32MX795F512L__setPWM_1:
;__epf_32mx795f512l_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ LATD0_bit  = value; }
0x9D0000C0	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0000C4	0x3C1EBF88  LUI	R30, 49032
0x9D0000C8	0x83C260E0  LB	R2, 24800(R30)
0x9D0000CC	0x7F220004  INS	R2, R25, 0, 1
0x9D0000D0	0x3C1EBF88  LUI	R30, 49032
0x9D0000D4	0xA3C260E0  SB	R2, 24800(R30)
L_end__setPWM_1:
0x9D0000D8	0x03E00008  JR	RA
0x9D0000DC	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setPWM_1
easypicfusion_v7_P32MX795F512L__setINT_1:
;__epf_32mx795f512l_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ LATE8_bit  = value; }
0x9D0000A0	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0000A4	0x3C1EBF88  LUI	R30, 49032
0x9D0000A8	0x83C26121  LB	R2, 24865(R30)
0x9D0000AC	0x7F220004  INS	R2, R25, 0, 1
0x9D0000B0	0x3C1EBF88  LUI	R30, 49032
0x9D0000B4	0xA3C26121  SB	R2, 24865(R30)
L_end__setINT_1:
0x9D0000B8	0x03E00008  JR	RA
0x9D0000BC	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setINT_1
easypicfusion_v7_P32MX795F512L__setRX_1:
;__epf_32mx795f512l_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ LATF4_bit  = value; }
0x9D000100	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000104	0x3C1EBF88  LUI	R30, 49032
0x9D000108	0x83C26160  LB	R2, 24928(R30)
0x9D00010C	0x7F222104  INS	R2, R25, 4, 1
0x9D000110	0x3C1EBF88  LUI	R30, 49032
0x9D000114	0xA3C26160  SB	R2, 24928(R30)
L_end__setRX_1:
0x9D000118	0x03E00008  JR	RA
0x9D00011C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setRX_1
easypicfusion_v7_P32MX795F512L__setTX_1:
;__epf_32mx795f512l_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ LATF5_bit  = value; }
0x9D0000E0	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0000E4	0x3C1EBF88  LUI	R30, 49032
0x9D0000E8	0x83C26160  LB	R2, 24928(R30)
0x9D0000EC	0x7F222944  INS	R2, R25, 5, 1
0x9D0000F0	0x3C1EBF88  LUI	R30, 49032
0x9D0000F4	0xA3C26160  SB	R2, 24928(R30)
L_end__setTX_1:
0x9D0000F8	0x03E00008  JR	RA
0x9D0000FC	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setTX_1
easypicfusion_v7_P32MX795F512L__setSCL_1:
;__epf_32mx795f512l_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ LATA2_bit  = value; }
0x9D000080	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000084	0x3C1EBF88  LUI	R30, 49032
0x9D000088	0x83C26020  LB	R2, 24608(R30)
0x9D00008C	0x7F221084  INS	R2, R25, 2, 1
0x9D000090	0x3C1EBF88  LUI	R30, 49032
0x9D000094	0xA3C26020  SB	R2, 24608(R30)
L_end__setSCL_1:
0x9D000098	0x03E00008  JR	RA
0x9D00009C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setSCL_1
easypicfusion_v7_P32MX795F512L__setSDA_1:
;__epf_32mx795f512l_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ LATA3_bit  = value; }
0x9D000020	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000024	0x3C1EBF88  LUI	R30, 49032
0x9D000028	0x83C26020  LB	R2, 24608(R30)
0x9D00002C	0x7F2218C4  INS	R2, R25, 3, 1
0x9D000030	0x3C1EBF88  LUI	R30, 49032
0x9D000034	0xA3C26020  SB	R2, 24608(R30)
L_end__setSDA_1:
0x9D000038	0x03E00008  JR	RA
0x9D00003C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setSDA_1
easypicfusion_v7_P32MX795F512L__setAN_2:
;__epf_32mx795f512l_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { LATB9_bit  = value; }
0x9D000000	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000004	0x3C1EBF88  LUI	R30, 49032
0x9D000008	0x83C26061  LB	R2, 24673(R30)
0x9D00000C	0x7F220844  INS	R2, R25, 1, 1
0x9D000010	0x3C1EBF88  LUI	R30, 49032
0x9D000014	0xA3C26061  SB	R2, 24673(R30)
L_end__setAN_2:
0x9D000018	0x03E00008  JR	RA
0x9D00001C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setAN_2
easypicfusion_v7_P32MX795F512L__setRST_2:
;__epf_32mx795f512l_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { LATC3_bit  = value; }
0x9D000060	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000064	0x3C1EBF88  LUI	R30, 49032
0x9D000068	0x83C260A0  LB	R2, 24736(R30)
0x9D00006C	0x7F2218C4  INS	R2, R25, 3, 1
0x9D000070	0x3C1EBF88  LUI	R30, 49032
0x9D000074	0xA3C260A0  SB	R2, 24736(R30)
L_end__setRST_2:
0x9D000078	0x03E00008  JR	RA
0x9D00007C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setRST_2
easypicfusion_v7_P32MX795F512L__setCS_2:
;__epf_32mx795f512l_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { LATC4_bit  = value; }
0x9D000040	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000044	0x3C1EBF88  LUI	R30, 49032
0x9D000048	0x83C260A0  LB	R2, 24736(R30)
0x9D00004C	0x7F222104  INS	R2, R25, 4, 1
0x9D000050	0x3C1EBF88  LUI	R30, 49032
0x9D000054	0xA3C260A0  SB	R2, 24736(R30)
L_end__setCS_2:
0x9D000058	0x03E00008  JR	RA
0x9D00005C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setCS_2
easypicfusion_v7_P32MX795F512L__setSCK_2:
;__epf_32mx795f512l_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { LATD15_bit = value; }
0x9D000120	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000124	0x3C1EBF88  LUI	R30, 49032
0x9D000128	0x83C260E1  LB	R2, 24801(R30)
0x9D00012C	0x7F2239C4  INS	R2, R25, 7, 1
0x9D000130	0x3C1EBF88  LUI	R30, 49032
0x9D000134	0xA3C260E1  SB	R2, 24801(R30)
L_end__setSCK_2:
0x9D000138	0x03E00008  JR	RA
0x9D00013C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setSCK_2
easypicfusion_v7_P32MX795F512L__setMISO_2:
;__epf_32mx795f512l_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { LATF2_bit  = value; }
0x9D000258	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00025C	0x3C1EBF88  LUI	R30, 49032
0x9D000260	0x83C26160  LB	R2, 24928(R30)
0x9D000264	0x7F221084  INS	R2, R25, 2, 1
0x9D000268	0x3C1EBF88  LUI	R30, 49032
0x9D00026C	0xA3C26160  SB	R2, 24928(R30)
L_end__setMISO_2:
0x9D000270	0x03E00008  JR	RA
0x9D000274	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setMISO_2
easypicfusion_v7_P32MX795F512L__setMOSI_2:
;__epf_32mx795f512l_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { LATF8_bit  = value; }
0x9D000238	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00023C	0x3C1EBF88  LUI	R30, 49032
0x9D000240	0x83C26161  LB	R2, 24929(R30)
0x9D000244	0x7F220004  INS	R2, R25, 0, 1
0x9D000248	0x3C1EBF88  LUI	R30, 49032
0x9D00024C	0xA3C26161  SB	R2, 24929(R30)
L_end__setMOSI_2:
0x9D000250	0x03E00008  JR	RA
0x9D000254	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setMOSI_2
easypicfusion_v7_P32MX795F512L__setPWM_2:
;__epf_32mx795f512l_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { LATD1_bit  = value; }
0x9D000298	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00029C	0x3C1EBF88  LUI	R30, 49032
0x9D0002A0	0x83C260E0  LB	R2, 24800(R30)
0x9D0002A4	0x7F220844  INS	R2, R25, 1, 1
0x9D0002A8	0x3C1EBF88  LUI	R30, 49032
0x9D0002AC	0xA3C260E0  SB	R2, 24800(R30)
L_end__setPWM_2:
0x9D0002B0	0x03E00008  JR	RA
0x9D0002B4	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setPWM_2
easypicfusion_v7_P32MX795F512L__setINT_2:
;__epf_32mx795f512l_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { LATE9_bit  = value; }
0x9D000278	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00027C	0x3C1EBF88  LUI	R30, 49032
0x9D000280	0x83C26121  LB	R2, 24865(R30)
0x9D000284	0x7F220844  INS	R2, R25, 1, 1
0x9D000288	0x3C1EBF88  LUI	R30, 49032
0x9D00028C	0xA3C26121  SB	R2, 24865(R30)
L_end__setINT_2:
0x9D000290	0x03E00008  JR	RA
0x9D000294	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setINT_2
easypicfusion_v7_P32MX795F512L__setRX_2:
;__epf_32mx795f512l_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { LATF12_bit = value; }
0x9D000218	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00021C	0x3C1EBF88  LUI	R30, 49032
0x9D000220	0x83C26161  LB	R2, 24929(R30)
0x9D000224	0x7F222104  INS	R2, R25, 4, 1
0x9D000228	0x3C1EBF88  LUI	R30, 49032
0x9D00022C	0xA3C26161  SB	R2, 24929(R30)
L_end__setRX_2:
0x9D000230	0x03E00008  JR	RA
0x9D000234	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setRX_2
easypicfusion_v7_P32MX795F512L__setTX_2:
;__epf_32mx795f512l_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { LATF13_bit = value; }
0x9D000160	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000164	0x3C1EBF88  LUI	R30, 49032
0x9D000168	0x83C26161  LB	R2, 24929(R30)
0x9D00016C	0x7F222944  INS	R2, R25, 5, 1
0x9D000170	0x3C1EBF88  LUI	R30, 49032
0x9D000174	0xA3C26161  SB	R2, 24929(R30)
L_end__setTX_2:
0x9D000178	0x03E00008  JR	RA
0x9D00017C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setTX_2
easypicfusion_v7_P32MX795F512L__setSCL_2:
;__epf_32mx795f512l_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { LATA2_bit  = value; }
0x9D000140	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000144	0x3C1EBF88  LUI	R30, 49032
0x9D000148	0x83C26020  LB	R2, 24608(R30)
0x9D00014C	0x7F221084  INS	R2, R25, 2, 1
0x9D000150	0x3C1EBF88  LUI	R30, 49032
0x9D000154	0xA3C26020  SB	R2, 24608(R30)
L_end__setSCL_2:
0x9D000158	0x03E00008  JR	RA
0x9D00015C	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setSCL_2
easypicfusion_v7_P32MX795F512L__setSDA_2:
;__epf_32mx795f512l_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { LATA3_bit  = value; }
0x9D0001F8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0001FC	0x3C1EBF88  LUI	R30, 49032
0x9D000200	0x83C26020  LB	R2, 24608(R30)
0x9D000204	0x7F2218C4  INS	R2, R25, 3, 1
0x9D000208	0x3C1EBF88  LUI	R30, 49032
0x9D00020C	0xA3C26020  SB	R2, 24608(R30)
L_end__setSDA_2:
0x9D000210	0x03E00008  JR	RA
0x9D000214	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__setSDA_2
_I2C2_Is_Idle:
;__Lib_I2C_12345.c, 269 :: 		
0x9D000180	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345.c, 271 :: 		
0x9D000184	0x3C1EBF80  LUI	R30, 49024
0x9D000188	0x93C25400  LBU	R2, 21504(R30)
0x9D00018C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000190	0x304300FF  ANDI	R3, R2, 255
0x9D000194	0x3C1EBF80  LUI	R30, 49024
0x9D000198	0x93C25400  LBU	R2, 21504(R30)
0x9D00019C	0x7C420080  EXT	R2, R2, 2, 1
0x9D0001A0	0x00621825  OR	R3, R3, R2
0x9D0001A4	0x3C1EBF80  LUI	R30, 49024
0x9D0001A8	0x93C25400  LBU	R2, 21504(R30)
0x9D0001AC	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D0001B0	0x00621825  OR	R3, R3, R2
0x9D0001B4	0x3C1EBF80  LUI	R30, 49024
0x9D0001B8	0x93C25400  LBU	R2, 21504(R30)
0x9D0001BC	0x7C420100  EXT	R2, R2, 4, 1
0x9D0001C0	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345.c, 272 :: 		
0x9D0001C4	0x3C1EBF80  LUI	R30, 49024
0x9D0001C8	0x93C25400  LBU	R2, 21504(R30)
0x9D0001CC	0x7C420040  EXT	R2, R2, 1, 1
0x9D0001D0	0x00621825  OR	R3, R3, R2
0x9D0001D4	0x3C1EBF80  LUI	R30, 49024
0x9D0001D8	0x93C25411  LBU	R2, 21521(R30)
0x9D0001DC	0x7C420180  EXT	R2, R2, 6, 1
0x9D0001E0	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D0001E4	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345.c, 273 :: 		
0x9D0001E8	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D0001EC	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345.c, 274 :: 		
L_end_I2C2_Is_Idle:
0x9D0001F0	0x03E00008  JR	RA
0x9D0001F4	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C2_Is_Idle
easypicfusion_v7_P32MX795F512L__i2cInit_2:
;__epf_32mx795f512l_i2c.c, 39 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
0x9D00276C	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D002770	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_i2c.c, 41 :: 		I2C2_Init( cfg[0] );
0x9D002774	0xAFB90004  SW	R25, 4(SP)
0x9D002778	0x0F4005EF  JAL	_I2C2_Init+0
0x9D00277C	0x8F390000  LW	R25, 0(R25)
;__epf_32mx795f512l_i2c.c, 42 :: 		return _MIKROBUS_OK;
0x9D002780	0x34020000  ORI	R2, R0, 0
;__epf_32mx795f512l_i2c.c, 43 :: 		}
;__epf_32mx795f512l_i2c.c, 42 :: 		return _MIKROBUS_OK;
;__epf_32mx795f512l_i2c.c, 43 :: 		}
L_end__i2cInit_2:
0x9D002784	0x8FB90004  LW	R25, 4(SP)
0x9D002788	0x8FBF0000  LW	RA, 0(SP)
0x9D00278C	0x03E00008  JR	RA
0x9D002790	0x27BD0008  ADDIU	SP, SP, 8
; end of easypicfusion_v7_P32MX795F512L__i2cInit_2
_mikrobus_logInit:
;easypicfusion_v7_P32MX795F512L.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
0x9D003054	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D003058	0xAFBF0000  SW	RA, 0(SP)
;easypicfusion_v7_P32MX795F512L.c, 285 :: 		switch( port )
0x9D00305C	0x0B400C2B  J	L_mikrobus_logInit45
0x9D003060	0xAFB90004  SW	R25, 4(SP)
;easypicfusion_v7_P32MX795F512L.c, 288 :: 		case _MIKROBUS1: return _log_init1( baud );
L_mikrobus_logInit47:
0x9D003064	0x0F4008BF  JAL	easypicfusion_v7_P32MX795F512L__log_init1+0
0x9D003068	0x0340C80A  MOVZ	R25, R26, R0
0x9D00306C	0x0B400C3C  J	L_end_mikrobus_logInit
0x9D003070	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit48:
0x9D003074	0x0F4008E1  JAL	easypicfusion_v7_P32MX795F512L__log_init2+0
0x9D003078	0x0340C80A  MOVZ	R25, R26, R0
0x9D00307C	0x0B400C3C  J	L_end_mikrobus_logInit
0x9D003080	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit49:
0x9D003084	0x0F400AE6  JAL	easypicfusion_v7_P32MX795F512L__log_initUartA+0
0x9D003088	0x0340C80A  MOVZ	R25, R26, R0
0x9D00308C	0x0B400C3C  J	L_end_mikrobus_logInit
0x9D003090	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit50:
0x9D003094	0x0F400AF1  JAL	easypicfusion_v7_P32MX795F512L__log_initUartB+0
0x9D003098	0x0340C80A  MOVZ	R25, R26, R0
0x9D00309C	0x0B400C3C  J	L_end_mikrobus_logInit
0x9D0030A0	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit51:
0x9D0030A4	0x0B400C3C  J	L_end_mikrobus_logInit
0x9D0030A8	0x34020001  ORI	R2, R0, 1
;easypicfusion_v7_P32MX795F512L.c, 315 :: 		}
L_mikrobus_logInit45:
0x9D0030AC	0x332200FF  ANDI	R2, R25, 255
0x9D0030B0	0x1040FFEC  BEQ	R2, R0, L_mikrobus_logInit47
0x9D0030B4	0x70000000  NOP	
L__mikrobus_logInit186:
0x9D0030B8	0x332300FF  ANDI	R3, R25, 255
0x9D0030BC	0x34020001  ORI	R2, R0, 1
0x9D0030C0	0x1062FFEC  BEQ	R3, R2, L_mikrobus_logInit48
0x9D0030C4	0x70000000  NOP	
L__mikrobus_logInit188:
0x9D0030C8	0x332300FF  ANDI	R3, R25, 255
0x9D0030CC	0x34020020  ORI	R2, R0, 32
0x9D0030D0	0x1062FFEC  BEQ	R3, R2, L_mikrobus_logInit49
0x9D0030D4	0x70000000  NOP	
L__mikrobus_logInit190:
0x9D0030D8	0x332300FF  ANDI	R3, R25, 255
0x9D0030DC	0x34020030  ORI	R2, R0, 48
0x9D0030E0	0x1062FFEC  BEQ	R3, R2, L_mikrobus_logInit50
0x9D0030E4	0x70000000  NOP	
L__mikrobus_logInit192:
0x9D0030E8	0x0B400C29  J	L_mikrobus_logInit51
0x9D0030EC	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 317 :: 		}
L_end_mikrobus_logInit:
0x9D0030F0	0x8FB90004  LW	R25, 4(SP)
0x9D0030F4	0x8FBF0000  LW	RA, 0(SP)
0x9D0030F8	0x03E00008  JR	RA
0x9D0030FC	0x27BD0008  ADDIU	SP, SP, 8
; end of _mikrobus_logInit
easypicfusion_v7_P32MX795F512L__log_init1:
;__epf_32mx795f512l_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
0x9D0022FC	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D002300	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_log.c, 25 :: 		UART2_Init(baud);
0x9D002304	0x0F400616  JAL	_UART2_Init+0
0x9D002308	0x70000000  NOP	
;__epf_32mx795f512l_log.c, 26 :: 		logger = UART2_Write;
0x9D00230C	0x3C029D00  LUI	R2, hi_addr(_UART2_Write+0)
0x9D002310	0x34421AD4  ORI	R2, R2, lo_addr(_UART2_Write+0)
0x9D002314	0xAC228278  SW	R2, Offset(_logger+0)(GP)
;__epf_32mx795f512l_log.c, 27 :: 		return 0;
0x9D002318	0x0000100A  MOVZ	R2, R0, R0
;__epf_32mx795f512l_log.c, 28 :: 		}
L_end__log_init1:
0x9D00231C	0x8FBF0000  LW	RA, 0(SP)
0x9D002320	0x03E00008  JR	RA
0x9D002324	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__log_init1
_UART2_Init:
;__Lib_UART_123456.c, 217 :: 		
0x9D001858	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D00185C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_UART_123456.c, 220 :: 		
0x9D001860	0xAFB90004  SW	R25, 4(SP)
0x9D001864	0xAFBA0008  SW	R26, 8(SP)
0x9D001868	0xAFBB000C  SW	R27, 12(SP)
0x9D00186C	0x3C029D00  LUI	R2, hi_addr(_UART2_Write+0)
0x9D001870	0x34421AD4  ORI	R2, R2, lo_addr(_UART2_Write+0)
0x9D001874	0xAC228280  SW	R2, Offset(_UART_Wr_Ptr+0)(GP)
;__Lib_UART_123456.c, 221 :: 		
0x9D001878	0x3C029D00  LUI	R2, hi_addr(_UART2_Read+0)
0x9D00187C	0x344209F8  ORI	R2, R2, lo_addr(_UART2_Read+0)
0x9D001880	0xAC228294  SW	R2, Offset(_UART_Rd_Ptr+0)(GP)
;__Lib_UART_123456.c, 222 :: 		
0x9D001884	0x3C029D00  LUI	R2, hi_addr(_UART2_Data_Ready+0)
0x9D001888	0x34420A0C  ORI	R2, R2, lo_addr(_UART2_Data_Ready+0)
0x9D00188C	0xAC228290  SW	R2, Offset(_UART_Rdy_Ptr+0)(GP)
;__Lib_UART_123456.c, 223 :: 		
0x9D001890	0x3C029D00  LUI	R2, hi_addr(_UART2_Tx_Idle+0)
0x9D001894	0x344209CC  ORI	R2, R2, lo_addr(_UART2_Tx_Idle+0)
;__Lib_UART_123456.c, 225 :: 		
0x9D001898	0x0F400185  JAL	_Get_Fosc_kHz+0
0x9D00189C	0xAC22828C  SW	R2, Offset(_UART_Tx_Idle_Ptr+0)(GP)
0x9D0018A0	0xAFB90010  SW	R25, 16(SP)
0x9D0018A4	0x0000D80A  MOVZ	R27, R0, R0
0x9D0018A8	0x0320D00A  MOVZ	R26, R25, R0
0x9D0018AC	0x0F40013A  JAL	__Lib_UART_123456_UART_Calc_BRG+0
0x9D0018B0	0x0040C80A  MOVZ	R25, R2, R0
0x9D0018B4	0x8FB90010  LW	R25, 16(SP)
; brg_tmp start address is: 16 (R4)
0x9D0018B8	0x0040200A  MOVZ	R4, R2, R0
;__Lib_UART_123456.c, 226 :: 		
0x9D0018BC	0x34030008  ORI	R3, R0, 8
0x9D0018C0	0x3C1EBF80  LUI	R30, 49024
;__Lib_UART_123456.c, 227 :: 		
0x9D0018C4	0x1440000C  BNE	R2, R0, L__UART2_Init133
0x9D0018C8	0xAFC36804  SW	R3, 26628(R30)
L__UART2_Init192:
; brg_tmp end address is: 16 (R4)
;__Lib_UART_123456.c, 228 :: 		
0x9D0018CC	0x0F400185  JAL	_Get_Fosc_kHz+0
0x9D0018D0	0x70000000  NOP	
0x9D0018D4	0x341B0001  ORI	R27, R0, 1
0x9D0018D8	0x0320D00A  MOVZ	R26, R25, R0
0x9D0018DC	0x0F40013A  JAL	__Lib_UART_123456_UART_Calc_BRG+0
0x9D0018E0	0x0040C80A  MOVZ	R25, R2, R0
; brg_tmp start address is: 12 (R3)
0x9D0018E4	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456.c, 229 :: 		
0x9D0018E8	0x34020008  ORI	R2, R0, 8
0x9D0018EC	0x3C1EBF80  LUI	R30, 49024
; brg_tmp end address is: 12 (R3)
;__Lib_UART_123456.c, 230 :: 		
0x9D0018F0	0x0B40063F  J	L_UART2_Init35
0x9D0018F4	0xAFC26808  SW	R2, 26632(R30)
L__UART2_Init133:
;__Lib_UART_123456.c, 227 :: 		
0x9D0018F8	0x0080180A  MOVZ	R3, R4, R0
;__Lib_UART_123456.c, 230 :: 		
L_UART2_Init35:
;__Lib_UART_123456.c, 231 :: 		
; brg_tmp start address is: 12 (R3)
0x9D0018FC	0x2462FFFF  ADDIU	R2, R3, -1
; brg_tmp end address is: 12 (R3)
0x9D001900	0x3C1EBF80  LUI	R30, 49024
0x9D001904	0xAFC26840  SW	R2, 26688(R30)
;__Lib_UART_123456.c, 232 :: 		
0x9D001908	0x3C1EBF80  LUI	R30, 49024
0x9D00190C	0x8FC26800  LW	R2, 26624(R30)
0x9D001910	0x34428000  ORI	R2, R2, 32768
0x9D001914	0x3C1EBF80  LUI	R30, 49024
0x9D001918	0xAFC26800  SW	R2, 26624(R30)
;__Lib_UART_123456.c, 233 :: 		
0x9D00191C	0x34021400  ORI	R2, R0, 5120
0x9D001920	0x3C1EBF80  LUI	R30, 49024
0x9D001924	0xAFC26810  SW	R2, 26640(R30)
;__Lib_UART_123456.c, 234 :: 		
L_end_UART2_Init:
0x9D001928	0x8FBB000C  LW	R27, 12(SP)
0x9D00192C	0x8FBA0008  LW	R26, 8(SP)
0x9D001930	0x8FB90004  LW	R25, 4(SP)
0x9D001934	0x8FBF0000  LW	RA, 0(SP)
0x9D001938	0x03E00008  JR	RA
0x9D00193C	0x27BD0014  ADDIU	SP, SP, 20
; end of _UART2_Init
__Lib_UART_123456_UART_Calc_BRG:
;__Lib_UART_123456.c, 19 :: 		
0x9D0004E8	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 21 :: 		
0x9D0004EC	0x340203E8  ORI	R2, R0, 1000
0x9D0004F0	0x03220019  MULTU	R25, R2
0x9D0004F4	0x00001012  MFLO	R2
; tmp start address is: 12 (R3)
0x9D0004F8	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456.c, 23 :: 		
0x9D0004FC	0x3C1EBF81  LUI	R30, 49025
0x9D000500	0x8FC2F000  LW	R2, -4096(R30)
0x9D000504	0x7C420CC0  EXT	R2, R2, 19, 2
0x9D000508	0x00431006  SRLV	R2, R3, R2
0x9D00050C	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456.c, 26 :: 		
0x9D000510	0x336200FF  ANDI	R2, R27, 255
0x9D000514	0x14400004  BNE	R2, R0, L___Lib_UART_123456_UART_Calc_BRG0
0x9D000518	0x70000000  NOP	
L___Lib_UART_123456_UART_Calc_BRG149:
;__Lib_UART_123456.c, 27 :: 		
0x9D00051C	0x001A1100  SLL	R2, R26, 4
; tmp1 start address is: 16 (R4)
; tmp1 end address is: 16 (R4)
0x9D000520	0x0B40014C  J	L___Lib_UART_123456_UART_Calc_BRG1
0x9D000524	0x0040200A  MOVZ	R4, R2, R0
L___Lib_UART_123456_UART_Calc_BRG0:
;__Lib_UART_123456.c, 29 :: 		
0x9D000528	0x001A1080  SLL	R2, R26, 2
; tmp1 start address is: 16 (R4)
0x9D00052C	0x0040200A  MOVZ	R4, R2, R0
; tmp1 end address is: 16 (R4)
L___Lib_UART_123456_UART_Calc_BRG1:
;__Lib_UART_123456.c, 31 :: 		
; tmp1 start address is: 16 (R4)
0x9D000530	0x0064001B  DIVU	R3, R4
0x9D000534	0x00001010  MFHI	R2
; tmp2 start address is: 20 (R5)
0x9D000538	0x0040280A  MOVZ	R5, R2, R0
;__Lib_UART_123456.c, 32 :: 		
0x9D00053C	0x0064001B  DIVU	R3, R4
0x9D000540	0x00001012  MFLO	R2
0x9D000544	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456.c, 34 :: 		
0x9D000548	0x00041042  SRL	R2, R4, 1
; tmp1 end address is: 16 (R4)
0x9D00054C	0x0045102B  SLTU	R2, R2, R5
0x9D000550	0x10400005  BEQ	R2, R0, L___Lib_UART_123456_UART_Calc_BRG128
0x9D000554	0x70000000  NOP	
L___Lib_UART_123456_UART_Calc_BRG150:
; tmp2 end address is: 20 (R5)
;__Lib_UART_123456.c, 35 :: 		
0x9D000558	0x24620001  ADDIU	R2, R3, 1
0x9D00055C	0x0040180A  MOVZ	R3, R2, R0
; tmp end address is: 12 (R3)
0x9D000560	0x0B40015B  J	L___Lib_UART_123456_UART_Calc_BRG2
0x9D000564	0x0060100A  MOVZ	R2, R3, R0
L___Lib_UART_123456_UART_Calc_BRG128:
;__Lib_UART_123456.c, 34 :: 		
0x9D000568	0x0060100A  MOVZ	R2, R3, R0
;__Lib_UART_123456.c, 35 :: 		
L___Lib_UART_123456_UART_Calc_BRG2:
;__Lib_UART_123456.c, 37 :: 		
; tmp start address is: 8 (R2)
; tmp end address is: 8 (R2)
;__Lib_UART_123456.c, 38 :: 		
L_end_UART_Calc_BRG:
0x9D00056C	0x03E00008  JR	RA
0x9D000570	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_UART_123456_UART_Calc_BRG
easypicfusion_v7_P32MX795F512L__log_init2:
;__epf_32mx795f512l_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
0x9D002384	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D002388	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_log.c, 32 :: 		UART5_Init(baud);
0x9D00238C	0x0F40066E  JAL	_UART5_Init+0
0x9D002390	0x70000000  NOP	
;__epf_32mx795f512l_log.c, 33 :: 		logger = UART5_Write;
0x9D002394	0x3C029D00  LUI	R2, hi_addr(_UART5_Write+0)
0x9D002398	0x34421B3C  ORI	R2, R2, lo_addr(_UART5_Write+0)
0x9D00239C	0xAC228278  SW	R2, Offset(_logger+0)(GP)
;__epf_32mx795f512l_log.c, 34 :: 		return 0;
0x9D0023A0	0x0000100A  MOVZ	R2, R0, R0
;__epf_32mx795f512l_log.c, 35 :: 		}
L_end__log_init2:
0x9D0023A4	0x8FBF0000  LW	RA, 0(SP)
0x9D0023A8	0x03E00008  JR	RA
0x9D0023AC	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__log_init2
_UART5_Init:
;__Lib_UART_123456.c, 557 :: 		
0x9D0019B8	0x27BDFFEC  ADDIU	SP, SP, -20
0x9D0019BC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_UART_123456.c, 560 :: 		
0x9D0019C0	0xAFB90004  SW	R25, 4(SP)
0x9D0019C4	0xAFBA0008  SW	R26, 8(SP)
0x9D0019C8	0xAFBB000C  SW	R27, 12(SP)
0x9D0019CC	0x3C029D00  LUI	R2, hi_addr(_UART5_Write+0)
0x9D0019D0	0x34421B3C  ORI	R2, R2, lo_addr(_UART5_Write+0)
0x9D0019D4	0xAC228280  SW	R2, Offset(_UART_Wr_Ptr+0)(GP)
;__Lib_UART_123456.c, 561 :: 		
0x9D0019D8	0x3C029D00  LUI	R2, hi_addr(_UART5_Read+0)
0x9D0019DC	0x344207C8  ORI	R2, R2, lo_addr(_UART5_Read+0)
0x9D0019E0	0xAC228294  SW	R2, Offset(_UART_Rd_Ptr+0)(GP)
;__Lib_UART_123456.c, 562 :: 		
0x9D0019E4	0x3C029D00  LUI	R2, hi_addr(_UART5_Data_Ready+0)
0x9D0019E8	0x34420798  ORI	R2, R2, lo_addr(_UART5_Data_Ready+0)
0x9D0019EC	0xAC228290  SW	R2, Offset(_UART_Rdy_Ptr+0)(GP)
;__Lib_UART_123456.c, 563 :: 		
0x9D0019F0	0x3C029D00  LUI	R2, hi_addr(_UART5_Tx_Idle+0)
0x9D0019F4	0x344207B0  ORI	R2, R2, lo_addr(_UART5_Tx_Idle+0)
;__Lib_UART_123456.c, 565 :: 		
0x9D0019F8	0x0F400185  JAL	_Get_Fosc_kHz+0
0x9D0019FC	0xAC22828C  SW	R2, Offset(_UART_Tx_Idle_Ptr+0)(GP)
0x9D001A00	0xAFB90010  SW	R25, 16(SP)
0x9D001A04	0x0000D80A  MOVZ	R27, R0, R0
0x9D001A08	0x0320D00A  MOVZ	R26, R25, R0
0x9D001A0C	0x0F40013A  JAL	__Lib_UART_123456_UART_Calc_BRG+0
0x9D001A10	0x0040C80A  MOVZ	R25, R2, R0
0x9D001A14	0x8FB90010  LW	R25, 16(SP)
; brg_tmp start address is: 16 (R4)
0x9D001A18	0x0040200A  MOVZ	R4, R2, R0
;__Lib_UART_123456.c, 566 :: 		
0x9D001A1C	0x34030008  ORI	R3, R0, 8
0x9D001A20	0x3C1EBF80  LUI	R30, 49024
;__Lib_UART_123456.c, 567 :: 		
0x9D001A24	0x1440000C  BNE	R2, R0, L__UART5_Init142
0x9D001A28	0xAFC36A04  SW	R3, 27140(R30)
L__UART5_Init261:
; brg_tmp end address is: 16 (R4)
;__Lib_UART_123456.c, 568 :: 		
0x9D001A2C	0x0F400185  JAL	_Get_Fosc_kHz+0
0x9D001A30	0x70000000  NOP	
0x9D001A34	0x341B0001  ORI	R27, R0, 1
0x9D001A38	0x0320D00A  MOVZ	R26, R25, R0
0x9D001A3C	0x0F40013A  JAL	__Lib_UART_123456_UART_Calc_BRG+0
0x9D001A40	0x0040C80A  MOVZ	R25, R2, R0
; brg_tmp start address is: 12 (R3)
0x9D001A44	0x0040180A  MOVZ	R3, R2, R0
;__Lib_UART_123456.c, 569 :: 		
0x9D001A48	0x34020008  ORI	R2, R0, 8
0x9D001A4C	0x3C1EBF80  LUI	R30, 49024
; brg_tmp end address is: 12 (R3)
;__Lib_UART_123456.c, 570 :: 		
0x9D001A50	0x0B400697  J	L_UART5_Init92
0x9D001A54	0xAFC26A08  SW	R2, 27144(R30)
L__UART5_Init142:
;__Lib_UART_123456.c, 567 :: 		
0x9D001A58	0x0080180A  MOVZ	R3, R4, R0
;__Lib_UART_123456.c, 570 :: 		
L_UART5_Init92:
;__Lib_UART_123456.c, 571 :: 		
; brg_tmp start address is: 12 (R3)
0x9D001A5C	0x2462FFFF  ADDIU	R2, R3, -1
; brg_tmp end address is: 12 (R3)
0x9D001A60	0x3C1EBF80  LUI	R30, 49024
0x9D001A64	0xAFC26A40  SW	R2, 27200(R30)
;__Lib_UART_123456.c, 572 :: 		
0x9D001A68	0x3C1EBF80  LUI	R30, 49024
0x9D001A6C	0x8FC26A00  LW	R2, 27136(R30)
0x9D001A70	0x34428000  ORI	R2, R2, 32768
0x9D001A74	0x3C1EBF80  LUI	R30, 49024
0x9D001A78	0xAFC26A00  SW	R2, 27136(R30)
;__Lib_UART_123456.c, 573 :: 		
0x9D001A7C	0x34021400  ORI	R2, R0, 5120
0x9D001A80	0x3C1EBF80  LUI	R30, 49024
0x9D001A84	0xAFC26A10  SW	R2, 27152(R30)
;__Lib_UART_123456.c, 574 :: 		
L_end_UART5_Init:
0x9D001A88	0x8FBB000C  LW	R27, 12(SP)
0x9D001A8C	0x8FBA0008  LW	R26, 8(SP)
0x9D001A90	0x8FB90004  LW	R25, 4(SP)
0x9D001A94	0x8FBF0000  LW	RA, 0(SP)
0x9D001A98	0x03E00008  JR	RA
0x9D001A9C	0x27BD0014  ADDIU	SP, SP, 20
; end of _UART5_Init
easypicfusion_v7_P32MX795F512L__log_initUartA:
;__epf_32mx795f512l_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
0x9D002B98	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D002B9C	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_log.c, 39 :: 		UART2_Init(baud);
0x9D002BA0	0x0F400616  JAL	_UART2_Init+0
0x9D002BA4	0x70000000  NOP	
;__epf_32mx795f512l_log.c, 40 :: 		logger = UART2_Write;
0x9D002BA8	0x3C029D00  LUI	R2, hi_addr(_UART2_Write+0)
0x9D002BAC	0x34421AD4  ORI	R2, R2, lo_addr(_UART2_Write+0)
0x9D002BB0	0xAC228278  SW	R2, Offset(_logger+0)(GP)
;__epf_32mx795f512l_log.c, 41 :: 		return 0;
0x9D002BB4	0x0000100A  MOVZ	R2, R0, R0
;__epf_32mx795f512l_log.c, 42 :: 		}
L_end__log_initUartA:
0x9D002BB8	0x8FBF0000  LW	RA, 0(SP)
0x9D002BBC	0x03E00008  JR	RA
0x9D002BC0	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__log_initUartA
easypicfusion_v7_P32MX795F512L__log_initUartB:
;__epf_32mx795f512l_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
0x9D002BC4	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D002BC8	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_log.c, 46 :: 		UART5_Init(baud);
0x9D002BCC	0x0F40066E  JAL	_UART5_Init+0
0x9D002BD0	0x70000000  NOP	
;__epf_32mx795f512l_log.c, 47 :: 		logger = UART5_Write;
0x9D002BD4	0x3C029D00  LUI	R2, hi_addr(_UART5_Write+0)
0x9D002BD8	0x34421B3C  ORI	R2, R2, lo_addr(_UART5_Write+0)
0x9D002BDC	0xAC228278  SW	R2, Offset(_logger+0)(GP)
;__epf_32mx795f512l_log.c, 48 :: 		return 0;
0x9D002BE0	0x0000100A  MOVZ	R2, R0, R0
;__epf_32mx795f512l_log.c, 49 :: 		}
L_end__log_initUartB:
0x9D002BE4	0x8FBF0000  LW	RA, 0(SP)
0x9D002BE8	0x03E00008  JR	RA
0x9D002BEC	0x27BD0004  ADDIU	SP, SP, 4
; end of easypicfusion_v7_P32MX795F512L__log_initUartB
_mikrobus_logWrite:
;easypicfusion_v7_P32MX795F512L.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
0x9D002F24	0x27BDFFE8  ADDIU	SP, SP, -24
0x9D002F28	0xAFBF0000  SW	RA, 0(SP)
;easypicfusion_v7_P32MX795F512L.c, 321 :: 		uint8_t *ptr = data_;
0x9D002F2C	0xAFB90004  SW	R25, 4(SP)
; ptr start address is: 16 (R4)
0x9D002F30	0x0320200A  MOVZ	R4, R25, R0
;easypicfusion_v7_P32MX795F512L.c, 322 :: 		uint8_t row = 13;
0x9D002F34	0x341E000D  ORI	R30, R0, 13
0x9D002F38	0xA3BE0014  SB	R30, 20(SP)
0x9D002F3C	0x341E000A  ORI	R30, R0, 10
;easypicfusion_v7_P32MX795F512L.c, 323 :: 		uint8_t line = 10;
;easypicfusion_v7_P32MX795F512L.c, 324 :: 		switch( format )
0x9D002F40	0x0B400C03  J	L_mikrobus_logWrite52
0x9D002F44	0xA3BE0015  SB	R30, 21(SP)
;easypicfusion_v7_P32MX795F512L.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite54:
;easypicfusion_v7_P32MX795F512L.c, 327 :: 		_log_write( ptr );
; ptr end address is: 16 (R4)
0x9D002F48	0x0F400AFC  JAL	easypicfusion_v7_P32MX795F512L__log_write+0
0x9D002F4C	0x0080C80A  MOVZ	R25, R4, R0
;easypicfusion_v7_P32MX795F512L.c, 328 :: 		break;
0x9D002F50	0x0B400C10  J	L_mikrobus_logWrite53
0x9D002F54	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite55:
;easypicfusion_v7_P32MX795F512L.c, 330 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x9D002F58	0x0080180A  MOVZ	R3, R4, R0
L_mikrobus_logWrite56:
; ptr end address is: 16 (R4)
; ptr start address is: 12 (R3)
0x9D002F5C	0x90620000  LBU	R2, 0(R3)
0x9D002F60	0x1040000C  BEQ	R2, R0, L_mikrobus_logWrite57
0x9D002F64	0x70000000  NOP	
L__mikrobus_logWrite195:
;easypicfusion_v7_P32MX795F512L.c, 332 :: 		_log_write( ptr );
0x9D002F68	0xAFA30008  SW	R3, 8(SP)
0x9D002F6C	0xA3BA000C  SB	R26, 12(SP)
0x9D002F70	0xAFB90010  SW	R25, 16(SP)
0x9D002F74	0x0F400AFC  JAL	easypicfusion_v7_P32MX795F512L__log_write+0
0x9D002F78	0x0060C80A  MOVZ	R25, R3, R0
0x9D002F7C	0x8FB90010  LW	R25, 16(SP)
0x9D002F80	0x93BA000C  LBU	R26, 12(SP)
0x9D002F84	0x8FA30008  LW	R3, 8(SP)
;easypicfusion_v7_P32MX795F512L.c, 333 :: 		ptr++;
0x9D002F88	0x24620001  ADDIU	R2, R3, 1
;easypicfusion_v7_P32MX795F512L.c, 334 :: 		}
; ptr end address is: 12 (R3)
0x9D002F8C	0x0B400BD7  J	L_mikrobus_logWrite56
0x9D002F90	0x0040180A  MOVZ	R3, R2, R0
L_mikrobus_logWrite57:
;easypicfusion_v7_P32MX795F512L.c, 335 :: 		break;
0x9D002F94	0x0B400C10  J	L_mikrobus_logWrite53
0x9D002F98	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite58:
;easypicfusion_v7_P32MX795F512L.c, 337 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x9D002F9C	0x0080180A  MOVZ	R3, R4, R0
L_mikrobus_logWrite59:
; ptr end address is: 16 (R4)
; ptr start address is: 12 (R3)
0x9D002FA0	0x90620000  LBU	R2, 0(R3)
0x9D002FA4	0x1040000C  BEQ	R2, R0, L_mikrobus_logWrite60
0x9D002FA8	0x70000000  NOP	
L__mikrobus_logWrite197:
;easypicfusion_v7_P32MX795F512L.c, 339 :: 		_log_write( ptr );
0x9D002FAC	0xAFA30008  SW	R3, 8(SP)
0x9D002FB0	0xA3BA000C  SB	R26, 12(SP)
0x9D002FB4	0xAFB90010  SW	R25, 16(SP)
0x9D002FB8	0x0F400AFC  JAL	easypicfusion_v7_P32MX795F512L__log_write+0
0x9D002FBC	0x0060C80A  MOVZ	R25, R3, R0
0x9D002FC0	0x8FB90010  LW	R25, 16(SP)
0x9D002FC4	0x93BA000C  LBU	R26, 12(SP)
0x9D002FC8	0x8FA30008  LW	R3, 8(SP)
;easypicfusion_v7_P32MX795F512L.c, 340 :: 		ptr++;
0x9D002FCC	0x24620001  ADDIU	R2, R3, 1
;easypicfusion_v7_P32MX795F512L.c, 341 :: 		}
; ptr end address is: 12 (R3)
0x9D002FD0	0x0B400BE8  J	L_mikrobus_logWrite59
0x9D002FD4	0x0040180A  MOVZ	R3, R2, R0
L_mikrobus_logWrite60:
;easypicfusion_v7_P32MX795F512L.c, 342 :: 		_log_write( &row );
0x9D002FD8	0x27A20014  ADDIU	R2, SP, 20
0x9D002FDC	0xA3BA0008  SB	R26, 8(SP)
0x9D002FE0	0xAFB9000C  SW	R25, 12(SP)
0x9D002FE4	0x0F400AFC  JAL	easypicfusion_v7_P32MX795F512L__log_write+0
0x9D002FE8	0x0040C80A  MOVZ	R25, R2, R0
;easypicfusion_v7_P32MX795F512L.c, 343 :: 		_log_write( &line );
0x9D002FEC	0x27A20015  ADDIU	R2, SP, 21
0x9D002FF0	0x0F400AFC  JAL	easypicfusion_v7_P32MX795F512L__log_write+0
0x9D002FF4	0x0040C80A  MOVZ	R25, R2, R0
0x9D002FF8	0x8FB9000C  LW	R25, 12(SP)
;easypicfusion_v7_P32MX795F512L.c, 344 :: 		break;
0x9D002FFC	0x0B400C10  J	L_mikrobus_logWrite53
0x9D003000	0x93BA0008  LBU	R26, 8(SP)
;easypicfusion_v7_P32MX795F512L.c, 345 :: 		default :
L_mikrobus_logWrite61:
;easypicfusion_v7_P32MX795F512L.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x9D003004	0x0B400C11  J	L_end_mikrobus_logWrite
0x9D003008	0x34020006  ORI	R2, R0, 6
;easypicfusion_v7_P32MX795F512L.c, 347 :: 		}
L_mikrobus_logWrite52:
; ptr start address is: 16 (R4)
0x9D00300C	0x334200FF  ANDI	R2, R26, 255
0x9D003010	0x1040FFCD  BEQ	R2, R0, L_mikrobus_logWrite54
0x9D003014	0x70000000  NOP	
L__mikrobus_logWrite199:
0x9D003018	0x334300FF  ANDI	R3, R26, 255
0x9D00301C	0x34020001  ORI	R2, R0, 1
0x9D003020	0x1062FFCD  BEQ	R3, R2, L_mikrobus_logWrite55
0x9D003024	0x70000000  NOP	
L__mikrobus_logWrite201:
0x9D003028	0x334300FF  ANDI	R3, R26, 255
0x9D00302C	0x34020002  ORI	R2, R0, 2
0x9D003030	0x1062FFDA  BEQ	R3, R2, L_mikrobus_logWrite58
0x9D003034	0x70000000  NOP	
L__mikrobus_logWrite203:
; ptr end address is: 16 (R4)
0x9D003038	0x0B400C01  J	L_mikrobus_logWrite61
0x9D00303C	0x70000000  NOP	
L_mikrobus_logWrite53:
;easypicfusion_v7_P32MX795F512L.c, 348 :: 		return 0;
0x9D003040	0x0000100A  MOVZ	R2, R0, R0
;easypicfusion_v7_P32MX795F512L.c, 349 :: 		}
;easypicfusion_v7_P32MX795F512L.c, 348 :: 		return 0;
;easypicfusion_v7_P32MX795F512L.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x9D003044	0x8FB90004  LW	R25, 4(SP)
0x9D003048	0x8FBF0000  LW	RA, 0(SP)
0x9D00304C	0x03E00008  JR	RA
0x9D003050	0x27BD0018  ADDIU	SP, SP, 24
; end of _mikrobus_logWrite
easypicfusion_v7_P32MX795F512L__log_write:
;__epf_32mx795f512l_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
0x9D002BF0	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D002BF4	0xAFBF0000  SW	RA, 0(SP)
;__epf_32mx795f512l_log.c, 19 :: 		logger( *data_ );
0x9D002BF8	0xAFB90004  SW	R25, 4(SP)
0x9D002BFC	0x93390000  LBU	R25, 0(R25)
0x9D002C00	0x8C3E8278  LW	R30, Offset(_logger+0)(GP)
0x9D002C04	0x03C0F809  JALR	RA, R30
0x9D002C08	0x70000000  NOP	
;__epf_32mx795f512l_log.c, 20 :: 		return 0;
0x9D002C0C	0x0000100A  MOVZ	R2, R0, R0
;__epf_32mx795f512l_log.c, 21 :: 		}
;__epf_32mx795f512l_log.c, 20 :: 		return 0;
;__epf_32mx795f512l_log.c, 21 :: 		}
L_end__log_write:
0x9D002C10	0x8FB90004  LW	R25, 4(SP)
0x9D002C14	0x8FBF0000  LW	RA, 0(SP)
0x9D002C18	0x03E00008  JR	RA
0x9D002C1C	0x27BD0008  ADDIU	SP, SP, 8
; end of easypicfusion_v7_P32MX795F512L__log_write
_UART1_Write:
;__Lib_UART_123456.c, 40 :: 		
0x9D001B08	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 43 :: 		
L_UART1_Write3:
0x9D001B0C	0x3C1EBF80  LUI	R30, 49024
0x9D001B10	0x93C26011  LBU	R2, 24593(R30)
0x9D001B14	0x7C420000  EXT	R2, R2, 0, 1
0x9D001B18	0x14400003  BNE	R2, R0, L_UART1_Write4
0x9D001B1C	0x70000000  NOP	
L__UART1_Write152:
0x9D001B20	0x0B4006C3  J	L_UART1_Write3
0x9D001B24	0x70000000  NOP	
L_UART1_Write4:
;__Lib_UART_123456.c, 44 :: 		
0x9D001B28	0x3322FFFF  ANDI	R2, R25, 65535
0x9D001B2C	0x3C1EBF80  LUI	R30, 49024
0x9D001B30	0xAFC26020  SW	R2, 24608(R30)
;__Lib_UART_123456.c, 45 :: 		
L_end_UART1_Write:
0x9D001B34	0x03E00008  JR	RA
0x9D001B38	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_123456.c, 154 :: 		
0x9D001AD4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 157 :: 		
L_UART2_Write22:
0x9D001AD8	0x3C1EBF80  LUI	R30, 49024
0x9D001ADC	0x93C26811  LBU	R2, 26641(R30)
0x9D001AE0	0x7C420000  EXT	R2, R2, 0, 1
0x9D001AE4	0x14400003  BNE	R2, R0, L_UART2_Write23
0x9D001AE8	0x70000000  NOP	
L__UART2_Write175:
0x9D001AEC	0x0B4006B6  J	L_UART2_Write22
0x9D001AF0	0x70000000  NOP	
L_UART2_Write23:
;__Lib_UART_123456.c, 158 :: 		
0x9D001AF4	0x3322FFFF  ANDI	R2, R25, 65535
0x9D001AF8	0x3C1EBF80  LUI	R30, 49024
0x9D001AFC	0xAFC26820  SW	R2, 26656(R30)
;__Lib_UART_123456.c, 159 :: 		
L_end_UART2_Write:
0x9D001B00	0x03E00008  JR	RA
0x9D001B04	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123456.c, 268 :: 		
0x9D001AA0	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 271 :: 		
L_UART3_Write41:
0x9D001AA4	0x3C1EBF80  LUI	R30, 49024
0x9D001AA8	0x93C26411  LBU	R2, 25617(R30)
0x9D001AAC	0x7C420000  EXT	R2, R2, 0, 1
0x9D001AB0	0x14400003  BNE	R2, R0, L_UART3_Write42
0x9D001AB4	0x70000000  NOP	
L__UART3_Write198:
0x9D001AB8	0x0B4006A9  J	L_UART3_Write41
0x9D001ABC	0x70000000  NOP	
L_UART3_Write42:
;__Lib_UART_123456.c, 272 :: 		
0x9D001AC0	0x3322FFFF  ANDI	R2, R25, 65535
0x9D001AC4	0x3C1EBF80  LUI	R30, 49024
0x9D001AC8	0xAFC26420  SW	R2, 25632(R30)
;__Lib_UART_123456.c, 273 :: 		
L_end_UART3_Write:
0x9D001ACC	0x03E00008  JR	RA
0x9D001AD0	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123456.c, 381 :: 		
0x9D001B70	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 384 :: 		
L_UART4_Write60:
0x9D001B74	0x3C1EBF80  LUI	R30, 49024
0x9D001B78	0x93C26211  LBU	R2, 25105(R30)
0x9D001B7C	0x7C420000  EXT	R2, R2, 0, 1
0x9D001B80	0x14400003  BNE	R2, R0, L_UART4_Write61
0x9D001B84	0x70000000  NOP	
L__UART4_Write221:
0x9D001B88	0x0B4006DD  J	L_UART4_Write60
0x9D001B8C	0x70000000  NOP	
L_UART4_Write61:
;__Lib_UART_123456.c, 385 :: 		
0x9D001B90	0x3322FFFF  ANDI	R2, R25, 65535
0x9D001B94	0x3C1EBF80  LUI	R30, 49024
0x9D001B98	0xAFC26220  SW	R2, 25120(R30)
;__Lib_UART_123456.c, 386 :: 		
L_end_UART4_Write:
0x9D001B9C	0x03E00008  JR	RA
0x9D001BA0	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123456.c, 494 :: 		
0x9D001B3C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 497 :: 		
L_UART5_Write79:
0x9D001B40	0x3C1EBF80  LUI	R30, 49024
0x9D001B44	0x93C26A11  LBU	R2, 27153(R30)
0x9D001B48	0x7C420000  EXT	R2, R2, 0, 1
0x9D001B4C	0x14400003  BNE	R2, R0, L_UART5_Write80
0x9D001B50	0x70000000  NOP	
L__UART5_Write244:
0x9D001B54	0x0B4006D0  J	L_UART5_Write79
0x9D001B58	0x70000000  NOP	
L_UART5_Write80:
;__Lib_UART_123456.c, 498 :: 		
0x9D001B5C	0x3322FFFF  ANDI	R2, R25, 65535
0x9D001B60	0x3C1EBF80  LUI	R30, 49024
0x9D001B64	0xAFC26A20  SW	R2, 27168(R30)
;__Lib_UART_123456.c, 499 :: 		
L_end_UART5_Write:
0x9D001B68	0x03E00008  JR	RA
0x9D001B6C	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123456.c, 607 :: 		
0x9D001824	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 610 :: 		
L_UART6_Write98:
0x9D001828	0x3C1EBF80  LUI	R30, 49024
0x9D00182C	0x93C26611  LBU	R2, 26129(R30)
0x9D001830	0x7C420000  EXT	R2, R2, 0, 1
0x9D001834	0x14400003  BNE	R2, R0, L_UART6_Write99
0x9D001838	0x70000000  NOP	
L__UART6_Write267:
0x9D00183C	0x0B40060A  J	L_UART6_Write98
0x9D001840	0x70000000  NOP	
L_UART6_Write99:
;__Lib_UART_123456.c, 611 :: 		
0x9D001844	0x3322FFFF  ANDI	R2, R25, 65535
0x9D001848	0x3C1EBF80  LUI	R30, 49024
0x9D00184C	0xAFC26620  SW	R2, 26144(R30)
;__Lib_UART_123456.c, 612 :: 		
L_end_UART6_Write:
0x9D001850	0x03E00008  JR	RA
0x9D001854	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART6_Write
_applicationInit:
;Click_Pedometer3_PIC32.c, 44 :: 		void applicationInit()
0x9D00329C	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D0032A0	0xAFBF0000  SW	RA, 0(SP)
;Click_Pedometer3_PIC32.c, 46 :: 		pedometer3_i2cDriverInit( (T_PEDOMETER3_P)&_MIKROBUS1_GPIO, (T_PEDOMETER3_P)&_MIKROBUS1_I2C, 0x1F );
0x9D0032A4	0xAFB90004  SW	R25, 4(SP)
0x9D0032A8	0xAFBA0008  SW	R26, 8(SP)
0x9D0032AC	0xAFBB000C  SW	R27, 12(SP)
0x9D0032B0	0x341B001F  ORI	R27, R0, 31
0x9D0032B4	0x3C1A9D00  LUI	R26, hi_addr(__MIKROBUS1_I2C+0)
0x9D0032B8	0x375A347C  ORI	R26, R26, lo_addr(__MIKROBUS1_I2C+0)
0x9D0032BC	0x3C199D00  LUI	R25, hi_addr(__MIKROBUS1_GPIO+0)
0x9D0032C0	0x0F400C40  JAL	_pedometer3_i2cDriverInit+0
0x9D0032C4	0x373933E0  ORI	R25, R25, lo_addr(__MIKROBUS1_GPIO+0)
;Click_Pedometer3_PIC32.c, 47 :: 		pedometer3_writeByte(0x7F, 0x00);
0x9D0032C8	0x0000D00A  MOVZ	R26, R0, R0
0x9D0032CC	0x0F400B94  JAL	_pedometer3_writeByte+0
0x9D0032D0	0x3419007F  ORI	R25, R0, 127
;Click_Pedometer3_PIC32.c, 48 :: 		Delay_10ms();
0x9D0032D4	0x0F400C4C  JAL	_Delay_10ms+0
0x9D0032D8	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 49 :: 		pedometer3_writeByte(0x1B, 0x00);
0x9D0032DC	0x0000D00A  MOVZ	R26, R0, R0
0x9D0032E0	0x0F400B94  JAL	_pedometer3_writeByte+0
0x9D0032E4	0x3419001B  ORI	R25, R0, 27
;Click_Pedometer3_PIC32.c, 50 :: 		Delay_100ms();
0x9D0032E8	0x0F400BC1  JAL	_Delay_100ms+0
0x9D0032EC	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 51 :: 		pedometer3_writeByte(0x1B, 0x80);
0x9D0032F0	0x341A0080  ORI	R26, R0, 128
0x9D0032F4	0x0F400B94  JAL	_pedometer3_writeByte+0
0x9D0032F8	0x3419001B  ORI	R25, R0, 27
;Click_Pedometer3_PIC32.c, 52 :: 		Delay_1sec();
0x9D0032FC	0x0F400B08  JAL	_Delay_1sec+0
0x9D003300	0x70000000  NOP	
;Click_Pedometer3_PIC32.c, 54 :: 		readReg = pedometer3_readByte(0x11);
0x9D003304	0x0F400B10  JAL	_pedometer3_readByte+0
0x9D003308	0x34190011  ORI	R25, R0, 17
0x9D00330C	0xA022823A  SB	R2, Offset(_readReg+0)(GP)
;Click_Pedometer3_PIC32.c, 55 :: 		IntToHex(readReg, demoText);
0x9D003310	0x3C1AA000  LUI	R26, hi_addr(_demoText+0)
0x9D003314	0x375A029C  ORI	R26, R26, lo_addr(_demoText+0)
0x9D003318	0x0F400B47  JAL	_IntToHex+0
0x9D00331C	0x305900FF  ANDI	R25, R2, 255
;Click_Pedometer3_PIC32.c, 56 :: 		mikrobus_logWrite(" Who am I :  ", _LOG_TEXT);
0x9D003320	0x341A0001  ORI	R26, R0, 1
0x9D003324	0x3C19A000  LUI	R25, hi_addr(?lstr2_Click_Pedometer3_PIC32+0)
0x9D003328	0x0F400BC9  JAL	_mikrobus_logWrite+0
0x9D00332C	0x3739022C  ORI	R25, R25, lo_addr(?lstr2_Click_Pedometer3_PIC32+0)
;Click_Pedometer3_PIC32.c, 57 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x9D003330	0x341A0002  ORI	R26, R0, 2
0x9D003334	0x3C19A000  LUI	R25, hi_addr(_demoText+0)
0x9D003338	0x0F400BC9  JAL	_mikrobus_logWrite+0
0x9D00333C	0x3739029C  ORI	R25, R25, lo_addr(_demoText+0)
;Click_Pedometer3_PIC32.c, 58 :: 		}
L_end_applicationInit:
0x9D003340	0x8FBB000C  LW	R27, 12(SP)
0x9D003344	0x8FBA0008  LW	R26, 8(SP)
0x9D003348	0x8FB90004  LW	R25, 4(SP)
0x9D00334C	0x8FBF0000  LW	RA, 0(SP)
0x9D003350	0x03E00008  JR	RA
0x9D003354	0x27BD0010  ADDIU	SP, SP, 16
; end of _applicationInit
_pedometer3_i2cDriverInit:
;__pedometer3_Driver.c, 451 :: 		void pedometer3_i2cDriverInit(T_PEDOMETER3_P gpioObj, T_PEDOMETER3_P i2cObj, uint8_t slave)
0x9D003100	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D003104	0xAFBF0000  SW	RA, 0(SP)
;__pedometer3_Driver.c, 453 :: 		_slaveAddress = slave;
0x9D003108	0xA03B821A  SB	R27, Offset(__pedometer3_Driver__slaveAddress+0)(GP)
;__pedometer3_Driver.c, 454 :: 		_communication = _I2C_COMMUNICATION;
0x9D00310C	0xA020821B  SB	R0, Offset(__pedometer3_Driver__communication+0)(GP)
;__pedometer3_Driver.c, 455 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x9D003110	0xAFB90004  SW	R25, 4(SP)
0x9D003114	0x0F400AD5  JAL	__pedometer3_Driver_hal_i2cMap+0
0x9D003118	0x0340C80A  MOVZ	R25, R26, R0
;__pedometer3_Driver.c, 456 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x9D00311C	0x0F400AC6  JAL	__pedometer3_Driver_hal_gpioMap+0
0x9D003120	0x8FB90004  LW	R25, 4(SP)
;__pedometer3_Driver.c, 457 :: 		}
L_end_pedometer3_i2cDriverInit:
0x9D003124	0x8FBF0000  LW	RA, 0(SP)
0x9D003128	0x03E00008  JR	RA
0x9D00312C	0x27BD0008  ADDIU	SP, SP, 8
; end of _pedometer3_i2cDriverInit
__pedometer3_Driver_hal_i2cMap:
;__hal_pic32.c, 93 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
0x9D002B54	0x27BDFFFC  ADDIU	SP, SP, -4
;__hal_pic32.c, 97 :: 		fp_i2cStart    = tmp->i2cStart;
0x9D002B58	0x8F220000  LW	R2, 0(R25)
0x9D002B5C	0xAC22823C  SW	R2, Offset(__pedometer3_Driver_fp_i2cStart+0)(GP)
;__hal_pic32.c, 98 :: 		fp_i2cStop     = tmp->i2cStop;
0x9D002B60	0x27220004  ADDIU	R2, R25, 4
0x9D002B64	0x8C420000  LW	R2, 0(R2)
0x9D002B68	0xAC228240  SW	R2, Offset(__pedometer3_Driver_fp_i2cStop+0)(GP)
;__hal_pic32.c, 99 :: 		fp_i2cRestart  = tmp->i2cRestart;
0x9D002B6C	0x27220008  ADDIU	R2, R25, 8
0x9D002B70	0x8C420000  LW	R2, 0(R2)
0x9D002B74	0xAC228250  SW	R2, Offset(__pedometer3_Driver_fp_i2cRestart+0)(GP)
;__hal_pic32.c, 100 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x9D002B78	0x2722000C  ADDIU	R2, R25, 12
0x9D002B7C	0x8C420000  LW	R2, 0(R2)
0x9D002B80	0xAC228244  SW	R2, Offset(__pedometer3_Driver_fp_i2cWrite+0)(GP)
;__hal_pic32.c, 101 :: 		fp_i2cRead     = tmp->i2cRead;
0x9D002B84	0x27220010  ADDIU	R2, R25, 16
0x9D002B88	0x8C420000  LW	R2, 0(R2)
0x9D002B8C	0xAC22824C  SW	R2, Offset(__pedometer3_Driver_fp_i2cRead+0)(GP)
;__hal_pic32.c, 102 :: 		}
L_end_hal_i2cMap:
0x9D002B90	0x03E00008  JR	RA
0x9D002B94	0x27BD0004  ADDIU	SP, SP, 4
; end of __pedometer3_Driver_hal_i2cMap
__pedometer3_Driver_hal_gpioMap:
;__pedometer3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
0x9D002B18	0x27BDFFFC  ADDIU	SP, SP, -4
;__pedometer3_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x9D002B1C	0x27230030  ADDIU	R3, R25, 48
0x9D002B20	0x8C620000  LW	R2, 0(R3)
0x9D002B24	0xAC228260  SW	R2, Offset(__pedometer3_Driver_hal_gpio_anGet+0)(GP)
;__pedometer3_hal.c, 332 :: 		hal_gpio_rstGet = tmp->gpioGet[ __RST_PIN_INPUT__ ];
0x9D002B28	0x24620004  ADDIU	R2, R3, 4
0x9D002B2C	0x8C420000  LW	R2, 0(R2)
0x9D002B30	0xAC22825C  SW	R2, Offset(__pedometer3_Driver_hal_gpio_rstGet+0)(GP)
;__pedometer3_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x9D002B34	0x2462001C  ADDIU	R2, R3, 28
0x9D002B38	0x8C420000  LW	R2, 0(R2)
0x9D002B3C	0xAC228254  SW	R2, Offset(__pedometer3_Driver_hal_gpio_intGet+0)(GP)
;__pedometer3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x9D002B40	0x27220008  ADDIU	R2, R25, 8
0x9D002B44	0x8C420000  LW	R2, 0(R2)
0x9D002B48	0xAC228264  SW	R2, Offset(__pedometer3_Driver_hal_gpio_csSet+0)(GP)
;__pedometer3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x9D002B4C	0x03E00008  JR	RA
0x9D002B50	0x27BD0004  ADDIU	SP, SP, 4
; end of __pedometer3_Driver_hal_gpioMap
_pedometer3_writeByte:
;__pedometer3_Driver.c, 472 :: 		void pedometer3_writeByte(uint8_t reg_addr, uint8_t _data)
0x9D002E50	0x27BDFFE8  ADDIU	SP, SP, -24
0x9D002E54	0xAFBF0000  SW	RA, 0(SP)
;__pedometer3_Driver.c, 476 :: 		writeReg[ 0 ] = reg_addr;
0x9D002E58	0xAFB90004  SW	R25, 4(SP)
0x9D002E5C	0xAFBA0008  SW	R26, 8(SP)
0x9D002E60	0xAFBB000C  SW	R27, 12(SP)
0x9D002E64	0xAFBC0010  SW	R28, 16(SP)
0x9D002E68	0x27A20014  ADDIU	R2, SP, 20
0x9D002E6C	0xA0590000  SB	R25, 0(R2)
;__pedometer3_Driver.c, 477 :: 		writeReg[ 1 ] = _data;
0x9D002E70	0x24420001  ADDIU	R2, R2, 1
0x9D002E74	0xA05A0000  SB	R26, 0(R2)
;__pedometer3_Driver.c, 479 :: 		if (_communication == _I2C_COMMUNICATION)
0x9D002E78	0x9022821B  LBU	R2, Offset(__pedometer3_Driver__communication+0)(GP)
0x9D002E7C	0x1440000B  BNE	R2, R0, L_pedometer3_writeByte14
0x9D002E80	0x70000000  NOP	
L__pedometer3_writeByte46:
;__pedometer3_Driver.c, 481 :: 		hal_i2cStart();
0x9D002E84	0x0F400ABA  JAL	__pedometer3_Driver_hal_i2cStart+0
0x9D002E88	0x70000000  NOP	
;__pedometer3_Driver.c, 482 :: 		hal_i2cWrite(_slaveAddress, writeReg, 2, END_MODE_STOP);
0x9D002E8C	0x27A20014  ADDIU	R2, SP, 20
0x9D002E90	0x0000E00A  MOVZ	R28, R0, R0
0x9D002E94	0x341B0002  ORI	R27, R0, 2
0x9D002E98	0x0040D00A  MOVZ	R26, R2, R0
0x9D002E9C	0x0F400A6F  JAL	__pedometer3_Driver_hal_i2cWrite+0
0x9D002EA0	0x9039821A  LBU	R25, Offset(__pedometer3_Driver__slaveAddress+0)(GP)
;__pedometer3_Driver.c, 483 :: 		}
0x9D002EA4	0x0B400BBA  J	L_pedometer3_writeByte15
0x9D002EA8	0x70000000  NOP	
L_pedometer3_writeByte14:
;__pedometer3_Driver.c, 486 :: 		writeReg[ 0 ] = reg_addr | 0x80;
0x9D002EAC	0x27A30014  ADDIU	R3, SP, 20
0x9D002EB0	0x37220080  ORI	R2, R25, 128
0x9D002EB4	0xA0620000  SB	R2, 0(R3)
;__pedometer3_Driver.c, 487 :: 		hal_gpio_csSet( 0 );
0x9D002EB8	0x0000C80A  MOVZ	R25, R0, R0
0x9D002EBC	0x8C3E8264  LW	R30, Offset(__pedometer3_Driver_hal_gpio_csSet+0)(GP)
0x9D002EC0	0x03C0F809  JALR	RA, R30
0x9D002EC4	0x70000000  NOP	
;__pedometer3_Driver.c, 488 :: 		hal_spiWrite(writeReg, 2);
0x9D002EC8	0x27A20014  ADDIU	R2, SP, 20
0x9D002ECC	0x341A0002  ORI	R26, R0, 2
0x9D002ED0	0x0F4008CA  JAL	__pedometer3_Driver_hal_spiWrite+0
0x9D002ED4	0x0040C80A  MOVZ	R25, R2, R0
;__pedometer3_Driver.c, 489 :: 		hal_gpio_csSet( 1 );
0x9D002ED8	0x34190001  ORI	R25, R0, 1
0x9D002EDC	0x8C3E8264  LW	R30, Offset(__pedometer3_Driver_hal_gpio_csSet+0)(GP)
0x9D002EE0	0x03C0F809  JALR	RA, R30
0x9D002EE4	0x70000000  NOP	
;__pedometer3_Driver.c, 490 :: 		}
L_pedometer3_writeByte15:
;__pedometer3_Driver.c, 491 :: 		}
L_end_pedometer3_writeByte:
0x9D002EE8	0x8FBC0010  LW	R28, 16(SP)
0x9D002EEC	0x8FBB000C  LW	R27, 12(SP)
0x9D002EF0	0x8FBA0008  LW	R26, 8(SP)
0x9D002EF4	0x8FB90004  LW	R25, 4(SP)
0x9D002EF8	0x8FBF0000  LW	RA, 0(SP)
0x9D002EFC	0x03E00008  JR	RA
0x9D002F00	0x27BD0018  ADDIU	SP, SP, 24
; end of _pedometer3_writeByte
__pedometer3_Driver_hal_i2cStart:
;__hal_pic32.c, 104 :: 		static int hal_i2cStart()
0x9D002AE8	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D002AEC	0xAFBF0000  SW	RA, 0(SP)
;__hal_pic32.c, 106 :: 		int res = 0;
0x9D002AF0	0x0000F00A  MOVZ	R30, R0, R0
0x9D002AF4	0xA7BE0004  SH	R30, 4(SP)
;__hal_pic32.c, 107 :: 		res |= fp_i2cStart();
0x9D002AF8	0x8C3E823C  LW	R30, Offset(__pedometer3_Driver_fp_i2cStart+0)(GP)
0x9D002AFC	0x03C0F809  JALR	RA, R30
0x9D002B00	0x70000000  NOP	
0x9D002B04	0x87A30004  LH	R3, 4(SP)
0x9D002B08	0x00621025  OR	R2, R3, R2
;__hal_pic32.c, 108 :: 		return res;
;__hal_pic32.c, 109 :: 		}
L_end_hal_i2cStart:
0x9D002B0C	0x8FBF0000  LW	RA, 0(SP)
0x9D002B10	0x03E00008  JR	RA
0x9D002B14	0x27BD0008  ADDIU	SP, SP, 8
; end of __pedometer3_Driver_hal_i2cStart
_I2C1_Is_Idle:
;__Lib_I2C_12345.c, 43 :: 		
0x9D001940	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345.c, 45 :: 		
0x9D001944	0x3C1EBF80  LUI	R30, 49024
0x9D001948	0x93C25300  LBU	R2, 21248(R30)
0x9D00194C	0x7C420000  EXT	R2, R2, 0, 1
0x9D001950	0x304300FF  ANDI	R3, R2, 255
0x9D001954	0x3C1EBF80  LUI	R30, 49024
0x9D001958	0x93C25300  LBU	R2, 21248(R30)
0x9D00195C	0x7C420080  EXT	R2, R2, 2, 1
0x9D001960	0x00621825  OR	R3, R3, R2
0x9D001964	0x3C1EBF80  LUI	R30, 49024
0x9D001968	0x93C25300  LBU	R2, 21248(R30)
0x9D00196C	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D001970	0x00621825  OR	R3, R3, R2
0x9D001974	0x3C1EBF80  LUI	R30, 49024
0x9D001978	0x93C25300  LBU	R2, 21248(R30)
0x9D00197C	0x7C420100  EXT	R2, R2, 4, 1
0x9D001980	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345.c, 46 :: 		
0x9D001984	0x3C1EBF80  LUI	R30, 49024
0x9D001988	0x93C25300  LBU	R2, 21248(R30)
0x9D00198C	0x7C420040  EXT	R2, R2, 1, 1
0x9D001990	0x00621825  OR	R3, R3, R2
0x9D001994	0x3C1EBF80  LUI	R30, 49024
0x9D001998	0x93C25311  LBU	R2, 21265(R30)
0x9D00199C	0x7C420180  EXT	R2, R2, 6, 1
0x9D0019A0	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D0019A4	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345.c, 47 :: 		
0x9D0019A8	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D0019AC	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345.c, 48 :: 		
L_end_I2C1_Is_Idle:
0x9D0019B0	0x03E00008  JR	RA
0x9D0019B4	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C1_Is_Idle
_I2C1_Start:
;__Lib_I2C_12345.c, 69 :: 		
0x9D001BA4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001BA8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 71 :: 		
0x9D001BAC	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001BB0	0x8C238228  LW	R3, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 73 :: 		
0x9D001BB4	0xAFA30008  SW	R3, 8(SP)
0x9D001BB8	0x0F400120  JAL	__Lib_I2C_12345_I2C1_Wait_For_Idle+0
0x9D001BBC	0x34190005  ORI	R25, R0, 5
0x9D001BC0	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 75 :: 		
0x9D001BC4	0x34020001  ORI	R2, R0, 1
0x9D001BC8	0x3C1EBF80  LUI	R30, 49024
0x9D001BCC	0xAFC25308  SW	R2, 21256(R30)
;__Lib_I2C_12345.c, 78 :: 		
0x9D001BD0	0x3C1EBF80  LUI	R30, 49024
0x9D001BD4	0x93C25311  LBU	R2, 21265(R30)
0x9D001BD8	0x7C420080  EXT	R2, R2, 2, 1
0x9D001BDC	0x10400003  BEQ	R2, R0, L_I2C1_Start4
0x9D001BE0	0x70000000  NOP	
L__I2C1_Start250:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 79 :: 		
0x9D001BE4	0x0B400711  J	L_end_I2C1_Start
0x9D001BE8	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 80 :: 		
L_I2C1_Start4:
;__Lib_I2C_12345.c, 81 :: 		
; timeout start address is: 12 (R3)
L_I2C1_Start5:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001BEC	0x3C1EBF80  LUI	R30, 49024
0x9D001BF0	0x93C25300  LBU	R2, 21248(R30)
0x9D001BF4	0x7C420000  EXT	R2, R2, 0, 1
0x9D001BF8	0x10400011  BEQ	R2, 1, L_I2C1_Start6
0x9D001BFC	0x70000000  NOP	
L__I2C1_Start252:
;__Lib_I2C_12345.c, 82 :: 		
0x9D001C00	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D001C04	0x1040000C  BEQ	R2, R0, L__I2C1_Start191
0x9D001C08	0x70000000  NOP	
L__I2C1_Start254:
;__Lib_I2C_12345.c, 84 :: 		
0x9D001C0C	0x14600007  BNE	R3, R0, L_I2C1_Start8
0x9D001C10	0x70000000  NOP	
L__I2C1_Start255:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 86 :: 		
0x9D001C14	0x34190005  ORI	R25, R0, 5
0x9D001C18	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D001C1C	0x03C0F809  JALR	RA, R30
0x9D001C20	0x70000000  NOP	
;__Lib_I2C_12345.c, 87 :: 		
0x9D001C24	0x0B400710  J	L_I2C1_Start6
0x9D001C28	0x70000000  NOP	
;__Lib_I2C_12345.c, 88 :: 		
L_I2C1_Start8:
;__Lib_I2C_12345.c, 89 :: 		
; timeout start address is: 12 (R3)
0x9D001C2C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 90 :: 		
0x9D001C30	0x0B40070E  J	L_I2C1_Start7
0x9D001C34	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Start191:
;__Lib_I2C_12345.c, 82 :: 		
;__Lib_I2C_12345.c, 90 :: 		
L_I2C1_Start7:
;__Lib_I2C_12345.c, 91 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001C38	0x0B4006FB  J	L_I2C1_Start5
0x9D001C3C	0x70000000  NOP	
L_I2C1_Start6:
;__Lib_I2C_12345.c, 92 :: 		
0x9D001C40	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 93 :: 		
;__Lib_I2C_12345.c, 92 :: 		
;__Lib_I2C_12345.c, 93 :: 		
L_end_I2C1_Start:
0x9D001C44	0x8FB90004  LW	R25, 4(SP)
0x9D001C48	0x8FBF0000  LW	RA, 0(SP)
0x9D001C4C	0x03E00008  JR	RA
0x9D001C50	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C1_Start
__Lib_I2C_12345_I2C1_Wait_For_Idle:
;__Lib_I2C_12345.c, 51 :: 		
0x9D000480	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000484	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 53 :: 		
; timeout start address is: 16 (R4)
0x9D000488	0x8C248228  LW	R4, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 55 :: 		
L___Lib_I2C_12345_I2C1_Wait_For_Idle0:
; timeout start address is: 16 (R4)
0x9D00048C	0x0F400650  JAL	_I2C1_Is_Idle+0
0x9D000490	0x70000000  NOP	
0x9D000494	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_I2C1_Wait_For_Idle1
0x9D000498	0x70000000  NOP	
L___Lib_I2C_12345_I2C1_Wait_For_Idle244:
;__Lib_I2C_12345.c, 56 :: 		
0x9D00049C	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D0004A0	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_I2C1_Wait_For_Idle190
0x9D0004A4	0x70000000  NOP	
L___Lib_I2C_12345_I2C1_Wait_For_Idle246:
;__Lib_I2C_12345.c, 58 :: 		
0x9D0004A8	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_I2C1_Wait_For_Idle3
0x9D0004AC	0x70000000  NOP	
L___Lib_I2C_12345_I2C1_Wait_For_Idle247:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 60 :: 		
0x9D0004B0	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D0004B4	0x03C0F809  JALR	RA, R30
0x9D0004B8	0x70000000  NOP	
;__Lib_I2C_12345.c, 61 :: 		
0x9D0004BC	0x0B400137  J	L___Lib_I2C_12345_I2C1_Wait_For_Idle1
0x9D0004C0	0x70000000  NOP	
;__Lib_I2C_12345.c, 62 :: 		
L___Lib_I2C_12345_I2C1_Wait_For_Idle3:
;__Lib_I2C_12345.c, 63 :: 		
; timeout start address is: 16 (R4)
0x9D0004C4	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D0004C8	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 64 :: 		
0x9D0004CC	0x0B400135  J	L___Lib_I2C_12345_I2C1_Wait_For_Idle2
0x9D0004D0	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_I2C1_Wait_For_Idle190:
;__Lib_I2C_12345.c, 56 :: 		
;__Lib_I2C_12345.c, 64 :: 		
L___Lib_I2C_12345_I2C1_Wait_For_Idle2:
;__Lib_I2C_12345.c, 65 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D0004D4	0x0B400123  J	L___Lib_I2C_12345_I2C1_Wait_For_Idle0
0x9D0004D8	0x70000000  NOP	
L___Lib_I2C_12345_I2C1_Wait_For_Idle1:
;__Lib_I2C_12345.c, 66 :: 		
L_end_I2C1_Wait_For_Idle:
0x9D0004DC	0x8FBF0000  LW	RA, 0(SP)
0x9D0004E0	0x03E00008  JR	RA
0x9D0004E4	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_I2C1_Wait_For_Idle
_I2C1_Restart:
;__Lib_I2C_12345.c, 96 :: 		
0x9D002164	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D002168	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 98 :: 		
0x9D00216C	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D002170	0x8C238228  LW	R3, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 100 :: 		
0x9D002174	0xAFA30008  SW	R3, 8(SP)
0x9D002178	0x0F400120  JAL	__Lib_I2C_12345_I2C1_Wait_For_Idle+0
0x9D00217C	0x34190006  ORI	R25, R0, 6
0x9D002180	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 102 :: 		
0x9D002184	0x34020002  ORI	R2, R0, 2
0x9D002188	0x3C1EBF80  LUI	R30, 49024
0x9D00218C	0xAFC25308  SW	R2, 21256(R30)
;__Lib_I2C_12345.c, 105 :: 		
0x9D002190	0x3C1EBF80  LUI	R30, 49024
0x9D002194	0x93C25311  LBU	R2, 21265(R30)
0x9D002198	0x7C420080  EXT	R2, R2, 2, 1
0x9D00219C	0x14400008  BNE	R2, 1, L__I2C1_Restart194
0x9D0021A0	0x70000000  NOP	
L__I2C1_Restart257:
0x9D0021A4	0x3C1EBF80  LUI	R30, 49024
0x9D0021A8	0x93C25310  LBU	R2, 21264(R30)
0x9D0021AC	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0021B0	0x14400003  BNE	R2, 1, L__I2C1_Restart193
0x9D0021B4	0x70000000  NOP	
L__I2C1_Restart258:
0x9D0021B8	0x0B400872  J	L_I2C1_Restart11
0x9D0021BC	0x70000000  NOP	
; timeout end address is: 12 (R3)
L__I2C1_Restart194:
L__I2C1_Restart193:
;__Lib_I2C_12345.c, 106 :: 		
0x9D0021C0	0x0B400888  J	L_end_I2C1_Restart
0x9D0021C4	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 107 :: 		
L_I2C1_Restart11:
;__Lib_I2C_12345.c, 109 :: 		
; timeout start address is: 12 (R3)
L_I2C1_Restart12:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D0021C8	0x3C1EBF80  LUI	R30, 49024
0x9D0021CC	0x93C25300  LBU	R2, 21248(R30)
0x9D0021D0	0x7C420040  EXT	R2, R2, 1, 1
0x9D0021D4	0x10400011  BEQ	R2, 1, L_I2C1_Restart13
0x9D0021D8	0x70000000  NOP	
L__I2C1_Restart260:
;__Lib_I2C_12345.c, 110 :: 		
0x9D0021DC	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D0021E0	0x1040000C  BEQ	R2, R0, L__I2C1_Restart195
0x9D0021E4	0x70000000  NOP	
L__I2C1_Restart262:
;__Lib_I2C_12345.c, 112 :: 		
0x9D0021E8	0x14600007  BNE	R3, R0, L_I2C1_Restart15
0x9D0021EC	0x70000000  NOP	
L__I2C1_Restart263:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 114 :: 		
0x9D0021F0	0x34190006  ORI	R25, R0, 6
0x9D0021F4	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D0021F8	0x03C0F809  JALR	RA, R30
0x9D0021FC	0x70000000  NOP	
;__Lib_I2C_12345.c, 115 :: 		
0x9D002200	0x0B400887  J	L_I2C1_Restart13
0x9D002204	0x70000000  NOP	
;__Lib_I2C_12345.c, 116 :: 		
L_I2C1_Restart15:
;__Lib_I2C_12345.c, 117 :: 		
; timeout start address is: 12 (R3)
0x9D002208	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 118 :: 		
0x9D00220C	0x0B400885  J	L_I2C1_Restart14
0x9D002210	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Restart195:
;__Lib_I2C_12345.c, 110 :: 		
;__Lib_I2C_12345.c, 118 :: 		
L_I2C1_Restart14:
;__Lib_I2C_12345.c, 119 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D002214	0x0B400872  J	L_I2C1_Restart12
0x9D002218	0x70000000  NOP	
L_I2C1_Restart13:
;__Lib_I2C_12345.c, 120 :: 		
0x9D00221C	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 121 :: 		
;__Lib_I2C_12345.c, 120 :: 		
;__Lib_I2C_12345.c, 121 :: 		
L_end_I2C1_Restart:
0x9D002220	0x8FB90004  LW	R25, 4(SP)
0x9D002224	0x8FBF0000  LW	RA, 0(SP)
0x9D002228	0x03E00008  JR	RA
0x9D00222C	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C1_Restart
_I2C2_Start:
;__Lib_I2C_12345.c, 295 :: 		
0x9D0020B4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D0020B8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 297 :: 		
0x9D0020BC	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D0020C0	0x8C238200  LW	R3, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 299 :: 		
0x9D0020C4	0xAFA30008  SW	R3, 8(SP)
0x9D0020C8	0x0F4001AD  JAL	__Lib_I2C_12345_I2C2_Wait_For_Idle+0
0x9D0020CC	0x34190005  ORI	R25, R0, 5
0x9D0020D0	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 301 :: 		
0x9D0020D4	0x34020001  ORI	R2, R0, 1
0x9D0020D8	0x3C1EBF80  LUI	R30, 49024
0x9D0020DC	0xAFC25408  SW	R2, 21512(R30)
;__Lib_I2C_12345.c, 304 :: 		
0x9D0020E0	0x3C1EBF80  LUI	R30, 49024
0x9D0020E4	0x93C25411  LBU	R2, 21521(R30)
0x9D0020E8	0x7C420080  EXT	R2, R2, 2, 1
0x9D0020EC	0x10400003  BEQ	R2, R0, L_I2C2_Start42
0x9D0020F0	0x70000000  NOP	
L__I2C2_Start305:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 305 :: 		
0x9D0020F4	0x0B400855  J	L_end_I2C2_Start
0x9D0020F8	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 306 :: 		
L_I2C2_Start42:
;__Lib_I2C_12345.c, 307 :: 		
; timeout start address is: 12 (R3)
L_I2C2_Start43:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D0020FC	0x3C1EBF80  LUI	R30, 49024
0x9D002100	0x93C25400  LBU	R2, 21504(R30)
0x9D002104	0x7C420000  EXT	R2, R2, 0, 1
0x9D002108	0x10400011  BEQ	R2, 1, L_I2C2_Start44
0x9D00210C	0x70000000  NOP	
L__I2C2_Start307:
;__Lib_I2C_12345.c, 308 :: 		
0x9D002110	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D002114	0x1040000C  BEQ	R2, R0, L__I2C2_Start201
0x9D002118	0x70000000  NOP	
L__I2C2_Start309:
;__Lib_I2C_12345.c, 310 :: 		
0x9D00211C	0x14600007  BNE	R3, R0, L_I2C2_Start46
0x9D002120	0x70000000  NOP	
L__I2C2_Start310:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 312 :: 		
0x9D002124	0x34190005  ORI	R25, R0, 5
0x9D002128	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D00212C	0x03C0F809  JALR	RA, R30
0x9D002130	0x70000000  NOP	
;__Lib_I2C_12345.c, 313 :: 		
0x9D002134	0x0B400854  J	L_I2C2_Start44
0x9D002138	0x70000000  NOP	
;__Lib_I2C_12345.c, 314 :: 		
L_I2C2_Start46:
;__Lib_I2C_12345.c, 315 :: 		
; timeout start address is: 12 (R3)
0x9D00213C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 316 :: 		
0x9D002140	0x0B400852  J	L_I2C2_Start45
0x9D002144	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Start201:
;__Lib_I2C_12345.c, 308 :: 		
;__Lib_I2C_12345.c, 316 :: 		
L_I2C2_Start45:
;__Lib_I2C_12345.c, 317 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D002148	0x0B40083F  J	L_I2C2_Start43
0x9D00214C	0x70000000  NOP	
L_I2C2_Start44:
;__Lib_I2C_12345.c, 318 :: 		
0x9D002150	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 319 :: 		
;__Lib_I2C_12345.c, 318 :: 		
;__Lib_I2C_12345.c, 319 :: 		
L_end_I2C2_Start:
0x9D002154	0x8FB90004  LW	R25, 4(SP)
0x9D002158	0x8FBF0000  LW	RA, 0(SP)
0x9D00215C	0x03E00008  JR	RA
0x9D002160	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C2_Start
_I2C2_Restart:
;__Lib_I2C_12345.c, 322 :: 		
0x9D002230	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D002234	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 324 :: 		
0x9D002238	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D00223C	0x8C238200  LW	R3, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 326 :: 		
0x9D002240	0xAFA30008  SW	R3, 8(SP)
0x9D002244	0x0F4001AD  JAL	__Lib_I2C_12345_I2C2_Wait_For_Idle+0
0x9D002248	0x34190006  ORI	R25, R0, 6
0x9D00224C	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 328 :: 		
0x9D002250	0x34020002  ORI	R2, R0, 2
0x9D002254	0x3C1EBF80  LUI	R30, 49024
0x9D002258	0xAFC25408  SW	R2, 21512(R30)
;__Lib_I2C_12345.c, 331 :: 		
0x9D00225C	0x3C1EBF80  LUI	R30, 49024
0x9D002260	0x93C25411  LBU	R2, 21521(R30)
0x9D002264	0x7C420080  EXT	R2, R2, 2, 1
0x9D002268	0x14400008  BNE	R2, 1, L__I2C2_Restart204
0x9D00226C	0x70000000  NOP	
L__I2C2_Restart312:
0x9D002270	0x3C1EBF80  LUI	R30, 49024
0x9D002274	0x93C25410  LBU	R2, 21520(R30)
0x9D002278	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D00227C	0x14400003  BNE	R2, 1, L__I2C2_Restart203
0x9D002280	0x70000000  NOP	
L__I2C2_Restart313:
0x9D002284	0x0B4008A5  J	L_I2C2_Restart49
0x9D002288	0x70000000  NOP	
; timeout end address is: 12 (R3)
L__I2C2_Restart204:
L__I2C2_Restart203:
;__Lib_I2C_12345.c, 332 :: 		
0x9D00228C	0x0B4008BB  J	L_end_I2C2_Restart
0x9D002290	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 333 :: 		
L_I2C2_Restart49:
;__Lib_I2C_12345.c, 335 :: 		
; timeout start address is: 12 (R3)
L_I2C2_Restart50:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D002294	0x3C1EBF80  LUI	R30, 49024
0x9D002298	0x93C25400  LBU	R2, 21504(R30)
0x9D00229C	0x7C420040  EXT	R2, R2, 1, 1
0x9D0022A0	0x10400011  BEQ	R2, 1, L_I2C2_Restart51
0x9D0022A4	0x70000000  NOP	
L__I2C2_Restart315:
;__Lib_I2C_12345.c, 336 :: 		
0x9D0022A8	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D0022AC	0x1040000C  BEQ	R2, R0, L__I2C2_Restart205
0x9D0022B0	0x70000000  NOP	
L__I2C2_Restart317:
;__Lib_I2C_12345.c, 338 :: 		
0x9D0022B4	0x14600007  BNE	R3, R0, L_I2C2_Restart53
0x9D0022B8	0x70000000  NOP	
L__I2C2_Restart318:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 340 :: 		
0x9D0022BC	0x34190006  ORI	R25, R0, 6
0x9D0022C0	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D0022C4	0x03C0F809  JALR	RA, R30
0x9D0022C8	0x70000000  NOP	
;__Lib_I2C_12345.c, 341 :: 		
0x9D0022CC	0x0B4008BA  J	L_I2C2_Restart51
0x9D0022D0	0x70000000  NOP	
;__Lib_I2C_12345.c, 342 :: 		
L_I2C2_Restart53:
;__Lib_I2C_12345.c, 343 :: 		
; timeout start address is: 12 (R3)
0x9D0022D4	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 344 :: 		
0x9D0022D8	0x0B4008B8  J	L_I2C2_Restart52
0x9D0022DC	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Restart205:
;__Lib_I2C_12345.c, 336 :: 		
;__Lib_I2C_12345.c, 344 :: 		
L_I2C2_Restart52:
;__Lib_I2C_12345.c, 345 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0022E0	0x0B4008A5  J	L_I2C2_Restart50
0x9D0022E4	0x70000000  NOP	
L_I2C2_Restart51:
;__Lib_I2C_12345.c, 346 :: 		
0x9D0022E8	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 347 :: 		
;__Lib_I2C_12345.c, 346 :: 		
;__Lib_I2C_12345.c, 347 :: 		
L_end_I2C2_Restart:
0x9D0022EC	0x8FB90004  LW	R25, 4(SP)
0x9D0022F0	0x8FBF0000  LW	RA, 0(SP)
0x9D0022F4	0x03E00008  JR	RA
0x9D0022F8	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C2_Restart
_I2C3_Is_Idle:
;__Lib_I2C_12345.c, 494 :: 		
0x9D00203C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345.c, 496 :: 		
0x9D002040	0x3C1EBF80  LUI	R30, 49024
0x9D002044	0x93C25000  LBU	R2, 20480(R30)
0x9D002048	0x7C420000  EXT	R2, R2, 0, 1
0x9D00204C	0x304300FF  ANDI	R3, R2, 255
0x9D002050	0x3C1EBF80  LUI	R30, 49024
0x9D002054	0x93C25000  LBU	R2, 20480(R30)
0x9D002058	0x7C420080  EXT	R2, R2, 2, 1
0x9D00205C	0x00621825  OR	R3, R3, R2
0x9D002060	0x3C1EBF80  LUI	R30, 49024
0x9D002064	0x93C25000  LBU	R2, 20480(R30)
0x9D002068	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D00206C	0x00621825  OR	R3, R3, R2
0x9D002070	0x3C1EBF80  LUI	R30, 49024
0x9D002074	0x93C25000  LBU	R2, 20480(R30)
0x9D002078	0x7C420100  EXT	R2, R2, 4, 1
0x9D00207C	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345.c, 497 :: 		
0x9D002080	0x3C1EBF80  LUI	R30, 49024
0x9D002084	0x93C25000  LBU	R2, 20480(R30)
0x9D002088	0x7C420040  EXT	R2, R2, 1, 1
0x9D00208C	0x00621825  OR	R3, R3, R2
0x9D002090	0x3C1EBF80  LUI	R30, 49024
0x9D002094	0x93C25011  LBU	R2, 20497(R30)
0x9D002098	0x7C420180  EXT	R2, R2, 6, 1
0x9D00209C	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D0020A0	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345.c, 498 :: 		
0x9D0020A4	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D0020A8	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345.c, 499 :: 		
L_end_I2C3_Is_Idle:
0x9D0020AC	0x03E00008  JR	RA
0x9D0020B0	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C3_Is_Idle
_I2C3_Start:
;__Lib_I2C_12345.c, 520 :: 		
0x9D001D98	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001D9C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 522 :: 		
0x9D001DA0	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001DA4	0x8C238224  LW	R3, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 524 :: 		
0x9D001DA8	0xAFA30008  SW	R3, 8(SP)
0x9D001DAC	0x0F4000DE  JAL	__Lib_I2C_12345_I2C3_Wait_For_Idle+0
0x9D001DB0	0x34190005  ORI	R25, R0, 5
0x9D001DB4	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 526 :: 		
0x9D001DB8	0x34020001  ORI	R2, R0, 1
0x9D001DBC	0x3C1EBF80  LUI	R30, 49024
0x9D001DC0	0xAFC25008  SW	R2, 20488(R30)
;__Lib_I2C_12345.c, 529 :: 		
0x9D001DC4	0x3C1EBF80  LUI	R30, 49024
0x9D001DC8	0x93C25011  LBU	R2, 20497(R30)
0x9D001DCC	0x7C420080  EXT	R2, R2, 2, 1
0x9D001DD0	0x10400003  BEQ	R2, R0, L_I2C3_Start80
0x9D001DD4	0x70000000  NOP	
L__I2C3_Start360:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 530 :: 		
0x9D001DD8	0x0B40078E  J	L_end_I2C3_Start
0x9D001DDC	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 531 :: 		
L_I2C3_Start80:
;__Lib_I2C_12345.c, 532 :: 		
; timeout start address is: 12 (R3)
L_I2C3_Start81:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001DE0	0x3C1EBF80  LUI	R30, 49024
0x9D001DE4	0x93C25000  LBU	R2, 20480(R30)
0x9D001DE8	0x7C420000  EXT	R2, R2, 0, 1
0x9D001DEC	0x10400011  BEQ	R2, 1, L_I2C3_Start82
0x9D001DF0	0x70000000  NOP	
L__I2C3_Start362:
;__Lib_I2C_12345.c, 533 :: 		
0x9D001DF4	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D001DF8	0x1040000C  BEQ	R2, R0, L__I2C3_Start211
0x9D001DFC	0x70000000  NOP	
L__I2C3_Start364:
;__Lib_I2C_12345.c, 535 :: 		
0x9D001E00	0x14600007  BNE	R3, R0, L_I2C3_Start84
0x9D001E04	0x70000000  NOP	
L__I2C3_Start365:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 537 :: 		
0x9D001E08	0x34190005  ORI	R25, R0, 5
0x9D001E0C	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D001E10	0x03C0F809  JALR	RA, R30
0x9D001E14	0x70000000  NOP	
;__Lib_I2C_12345.c, 538 :: 		
0x9D001E18	0x0B40078D  J	L_I2C3_Start82
0x9D001E1C	0x70000000  NOP	
;__Lib_I2C_12345.c, 539 :: 		
L_I2C3_Start84:
;__Lib_I2C_12345.c, 540 :: 		
; timeout start address is: 12 (R3)
0x9D001E20	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 541 :: 		
0x9D001E24	0x0B40078B  J	L_I2C3_Start83
0x9D001E28	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Start211:
;__Lib_I2C_12345.c, 533 :: 		
;__Lib_I2C_12345.c, 541 :: 		
L_I2C3_Start83:
;__Lib_I2C_12345.c, 542 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001E2C	0x0B400778  J	L_I2C3_Start81
0x9D001E30	0x70000000  NOP	
L_I2C3_Start82:
;__Lib_I2C_12345.c, 543 :: 		
0x9D001E34	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 544 :: 		
;__Lib_I2C_12345.c, 543 :: 		
;__Lib_I2C_12345.c, 544 :: 		
L_end_I2C3_Start:
0x9D001E38	0x8FB90004  LW	R25, 4(SP)
0x9D001E3C	0x8FBF0000  LW	RA, 0(SP)
0x9D001E40	0x03E00008  JR	RA
0x9D001E44	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C3_Start
__Lib_I2C_12345_I2C3_Wait_For_Idle:
;__Lib_I2C_12345.c, 502 :: 		
0x9D000378	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D00037C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 504 :: 		
; timeout start address is: 16 (R4)
0x9D000380	0x8C248224  LW	R4, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 506 :: 		
L___Lib_I2C_12345_I2C3_Wait_For_Idle76:
; timeout start address is: 16 (R4)
0x9D000384	0x0F40080F  JAL	_I2C3_Is_Idle+0
0x9D000388	0x70000000  NOP	
0x9D00038C	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_I2C3_Wait_For_Idle77
0x9D000390	0x70000000  NOP	
L___Lib_I2C_12345_I2C3_Wait_For_Idle354:
;__Lib_I2C_12345.c, 507 :: 		
0x9D000394	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D000398	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_I2C3_Wait_For_Idle210
0x9D00039C	0x70000000  NOP	
L___Lib_I2C_12345_I2C3_Wait_For_Idle356:
;__Lib_I2C_12345.c, 509 :: 		
0x9D0003A0	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_I2C3_Wait_For_Idle79
0x9D0003A4	0x70000000  NOP	
L___Lib_I2C_12345_I2C3_Wait_For_Idle357:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 511 :: 		
0x9D0003A8	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D0003AC	0x03C0F809  JALR	RA, R30
0x9D0003B0	0x70000000  NOP	
;__Lib_I2C_12345.c, 512 :: 		
0x9D0003B4	0x0B4000F5  J	L___Lib_I2C_12345_I2C3_Wait_For_Idle77
0x9D0003B8	0x70000000  NOP	
;__Lib_I2C_12345.c, 513 :: 		
L___Lib_I2C_12345_I2C3_Wait_For_Idle79:
;__Lib_I2C_12345.c, 514 :: 		
; timeout start address is: 16 (R4)
0x9D0003BC	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D0003C0	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 515 :: 		
0x9D0003C4	0x0B4000F3  J	L___Lib_I2C_12345_I2C3_Wait_For_Idle78
0x9D0003C8	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_I2C3_Wait_For_Idle210:
;__Lib_I2C_12345.c, 507 :: 		
;__Lib_I2C_12345.c, 515 :: 		
L___Lib_I2C_12345_I2C3_Wait_For_Idle78:
;__Lib_I2C_12345.c, 516 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D0003CC	0x0B4000E1  J	L___Lib_I2C_12345_I2C3_Wait_For_Idle76
0x9D0003D0	0x70000000  NOP	
L___Lib_I2C_12345_I2C3_Wait_For_Idle77:
;__Lib_I2C_12345.c, 517 :: 		
L_end_I2C3_Wait_For_Idle:
0x9D0003D4	0x8FBF0000  LW	RA, 0(SP)
0x9D0003D8	0x03E00008  JR	RA
0x9D0003DC	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_I2C3_Wait_For_Idle
_I2C3_Restart:
;__Lib_I2C_12345.c, 547 :: 		
0x9D001CCC	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001CD0	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 549 :: 		
0x9D001CD4	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001CD8	0x8C238224  LW	R3, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 551 :: 		
0x9D001CDC	0xAFA30008  SW	R3, 8(SP)
0x9D001CE0	0x0F4000DE  JAL	__Lib_I2C_12345_I2C3_Wait_For_Idle+0
0x9D001CE4	0x34190006  ORI	R25, R0, 6
0x9D001CE8	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 553 :: 		
0x9D001CEC	0x34020002  ORI	R2, R0, 2
0x9D001CF0	0x3C1EBF80  LUI	R30, 49024
0x9D001CF4	0xAFC25008  SW	R2, 20488(R30)
;__Lib_I2C_12345.c, 556 :: 		
0x9D001CF8	0x3C1EBF80  LUI	R30, 49024
0x9D001CFC	0x93C25011  LBU	R2, 20497(R30)
0x9D001D00	0x7C420080  EXT	R2, R2, 2, 1
0x9D001D04	0x14400008  BNE	R2, 1, L__I2C3_Restart214
0x9D001D08	0x70000000  NOP	
L__I2C3_Restart367:
0x9D001D0C	0x3C1EBF80  LUI	R30, 49024
0x9D001D10	0x93C25010  LBU	R2, 20496(R30)
0x9D001D14	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D001D18	0x14400003  BNE	R2, 1, L__I2C3_Restart213
0x9D001D1C	0x70000000  NOP	
L__I2C3_Restart368:
0x9D001D20	0x0B40074C  J	L_I2C3_Restart87
0x9D001D24	0x70000000  NOP	
; timeout end address is: 12 (R3)
L__I2C3_Restart214:
L__I2C3_Restart213:
;__Lib_I2C_12345.c, 557 :: 		
0x9D001D28	0x0B400762  J	L_end_I2C3_Restart
0x9D001D2C	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 558 :: 		
L_I2C3_Restart87:
;__Lib_I2C_12345.c, 560 :: 		
; timeout start address is: 12 (R3)
L_I2C3_Restart88:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001D30	0x3C1EBF80  LUI	R30, 49024
0x9D001D34	0x93C25000  LBU	R2, 20480(R30)
0x9D001D38	0x7C420040  EXT	R2, R2, 1, 1
0x9D001D3C	0x10400011  BEQ	R2, 1, L_I2C3_Restart89
0x9D001D40	0x70000000  NOP	
L__I2C3_Restart370:
;__Lib_I2C_12345.c, 561 :: 		
0x9D001D44	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D001D48	0x1040000C  BEQ	R2, R0, L__I2C3_Restart215
0x9D001D4C	0x70000000  NOP	
L__I2C3_Restart372:
;__Lib_I2C_12345.c, 563 :: 		
0x9D001D50	0x14600007  BNE	R3, R0, L_I2C3_Restart91
0x9D001D54	0x70000000  NOP	
L__I2C3_Restart373:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 565 :: 		
0x9D001D58	0x34190006  ORI	R25, R0, 6
0x9D001D5C	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D001D60	0x03C0F809  JALR	RA, R30
0x9D001D64	0x70000000  NOP	
;__Lib_I2C_12345.c, 566 :: 		
0x9D001D68	0x0B400761  J	L_I2C3_Restart89
0x9D001D6C	0x70000000  NOP	
;__Lib_I2C_12345.c, 567 :: 		
L_I2C3_Restart91:
;__Lib_I2C_12345.c, 568 :: 		
; timeout start address is: 12 (R3)
0x9D001D70	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 569 :: 		
0x9D001D74	0x0B40075F  J	L_I2C3_Restart90
0x9D001D78	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Restart215:
;__Lib_I2C_12345.c, 561 :: 		
;__Lib_I2C_12345.c, 569 :: 		
L_I2C3_Restart90:
;__Lib_I2C_12345.c, 570 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001D7C	0x0B40074C  J	L_I2C3_Restart88
0x9D001D80	0x70000000  NOP	
L_I2C3_Restart89:
;__Lib_I2C_12345.c, 571 :: 		
0x9D001D84	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 572 :: 		
;__Lib_I2C_12345.c, 571 :: 		
;__Lib_I2C_12345.c, 572 :: 		
L_end_I2C3_Restart:
0x9D001D88	0x8FB90004  LW	R25, 4(SP)
0x9D001D8C	0x8FBF0000  LW	RA, 0(SP)
0x9D001D90	0x03E00008  JR	RA
0x9D001D94	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C3_Restart
_I2C4_Is_Idle:
;__Lib_I2C_12345.c, 719 :: 		
0x9D001C54	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345.c, 721 :: 		
0x9D001C58	0x3C1EBF80  LUI	R30, 49024
0x9D001C5C	0x93C25100  LBU	R2, 20736(R30)
0x9D001C60	0x7C420000  EXT	R2, R2, 0, 1
0x9D001C64	0x304300FF  ANDI	R3, R2, 255
0x9D001C68	0x3C1EBF80  LUI	R30, 49024
0x9D001C6C	0x93C25100  LBU	R2, 20736(R30)
0x9D001C70	0x7C420080  EXT	R2, R2, 2, 1
0x9D001C74	0x00621825  OR	R3, R3, R2
0x9D001C78	0x3C1EBF80  LUI	R30, 49024
0x9D001C7C	0x93C25100  LBU	R2, 20736(R30)
0x9D001C80	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D001C84	0x00621825  OR	R3, R3, R2
0x9D001C88	0x3C1EBF80  LUI	R30, 49024
0x9D001C8C	0x93C25100  LBU	R2, 20736(R30)
0x9D001C90	0x7C420100  EXT	R2, R2, 4, 1
0x9D001C94	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345.c, 722 :: 		
0x9D001C98	0x3C1EBF80  LUI	R30, 49024
0x9D001C9C	0x93C25100  LBU	R2, 20736(R30)
0x9D001CA0	0x7C420040  EXT	R2, R2, 1, 1
0x9D001CA4	0x00621825  OR	R3, R3, R2
0x9D001CA8	0x3C1EBF80  LUI	R30, 49024
0x9D001CAC	0x93C25111  LBU	R2, 20753(R30)
0x9D001CB0	0x7C420180  EXT	R2, R2, 6, 1
0x9D001CB4	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D001CB8	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345.c, 723 :: 		
0x9D001CBC	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D001CC0	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345.c, 724 :: 		
L_end_I2C4_Is_Idle:
0x9D001CC4	0x03E00008  JR	RA
0x9D001CC8	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C4_Is_Idle
_I2C4_Start:
;__Lib_I2C_12345.c, 745 :: 		
0x9D001F8C	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001F90	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 747 :: 		
0x9D001F94	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001F98	0x8C23821C  LW	R3, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 749 :: 		
0x9D001F9C	0xAFA30008  SW	R3, 8(SP)
0x9D001FA0	0x0F4000F8  JAL	__Lib_I2C_12345_I2C4_Wait_For_Idle+0
0x9D001FA4	0x34190005  ORI	R25, R0, 5
0x9D001FA8	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 751 :: 		
0x9D001FAC	0x34020001  ORI	R2, R0, 1
0x9D001FB0	0x3C1EBF80  LUI	R30, 49024
0x9D001FB4	0xAFC25108  SW	R2, 20744(R30)
;__Lib_I2C_12345.c, 754 :: 		
0x9D001FB8	0x3C1EBF80  LUI	R30, 49024
0x9D001FBC	0x93C25111  LBU	R2, 20753(R30)
0x9D001FC0	0x7C420080  EXT	R2, R2, 2, 1
0x9D001FC4	0x10400003  BEQ	R2, R0, L_I2C4_Start118
0x9D001FC8	0x70000000  NOP	
L__I2C4_Start415:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 755 :: 		
0x9D001FCC	0x0B40080B  J	L_end_I2C4_Start
0x9D001FD0	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 756 :: 		
L_I2C4_Start118:
;__Lib_I2C_12345.c, 757 :: 		
; timeout start address is: 12 (R3)
L_I2C4_Start119:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001FD4	0x3C1EBF80  LUI	R30, 49024
0x9D001FD8	0x93C25100  LBU	R2, 20736(R30)
0x9D001FDC	0x7C420000  EXT	R2, R2, 0, 1
0x9D001FE0	0x10400011  BEQ	R2, 1, L_I2C4_Start120
0x9D001FE4	0x70000000  NOP	
L__I2C4_Start417:
;__Lib_I2C_12345.c, 758 :: 		
0x9D001FE8	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D001FEC	0x1040000C  BEQ	R2, R0, L__I2C4_Start221
0x9D001FF0	0x70000000  NOP	
L__I2C4_Start419:
;__Lib_I2C_12345.c, 760 :: 		
0x9D001FF4	0x14600007  BNE	R3, R0, L_I2C4_Start122
0x9D001FF8	0x70000000  NOP	
L__I2C4_Start420:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 762 :: 		
0x9D001FFC	0x34190005  ORI	R25, R0, 5
0x9D002000	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D002004	0x03C0F809  JALR	RA, R30
0x9D002008	0x70000000  NOP	
;__Lib_I2C_12345.c, 763 :: 		
0x9D00200C	0x0B40080A  J	L_I2C4_Start120
0x9D002010	0x70000000  NOP	
;__Lib_I2C_12345.c, 764 :: 		
L_I2C4_Start122:
;__Lib_I2C_12345.c, 765 :: 		
; timeout start address is: 12 (R3)
0x9D002014	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 766 :: 		
0x9D002018	0x0B400808  J	L_I2C4_Start121
0x9D00201C	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Start221:
;__Lib_I2C_12345.c, 758 :: 		
;__Lib_I2C_12345.c, 766 :: 		
L_I2C4_Start121:
;__Lib_I2C_12345.c, 767 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D002020	0x0B4007F5  J	L_I2C4_Start119
0x9D002024	0x70000000  NOP	
L_I2C4_Start120:
;__Lib_I2C_12345.c, 768 :: 		
0x9D002028	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 769 :: 		
;__Lib_I2C_12345.c, 768 :: 		
;__Lib_I2C_12345.c, 769 :: 		
L_end_I2C4_Start:
0x9D00202C	0x8FB90004  LW	R25, 4(SP)
0x9D002030	0x8FBF0000  LW	RA, 0(SP)
0x9D002034	0x03E00008  JR	RA
0x9D002038	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C4_Start
__Lib_I2C_12345_I2C4_Wait_For_Idle:
;__Lib_I2C_12345.c, 727 :: 		
0x9D0003E0	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0003E4	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 729 :: 		
; timeout start address is: 16 (R4)
0x9D0003E8	0x8C24821C  LW	R4, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 731 :: 		
L___Lib_I2C_12345_I2C4_Wait_For_Idle114:
; timeout start address is: 16 (R4)
0x9D0003EC	0x0F400715  JAL	_I2C4_Is_Idle+0
0x9D0003F0	0x70000000  NOP	
0x9D0003F4	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_I2C4_Wait_For_Idle115
0x9D0003F8	0x70000000  NOP	
L___Lib_I2C_12345_I2C4_Wait_For_Idle409:
;__Lib_I2C_12345.c, 732 :: 		
0x9D0003FC	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D000400	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_I2C4_Wait_For_Idle220
0x9D000404	0x70000000  NOP	
L___Lib_I2C_12345_I2C4_Wait_For_Idle411:
;__Lib_I2C_12345.c, 734 :: 		
0x9D000408	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_I2C4_Wait_For_Idle117
0x9D00040C	0x70000000  NOP	
L___Lib_I2C_12345_I2C4_Wait_For_Idle412:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 736 :: 		
0x9D000410	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D000414	0x03C0F809  JALR	RA, R30
0x9D000418	0x70000000  NOP	
;__Lib_I2C_12345.c, 737 :: 		
0x9D00041C	0x0B40010F  J	L___Lib_I2C_12345_I2C4_Wait_For_Idle115
0x9D000420	0x70000000  NOP	
;__Lib_I2C_12345.c, 738 :: 		
L___Lib_I2C_12345_I2C4_Wait_For_Idle117:
;__Lib_I2C_12345.c, 739 :: 		
; timeout start address is: 16 (R4)
0x9D000424	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D000428	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 740 :: 		
0x9D00042C	0x0B40010D  J	L___Lib_I2C_12345_I2C4_Wait_For_Idle116
0x9D000430	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_I2C4_Wait_For_Idle220:
;__Lib_I2C_12345.c, 732 :: 		
;__Lib_I2C_12345.c, 740 :: 		
L___Lib_I2C_12345_I2C4_Wait_For_Idle116:
;__Lib_I2C_12345.c, 741 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D000434	0x0B4000FB  J	L___Lib_I2C_12345_I2C4_Wait_For_Idle114
0x9D000438	0x70000000  NOP	
L___Lib_I2C_12345_I2C4_Wait_For_Idle115:
;__Lib_I2C_12345.c, 742 :: 		
L_end_I2C4_Wait_For_Idle:
0x9D00043C	0x8FBF0000  LW	RA, 0(SP)
0x9D000440	0x03E00008  JR	RA
0x9D000444	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_I2C4_Wait_For_Idle
_I2C4_Restart:
;__Lib_I2C_12345.c, 772 :: 		
0x9D001EC0	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001EC4	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 774 :: 		
0x9D001EC8	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001ECC	0x8C23821C  LW	R3, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 776 :: 		
0x9D001ED0	0xAFA30008  SW	R3, 8(SP)
0x9D001ED4	0x0F4000F8  JAL	__Lib_I2C_12345_I2C4_Wait_For_Idle+0
0x9D001ED8	0x34190006  ORI	R25, R0, 6
0x9D001EDC	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 778 :: 		
0x9D001EE0	0x34020002  ORI	R2, R0, 2
0x9D001EE4	0x3C1EBF80  LUI	R30, 49024
0x9D001EE8	0xAFC25108  SW	R2, 20744(R30)
;__Lib_I2C_12345.c, 781 :: 		
0x9D001EEC	0x3C1EBF80  LUI	R30, 49024
0x9D001EF0	0x93C25111  LBU	R2, 20753(R30)
0x9D001EF4	0x7C420080  EXT	R2, R2, 2, 1
0x9D001EF8	0x14400008  BNE	R2, 1, L__I2C4_Restart224
0x9D001EFC	0x70000000  NOP	
L__I2C4_Restart422:
0x9D001F00	0x3C1EBF80  LUI	R30, 49024
0x9D001F04	0x93C25110  LBU	R2, 20752(R30)
0x9D001F08	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D001F0C	0x14400003  BNE	R2, 1, L__I2C4_Restart223
0x9D001F10	0x70000000  NOP	
L__I2C4_Restart423:
0x9D001F14	0x0B4007C9  J	L_I2C4_Restart125
0x9D001F18	0x70000000  NOP	
; timeout end address is: 12 (R3)
L__I2C4_Restart224:
L__I2C4_Restart223:
;__Lib_I2C_12345.c, 782 :: 		
0x9D001F1C	0x0B4007DF  J	L_end_I2C4_Restart
0x9D001F20	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 783 :: 		
L_I2C4_Restart125:
;__Lib_I2C_12345.c, 785 :: 		
; timeout start address is: 12 (R3)
L_I2C4_Restart126:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001F24	0x3C1EBF80  LUI	R30, 49024
0x9D001F28	0x93C25100  LBU	R2, 20736(R30)
0x9D001F2C	0x7C420040  EXT	R2, R2, 1, 1
0x9D001F30	0x10400011  BEQ	R2, 1, L_I2C4_Restart127
0x9D001F34	0x70000000  NOP	
L__I2C4_Restart425:
;__Lib_I2C_12345.c, 786 :: 		
0x9D001F38	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D001F3C	0x1040000C  BEQ	R2, R0, L__I2C4_Restart225
0x9D001F40	0x70000000  NOP	
L__I2C4_Restart427:
;__Lib_I2C_12345.c, 788 :: 		
0x9D001F44	0x14600007  BNE	R3, R0, L_I2C4_Restart129
0x9D001F48	0x70000000  NOP	
L__I2C4_Restart428:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 790 :: 		
0x9D001F4C	0x34190006  ORI	R25, R0, 6
0x9D001F50	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D001F54	0x03C0F809  JALR	RA, R30
0x9D001F58	0x70000000  NOP	
;__Lib_I2C_12345.c, 791 :: 		
0x9D001F5C	0x0B4007DE  J	L_I2C4_Restart127
0x9D001F60	0x70000000  NOP	
;__Lib_I2C_12345.c, 792 :: 		
L_I2C4_Restart129:
;__Lib_I2C_12345.c, 793 :: 		
; timeout start address is: 12 (R3)
0x9D001F64	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 794 :: 		
0x9D001F68	0x0B4007DC  J	L_I2C4_Restart128
0x9D001F6C	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Restart225:
;__Lib_I2C_12345.c, 786 :: 		
;__Lib_I2C_12345.c, 794 :: 		
L_I2C4_Restart128:
;__Lib_I2C_12345.c, 795 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001F70	0x0B4007C9  J	L_I2C4_Restart126
0x9D001F74	0x70000000  NOP	
L_I2C4_Restart127:
;__Lib_I2C_12345.c, 796 :: 		
0x9D001F78	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 797 :: 		
;__Lib_I2C_12345.c, 796 :: 		
;__Lib_I2C_12345.c, 797 :: 		
L_end_I2C4_Restart:
0x9D001F7C	0x8FB90004  LW	R25, 4(SP)
0x9D001F80	0x8FBF0000  LW	RA, 0(SP)
0x9D001F84	0x03E00008  JR	RA
0x9D001F88	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C4_Restart
_I2C5_Is_Idle:
;__Lib_I2C_12345.c, 944 :: 		
0x9D001E48	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_I2C_12345.c, 946 :: 		
0x9D001E4C	0x3C1EBF80  LUI	R30, 49024
0x9D001E50	0x93C25200  LBU	R2, 20992(R30)
0x9D001E54	0x7C420000  EXT	R2, R2, 0, 1
0x9D001E58	0x304300FF  ANDI	R3, R2, 255
0x9D001E5C	0x3C1EBF80  LUI	R30, 49024
0x9D001E60	0x93C25200  LBU	R2, 20992(R30)
0x9D001E64	0x7C420080  EXT	R2, R2, 2, 1
0x9D001E68	0x00621825  OR	R3, R3, R2
0x9D001E6C	0x3C1EBF80  LUI	R30, 49024
0x9D001E70	0x93C25200  LBU	R2, 20992(R30)
0x9D001E74	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D001E78	0x00621825  OR	R3, R3, R2
0x9D001E7C	0x3C1EBF80  LUI	R30, 49024
0x9D001E80	0x93C25200  LBU	R2, 20992(R30)
0x9D001E84	0x7C420100  EXT	R2, R2, 4, 1
0x9D001E88	0x00621825  OR	R3, R3, R2
;__Lib_I2C_12345.c, 947 :: 		
0x9D001E8C	0x3C1EBF80  LUI	R30, 49024
0x9D001E90	0x93C25200  LBU	R2, 20992(R30)
0x9D001E94	0x7C420040  EXT	R2, R2, 1, 1
0x9D001E98	0x00621825  OR	R3, R3, R2
0x9D001E9C	0x3C1EBF80  LUI	R30, 49024
0x9D001EA0	0x93C25211  LBU	R2, 21009(R30)
0x9D001EA4	0x7C420180  EXT	R2, R2, 6, 1
0x9D001EA8	0x00621025  OR	R2, R3, R2
; idle start address is: 12 (R3)
0x9D001EAC	0x304300FF  ANDI	R3, R2, 255
;__Lib_I2C_12345.c, 948 :: 		
0x9D001EB0	0x2C620001  SLTIU	R2, R3, 1
; idle end address is: 12 (R3)
0x9D001EB4	0x304200FF  ANDI	R2, R2, 255
;__Lib_I2C_12345.c, 949 :: 		
L_end_I2C5_Is_Idle:
0x9D001EB8	0x03E00008  JR	RA
0x9D001EBC	0x27BD0004  ADDIU	SP, SP, 4
; end of _I2C5_Is_Idle
_I2C5_Start:
;__Lib_I2C_12345.c, 970 :: 		
0x9D000838	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D00083C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 972 :: 		
0x9D000840	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000844	0x8C238220  LW	R3, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 974 :: 		
0x9D000848	0xAFA30008  SW	R3, 8(SP)
0x9D00084C	0x0F40016B  JAL	__Lib_I2C_12345_I2C5_Wait_For_Idle+0
0x9D000850	0x34190005  ORI	R25, R0, 5
0x9D000854	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 976 :: 		
0x9D000858	0x34020001  ORI	R2, R0, 1
0x9D00085C	0x3C1EBF80  LUI	R30, 49024
0x9D000860	0xAFC25208  SW	R2, 21000(R30)
;__Lib_I2C_12345.c, 979 :: 		
0x9D000864	0x3C1EBF80  LUI	R30, 49024
0x9D000868	0x93C25211  LBU	R2, 21009(R30)
0x9D00086C	0x7C420080  EXT	R2, R2, 2, 1
0x9D000870	0x10400003  BEQ	R2, R0, L_I2C5_Start156
0x9D000874	0x70000000  NOP	
L__I2C5_Start470:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 980 :: 		
0x9D000878	0x0B400236  J	L_end_I2C5_Start
0x9D00087C	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 981 :: 		
L_I2C5_Start156:
;__Lib_I2C_12345.c, 982 :: 		
; timeout start address is: 12 (R3)
L_I2C5_Start157:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D000880	0x3C1EBF80  LUI	R30, 49024
0x9D000884	0x93C25200  LBU	R2, 20992(R30)
0x9D000888	0x7C420000  EXT	R2, R2, 0, 1
0x9D00088C	0x10400011  BEQ	R2, 1, L_I2C5_Start158
0x9D000890	0x70000000  NOP	
L__I2C5_Start472:
;__Lib_I2C_12345.c, 983 :: 		
0x9D000894	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D000898	0x1040000C  BEQ	R2, R0, L__I2C5_Start231
0x9D00089C	0x70000000  NOP	
L__I2C5_Start474:
;__Lib_I2C_12345.c, 985 :: 		
0x9D0008A0	0x14600007  BNE	R3, R0, L_I2C5_Start160
0x9D0008A4	0x70000000  NOP	
L__I2C5_Start475:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 987 :: 		
0x9D0008A8	0x34190005  ORI	R25, R0, 5
0x9D0008AC	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D0008B0	0x03C0F809  JALR	RA, R30
0x9D0008B4	0x70000000  NOP	
;__Lib_I2C_12345.c, 988 :: 		
0x9D0008B8	0x0B400235  J	L_I2C5_Start158
0x9D0008BC	0x70000000  NOP	
;__Lib_I2C_12345.c, 989 :: 		
L_I2C5_Start160:
;__Lib_I2C_12345.c, 990 :: 		
; timeout start address is: 12 (R3)
0x9D0008C0	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 991 :: 		
0x9D0008C4	0x0B400233  J	L_I2C5_Start159
0x9D0008C8	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Start231:
;__Lib_I2C_12345.c, 983 :: 		
;__Lib_I2C_12345.c, 991 :: 		
L_I2C5_Start159:
;__Lib_I2C_12345.c, 992 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0008CC	0x0B400220  J	L_I2C5_Start157
0x9D0008D0	0x70000000  NOP	
L_I2C5_Start158:
;__Lib_I2C_12345.c, 993 :: 		
0x9D0008D4	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 994 :: 		
;__Lib_I2C_12345.c, 993 :: 		
;__Lib_I2C_12345.c, 994 :: 		
L_end_I2C5_Start:
0x9D0008D8	0x8FB90004  LW	R25, 4(SP)
0x9D0008DC	0x8FBF0000  LW	RA, 0(SP)
0x9D0008E0	0x03E00008  JR	RA
0x9D0008E4	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C5_Start
__Lib_I2C_12345_I2C5_Wait_For_Idle:
;__Lib_I2C_12345.c, 952 :: 		
0x9D0005AC	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D0005B0	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 954 :: 		
; timeout start address is: 16 (R4)
0x9D0005B4	0x8C248220  LW	R4, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 956 :: 		
L___Lib_I2C_12345_I2C5_Wait_For_Idle152:
; timeout start address is: 16 (R4)
0x9D0005B8	0x0F400792  JAL	_I2C5_Is_Idle+0
0x9D0005BC	0x70000000  NOP	
0x9D0005C0	0x14400011  BNE	R2, R0, L___Lib_I2C_12345_I2C5_Wait_For_Idle153
0x9D0005C4	0x70000000  NOP	
L___Lib_I2C_12345_I2C5_Wait_For_Idle464:
;__Lib_I2C_12345.c, 957 :: 		
0x9D0005C8	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D0005CC	0x1040000C  BEQ	R2, R0, L___Lib_I2C_12345_I2C5_Wait_For_Idle230
0x9D0005D0	0x70000000  NOP	
L___Lib_I2C_12345_I2C5_Wait_For_Idle466:
;__Lib_I2C_12345.c, 959 :: 		
0x9D0005D4	0x14800006  BNE	R4, R0, L___Lib_I2C_12345_I2C5_Wait_For_Idle155
0x9D0005D8	0x70000000  NOP	
L___Lib_I2C_12345_I2C5_Wait_For_Idle467:
; timeout end address is: 16 (R4)
;__Lib_I2C_12345.c, 961 :: 		
0x9D0005DC	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D0005E0	0x03C0F809  JALR	RA, R30
0x9D0005E4	0x70000000  NOP	
;__Lib_I2C_12345.c, 962 :: 		
0x9D0005E8	0x0B400182  J	L___Lib_I2C_12345_I2C5_Wait_For_Idle153
0x9D0005EC	0x70000000  NOP	
;__Lib_I2C_12345.c, 963 :: 		
L___Lib_I2C_12345_I2C5_Wait_For_Idle155:
;__Lib_I2C_12345.c, 964 :: 		
; timeout start address is: 16 (R4)
0x9D0005F0	0x2482FFFF  ADDIU	R2, R4, -1
; timeout end address is: 16 (R4)
; timeout start address is: 12 (R3)
0x9D0005F4	0x0040180A  MOVZ	R3, R2, R0
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 965 :: 		
0x9D0005F8	0x0B400180  J	L___Lib_I2C_12345_I2C5_Wait_For_Idle154
0x9D0005FC	0x0060200A  MOVZ	R4, R3, R0
L___Lib_I2C_12345_I2C5_Wait_For_Idle230:
;__Lib_I2C_12345.c, 957 :: 		
;__Lib_I2C_12345.c, 965 :: 		
L___Lib_I2C_12345_I2C5_Wait_For_Idle154:
;__Lib_I2C_12345.c, 966 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x9D000600	0x0B40016E  J	L___Lib_I2C_12345_I2C5_Wait_For_Idle152
0x9D000604	0x70000000  NOP	
L___Lib_I2C_12345_I2C5_Wait_For_Idle153:
;__Lib_I2C_12345.c, 967 :: 		
L_end_I2C5_Wait_For_Idle:
0x9D000608	0x8FBF0000  LW	RA, 0(SP)
0x9D00060C	0x03E00008  JR	RA
0x9D000610	0x27BD0004  ADDIU	SP, SP, 4
; end of __Lib_I2C_12345_I2C5_Wait_For_Idle
_I2C5_Restart:
;__Lib_I2C_12345.c, 997 :: 		
0x9D0008E8	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D0008EC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 999 :: 		
0x9D0008F0	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D0008F4	0x8C238220  LW	R3, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 1001 :: 		
0x9D0008F8	0xAFA30008  SW	R3, 8(SP)
0x9D0008FC	0x0F40016B  JAL	__Lib_I2C_12345_I2C5_Wait_For_Idle+0
0x9D000900	0x34190006  ORI	R25, R0, 6
0x9D000904	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 1003 :: 		
0x9D000908	0x34020002  ORI	R2, R0, 2
0x9D00090C	0x3C1EBF80  LUI	R30, 49024
0x9D000910	0xAFC25208  SW	R2, 21000(R30)
;__Lib_I2C_12345.c, 1006 :: 		
0x9D000914	0x3C1EBF80  LUI	R30, 49024
0x9D000918	0x93C25211  LBU	R2, 21009(R30)
0x9D00091C	0x7C420080  EXT	R2, R2, 2, 1
0x9D000920	0x14400008  BNE	R2, 1, L__I2C5_Restart234
0x9D000924	0x70000000  NOP	
L__I2C5_Restart477:
0x9D000928	0x3C1EBF80  LUI	R30, 49024
0x9D00092C	0x93C25210  LBU	R2, 21008(R30)
0x9D000930	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D000934	0x14400003  BNE	R2, 1, L__I2C5_Restart233
0x9D000938	0x70000000  NOP	
L__I2C5_Restart478:
0x9D00093C	0x0B400253  J	L_I2C5_Restart163
0x9D000940	0x70000000  NOP	
; timeout end address is: 12 (R3)
L__I2C5_Restart234:
L__I2C5_Restart233:
;__Lib_I2C_12345.c, 1007 :: 		
0x9D000944	0x0B400269  J	L_end_I2C5_Restart
0x9D000948	0x3402FFFF  ORI	R2, R0, 65535
;__Lib_I2C_12345.c, 1008 :: 		
L_I2C5_Restart163:
;__Lib_I2C_12345.c, 1010 :: 		
; timeout start address is: 12 (R3)
L_I2C5_Restart164:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D00094C	0x3C1EBF80  LUI	R30, 49024
0x9D000950	0x93C25200  LBU	R2, 20992(R30)
0x9D000954	0x7C420040  EXT	R2, R2, 1, 1
0x9D000958	0x10400011  BEQ	R2, 1, L_I2C5_Restart165
0x9D00095C	0x70000000  NOP	
L__I2C5_Restart480:
;__Lib_I2C_12345.c, 1011 :: 		
0x9D000960	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D000964	0x1040000C  BEQ	R2, R0, L__I2C5_Restart235
0x9D000968	0x70000000  NOP	
L__I2C5_Restart482:
;__Lib_I2C_12345.c, 1013 :: 		
0x9D00096C	0x14600007  BNE	R3, R0, L_I2C5_Restart167
0x9D000970	0x70000000  NOP	
L__I2C5_Restart483:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1015 :: 		
0x9D000974	0x34190006  ORI	R25, R0, 6
0x9D000978	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D00097C	0x03C0F809  JALR	RA, R30
0x9D000980	0x70000000  NOP	
;__Lib_I2C_12345.c, 1016 :: 		
0x9D000984	0x0B400268  J	L_I2C5_Restart165
0x9D000988	0x70000000  NOP	
;__Lib_I2C_12345.c, 1017 :: 		
L_I2C5_Restart167:
;__Lib_I2C_12345.c, 1018 :: 		
; timeout start address is: 12 (R3)
0x9D00098C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1019 :: 		
0x9D000990	0x0B400266  J	L_I2C5_Restart166
0x9D000994	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Restart235:
;__Lib_I2C_12345.c, 1011 :: 		
;__Lib_I2C_12345.c, 1019 :: 		
L_I2C5_Restart166:
;__Lib_I2C_12345.c, 1020 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000998	0x0B400253  J	L_I2C5_Restart164
0x9D00099C	0x70000000  NOP	
L_I2C5_Restart165:
;__Lib_I2C_12345.c, 1021 :: 		
0x9D0009A0	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 1022 :: 		
;__Lib_I2C_12345.c, 1021 :: 		
;__Lib_I2C_12345.c, 1022 :: 		
L_end_I2C5_Restart:
0x9D0009A4	0x8FB90004  LW	R25, 4(SP)
0x9D0009A8	0x8FBF0000  LW	RA, 0(SP)
0x9D0009AC	0x03E00008  JR	RA
0x9D0009B0	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C5_Restart
_UART1_Read:
;__Lib_UART_123456.c, 58 :: 		
0x9D00080C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 59 :: 		
0x9D000810	0x3C1EBF80  LUI	R30, 49024
0x9D000814	0x8FC26030  LW	R2, 24624(R30)
;__Lib_UART_123456.c, 60 :: 		
L_end_UART1_Read:
0x9D000818	0x03E00008  JR	RA
0x9D00081C	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_123456.c, 62 :: 		
0x9D000820	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 63 :: 		
0x9D000824	0x3C1EBF80  LUI	R30, 49024
0x9D000828	0x93C26010  LBU	R2, 24592(R30)
0x9D00082C	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 64 :: 		
L_end_UART1_Data_Ready:
0x9D000830	0x03E00008  JR	RA
0x9D000834	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123456.c, 99 :: 		
0x9D0009B4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 100 :: 		
0x9D0009B8	0x3C1EBF80  LUI	R30, 49024
0x9D0009BC	0x93C26011  LBU	R2, 24593(R30)
0x9D0009C0	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 101 :: 		
L_end_UART1_Tx_Idle:
0x9D0009C4	0x03E00008  JR	RA
0x9D0009C8	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_123456.c, 172 :: 		
0x9D0009F8	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 173 :: 		
0x9D0009FC	0x3C1EBF80  LUI	R30, 49024
0x9D000A00	0x8FC26830  LW	R2, 26672(R30)
;__Lib_UART_123456.c, 174 :: 		
L_end_UART2_Read:
0x9D000A04	0x03E00008  JR	RA
0x9D000A08	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123456.c, 176 :: 		
0x9D000A0C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 177 :: 		
0x9D000A10	0x3C1EBF80  LUI	R30, 49024
0x9D000A14	0x93C26810  LBU	R2, 26640(R30)
0x9D000A18	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 178 :: 		
L_end_UART2_Data_Ready:
0x9D000A1C	0x03E00008  JR	RA
0x9D000A20	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123456.c, 213 :: 		
0x9D0009CC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 214 :: 		
0x9D0009D0	0x3C1EBF80  LUI	R30, 49024
0x9D0009D4	0x93C26811  LBU	R2, 26641(R30)
0x9D0009D8	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 215 :: 		
L_end_UART2_Tx_Idle:
0x9D0009DC	0x03E00008  JR	RA
0x9D0009E0	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123456.c, 286 :: 		
0x9D0009E4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 287 :: 		
0x9D0009E8	0x3C1EBF80  LUI	R30, 49024
0x9D0009EC	0x8FC26430  LW	R2, 25648(R30)
;__Lib_UART_123456.c, 288 :: 		
L_end_UART3_Read:
0x9D0009F0	0x03E00008  JR	RA
0x9D0009F4	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123456.c, 290 :: 		
0x9D000754	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 291 :: 		
0x9D000758	0x3C1EBF80  LUI	R30, 49024
0x9D00075C	0x93C26410  LBU	R2, 25616(R30)
0x9D000760	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 292 :: 		
L_end_UART3_Data_Ready:
0x9D000764	0x03E00008  JR	RA
0x9D000768	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123456.c, 327 :: 		
0x9D000780	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 328 :: 		
0x9D000784	0x3C1EBF80  LUI	R30, 49024
0x9D000788	0x93C26411  LBU	R2, 25617(R30)
0x9D00078C	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 329 :: 		
L_end_UART3_Tx_Idle:
0x9D000790	0x03E00008  JR	RA
0x9D000794	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123456.c, 399 :: 		
0x9D00076C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 400 :: 		
0x9D000770	0x3C1EBF80  LUI	R30, 49024
0x9D000774	0x8FC26230  LW	R2, 25136(R30)
;__Lib_UART_123456.c, 401 :: 		
L_end_UART4_Read:
0x9D000778	0x03E00008  JR	RA
0x9D00077C	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123456.c, 403 :: 		
0x9D0007DC	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 404 :: 		
0x9D0007E0	0x3C1EBF80  LUI	R30, 49024
0x9D0007E4	0x93C26210  LBU	R2, 25104(R30)
0x9D0007E8	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 405 :: 		
L_end_UART4_Data_Ready:
0x9D0007EC	0x03E00008  JR	RA
0x9D0007F0	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123456.c, 440 :: 		
0x9D0007F4	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 441 :: 		
0x9D0007F8	0x3C1EBF80  LUI	R30, 49024
0x9D0007FC	0x93C26211  LBU	R2, 25105(R30)
0x9D000800	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 442 :: 		
L_end_UART4_Tx_Idle:
0x9D000804	0x03E00008  JR	RA
0x9D000808	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123456.c, 512 :: 		
0x9D0007C8	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 513 :: 		
0x9D0007CC	0x3C1EBF80  LUI	R30, 49024
0x9D0007D0	0x8FC26A30  LW	R2, 27184(R30)
;__Lib_UART_123456.c, 514 :: 		
L_end_UART5_Read:
0x9D0007D4	0x03E00008  JR	RA
0x9D0007D8	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123456.c, 516 :: 		
0x9D000798	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 517 :: 		
0x9D00079C	0x3C1EBF80  LUI	R30, 49024
0x9D0007A0	0x93C26A10  LBU	R2, 27152(R30)
0x9D0007A4	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 518 :: 		
L_end_UART5_Data_Ready:
0x9D0007A8	0x03E00008  JR	RA
0x9D0007AC	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123456.c, 553 :: 		
0x9D0007B0	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 554 :: 		
0x9D0007B4	0x3C1EBF80  LUI	R30, 49024
0x9D0007B8	0x93C26A11  LBU	R2, 27153(R30)
0x9D0007BC	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 555 :: 		
L_end_UART5_Tx_Idle:
0x9D0007C0	0x03E00008  JR	RA
0x9D0007C4	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_123456.c, 625 :: 		
0x9D000A24	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 626 :: 		
0x9D000A28	0x3C1EBF80  LUI	R30, 49024
0x9D000A2C	0x8FC26630  LW	R2, 26160(R30)
;__Lib_UART_123456.c, 627 :: 		
L_end_UART6_Read:
0x9D000A30	0x03E00008  JR	RA
0x9D000A34	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_123456.c, 629 :: 		
0x9D001454	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 630 :: 		
0x9D001458	0x3C1EBF80  LUI	R30, 49024
0x9D00145C	0x93C26610  LBU	R2, 26128(R30)
0x9D001460	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 631 :: 		
L_end_UART6_Data_Ready:
0x9D001464	0x03E00008  JR	RA
0x9D001468	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_123456.c, 666 :: 		
0x9D00146C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_UART_123456.c, 667 :: 		
0x9D001470	0x3C1EBF80  LUI	R30, 49024
0x9D001474	0x93C26611  LBU	R2, 26129(R30)
0x9D001478	0x7C420000  EXT	R2, R2, 0, 1
;__Lib_UART_123456.c, 668 :: 		
L_end_UART6_Tx_Idle:
0x9D00147C	0x03E00008  JR	RA
0x9D001480	0x27BD0004  ADDIU	SP, SP, 4
; end of _UART6_Tx_Idle
__pedometer3_Driver_hal_i2cWrite:
;__hal_pic32.c, 111 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
0x9D0029BC	0x27BDFFE4  ADDIU	SP, SP, -28
0x9D0029C0	0xAFBF0000  SW	RA, 0(SP)
;__hal_pic32.c, 113 :: 		int res = 0;
0x9D0029C4	0xAFB90004  SW	R25, 4(SP)
0x9D0029C8	0x0000F00A  MOVZ	R30, R0, R0
0x9D0029CC	0xA7BE0018  SH	R30, 24(SP)
;__hal_pic32.c, 114 :: 		uint8_t *ptr = pBuf;
0x9D0029D0	0xAFBA0014  SW	R26, 20(SP)
;__hal_pic32.c, 115 :: 		res |= fp_i2cWrite(slaveAddress << 1);
0x9D0029D4	0x332200FF  ANDI	R2, R25, 255
0x9D0029D8	0x00021040  SLL	R2, R2, 1
0x9D0029DC	0xA3BC0008  SB	R28, 8(SP)
0x9D0029E0	0xA7BB000A  SH	R27, 10(SP)
0x9D0029E4	0x305900FF  ANDI	R25, R2, 255
0x9D0029E8	0x8C3E8244  LW	R30, Offset(__pedometer3_Driver_fp_i2cWrite+0)(GP)
0x9D0029EC	0x03C0F809  JALR	RA, R30
0x9D0029F0	0x70000000  NOP	
0x9D0029F4	0x97BB000A  LHU	R27, 10(SP)
0x9D0029F8	0x93BC0008  LBU	R28, 8(SP)
0x9D0029FC	0x87A30018  LH	R3, 24(SP)
0x9D002A00	0x00621025  OR	R2, R3, R2
0x9D002A04	0xA7A20018  SH	R2, 24(SP)
;__hal_pic32.c, 116 :: 		while(nBytes--)
L___pedometer3_Driver_hal_i2cWrite6:
0x9D002A08	0x3363FFFF  ANDI	R3, R27, 65535
0x9D002A0C	0x2762FFFF  ADDIU	R2, R27, -1
0x9D002A10	0x10600015  BEQ	R3, R0, L___pedometer3_Driver_hal_i2cWrite7
0x9D002A14	0x305BFFFF  ANDI	R27, R2, 65535
L___pedometer3_Driver_hal_i2cWrite35:
;__hal_pic32.c, 117 :: 		res |= fp_i2cWrite(*( ptr++ ));
0x9D002A18	0x8FA20014  LW	R2, 20(SP)
0x9D002A1C	0xA3BC0008  SB	R28, 8(SP)
0x9D002A20	0xA7BB000A  SH	R27, 10(SP)
0x9D002A24	0xAFBA000C  SW	R26, 12(SP)
0x9D002A28	0xA3B90010  SB	R25, 16(SP)
0x9D002A2C	0x90590000  LBU	R25, 0(R2)
0x9D002A30	0x8C3E8244  LW	R30, Offset(__pedometer3_Driver_fp_i2cWrite+0)(GP)
0x9D002A34	0x03C0F809  JALR	RA, R30
0x9D002A38	0x70000000  NOP	
0x9D002A3C	0x93B90010  LBU	R25, 16(SP)
0x9D002A40	0x8FBA000C  LW	R26, 12(SP)
0x9D002A44	0x97BB000A  LHU	R27, 10(SP)
0x9D002A48	0x93BC0008  LBU	R28, 8(SP)
0x9D002A4C	0x87A30018  LH	R3, 24(SP)
0x9D002A50	0x00621025  OR	R2, R3, R2
0x9D002A54	0xA7A20018  SH	R2, 24(SP)
0x9D002A58	0x8FA20014  LW	R2, 20(SP)
0x9D002A5C	0x24420001  ADDIU	R2, R2, 1
0x9D002A60	0x0B400A82  J	L___pedometer3_Driver_hal_i2cWrite6
0x9D002A64	0xAFA20014  SW	R2, 20(SP)
L___pedometer3_Driver_hal_i2cWrite7:
;__hal_pic32.c, 118 :: 		if(endMode == END_MODE_STOP)
0x9D002A68	0x338200FF  ANDI	R2, R28, 255
0x9D002A6C	0x1440000B  BNE	R2, R0, L___pedometer3_Driver_hal_i2cWrite8
0x9D002A70	0x70000000  NOP	
L___pedometer3_Driver_hal_i2cWrite36:
;__hal_pic32.c, 119 :: 		fp_i2cStop();
0x9D002A74	0x8C3E8240  LW	R30, Offset(__pedometer3_Driver_fp_i2cStop+0)(GP)
0x9D002A78	0xA3BC0008  SB	R28, 8(SP)
0x9D002A7C	0xA7BB000A  SH	R27, 10(SP)
0x9D002A80	0xAFBA000C  SW	R26, 12(SP)
0x9D002A84	0x03C0F809  JALR	RA, R30
0x9D002A88	0xA3B90010  SB	R25, 16(SP)
0x9D002A8C	0x93B90010  LBU	R25, 16(SP)
0x9D002A90	0x8FBA000C  LW	R26, 12(SP)
0x9D002A94	0x97BB000A  LHU	R27, 10(SP)
0x9D002A98	0x93BC0008  LBU	R28, 8(SP)
L___pedometer3_Driver_hal_i2cWrite8:
;__hal_pic32.c, 120 :: 		if(endMode == END_MODE_RESTART)
0x9D002A9C	0x338300FF  ANDI	R3, R28, 255
0x9D002AA0	0x34020001  ORI	R2, R0, 1
0x9D002AA4	0x1462000B  BNE	R3, R2, L___pedometer3_Driver_hal_i2cWrite9
0x9D002AA8	0x70000000  NOP	
L___pedometer3_Driver_hal_i2cWrite37:
;__hal_pic32.c, 121 :: 		fp_i2cStart();
0x9D002AAC	0x8C3E823C  LW	R30, Offset(__pedometer3_Driver_fp_i2cStart+0)(GP)
0x9D002AB0	0xA3BC0008  SB	R28, 8(SP)
0x9D002AB4	0xA7BB000A  SH	R27, 10(SP)
0x9D002AB8	0xAFBA000C  SW	R26, 12(SP)
0x9D002ABC	0x03C0F809  JALR	RA, R30
0x9D002AC0	0xA3B90010  SB	R25, 16(SP)
0x9D002AC4	0x93B90010  LBU	R25, 16(SP)
0x9D002AC8	0x8FBA000C  LW	R26, 12(SP)
0x9D002ACC	0x97BB000A  LHU	R27, 10(SP)
0x9D002AD0	0x93BC0008  LBU	R28, 8(SP)
L___pedometer3_Driver_hal_i2cWrite9:
;__hal_pic32.c, 122 :: 		return res;
0x9D002AD4	0x87A20018  LH	R2, 24(SP)
;__hal_pic32.c, 123 :: 		}
;__hal_pic32.c, 122 :: 		return res;
;__hal_pic32.c, 123 :: 		}
L_end_hal_i2cWrite:
0x9D002AD8	0x8FB90004  LW	R25, 4(SP)
0x9D002ADC	0x8FBF0000  LW	RA, 0(SP)
0x9D002AE0	0x03E00008  JR	RA
0x9D002AE4	0x27BD001C  ADDIU	SP, SP, 28
; end of __pedometer3_Driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12345.c, 143 :: 		
0x9D001390	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D001394	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 145 :: 		
0x9D001398	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D00139C	0x8C238228  LW	R3, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 147 :: 		
0x9D0013A0	0x332200FF  ANDI	R2, R25, 255
0x9D0013A4	0x3C1EBF80  LUI	R30, 49024
0x9D0013A8	0xAFC25350  SW	R2, 21328(R30)
;__Lib_I2C_12345.c, 149 :: 		
0x9D0013AC	0x3C1EBF80  LUI	R30, 49024
0x9D0013B0	0x93C25310  LBU	R2, 21264(R30)
0x9D0013B4	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0013B8	0x10400003  BEQ	R2, R0, L_I2C1_Write20
0x9D0013BC	0x70000000  NOP	
L__I2C1_Write272:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 150 :: 		
0x9D0013C0	0x0B400511  J	L_end_I2C1_Write
0x9D0013C4	0x3402FFFF  ORI	R2, R0, 65535
L_I2C1_Write20:
;__Lib_I2C_12345.c, 152 :: 		
; timeout start address is: 12 (R3)
L_I2C1_Write22:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D0013C8	0x3C1EBF80  LUI	R30, 49024
0x9D0013CC	0x93C25310  LBU	R2, 21264(R30)
0x9D0013D0	0x7C420000  EXT	R2, R2, 0, 1
0x9D0013D4	0x10400011  BEQ	R2, R0, L_I2C1_Write23
0x9D0013D8	0x70000000  NOP	
L__I2C1_Write274:
;__Lib_I2C_12345.c, 153 :: 		
0x9D0013DC	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D0013E0	0x1040000C  BEQ	R2, R0, L__I2C1_Write197
0x9D0013E4	0x70000000  NOP	
L__I2C1_Write276:
;__Lib_I2C_12345.c, 155 :: 		
0x9D0013E8	0x14600007  BNE	R3, R0, L_I2C1_Write25
0x9D0013EC	0x70000000  NOP	
L__I2C1_Write277:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 157 :: 		
0x9D0013F0	0x34190004  ORI	R25, R0, 4
0x9D0013F4	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D0013F8	0x03C0F809  JALR	RA, R30
0x9D0013FC	0x70000000  NOP	
;__Lib_I2C_12345.c, 158 :: 		
0x9D001400	0x0B400507  J	L_I2C1_Write23
0x9D001404	0x70000000  NOP	
;__Lib_I2C_12345.c, 159 :: 		
L_I2C1_Write25:
;__Lib_I2C_12345.c, 160 :: 		
; timeout start address is: 12 (R3)
0x9D001408	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 161 :: 		
0x9D00140C	0x0B400505  J	L_I2C1_Write24
0x9D001410	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Write197:
;__Lib_I2C_12345.c, 153 :: 		
;__Lib_I2C_12345.c, 161 :: 		
L_I2C1_Write24:
;__Lib_I2C_12345.c, 162 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001414	0x0B4004F2  J	L_I2C1_Write22
0x9D001418	0x70000000  NOP	
L_I2C1_Write23:
;__Lib_I2C_12345.c, 163 :: 		
0x9D00141C	0x0F400120  JAL	__Lib_I2C_12345_I2C1_Wait_For_Idle+0
0x9D001420	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345.c, 165 :: 		
0x9D001424	0x3C1EBF80  LUI	R30, 49024
0x9D001428	0x93C25311  LBU	R2, 21265(R30)
0x9D00142C	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D001430	0x10400003  BEQ	R2, R0, L_I2C1_Write26
0x9D001434	0x70000000  NOP	
L__I2C1_Write279:
;__Lib_I2C_12345.c, 166 :: 		
0x9D001438	0x0B400511  J	L_end_I2C1_Write
0x9D00143C	0x3402FFFE  ORI	R2, R0, 65534
L_I2C1_Write26:
;__Lib_I2C_12345.c, 168 :: 		
0x9D001440	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 170 :: 		
;__Lib_I2C_12345.c, 168 :: 		
;__Lib_I2C_12345.c, 170 :: 		
L_end_I2C1_Write:
0x9D001444	0x8FB90004  LW	R25, 4(SP)
0x9D001448	0x8FBF0000  LW	RA, 0(SP)
0x9D00144C	0x03E00008  JR	RA
0x9D001450	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_12345.c, 369 :: 		
0x9D001208	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D00120C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 371 :: 		
0x9D001210	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001214	0x8C238200  LW	R3, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 373 :: 		
0x9D001218	0x332200FF  ANDI	R2, R25, 255
0x9D00121C	0x3C1EBF80  LUI	R30, 49024
0x9D001220	0xAFC25450  SW	R2, 21584(R30)
;__Lib_I2C_12345.c, 375 :: 		
0x9D001224	0x3C1EBF80  LUI	R30, 49024
0x9D001228	0x93C25410  LBU	R2, 21520(R30)
0x9D00122C	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D001230	0x10400003  BEQ	R2, R0, L_I2C2_Write58
0x9D001234	0x70000000  NOP	
L__I2C2_Write327:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 376 :: 		
0x9D001238	0x0B4004AF  J	L_end_I2C2_Write
0x9D00123C	0x3402FFFF  ORI	R2, R0, 65535
L_I2C2_Write58:
;__Lib_I2C_12345.c, 378 :: 		
; timeout start address is: 12 (R3)
L_I2C2_Write60:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001240	0x3C1EBF80  LUI	R30, 49024
0x9D001244	0x93C25410  LBU	R2, 21520(R30)
0x9D001248	0x7C420000  EXT	R2, R2, 0, 1
0x9D00124C	0x10400011  BEQ	R2, R0, L_I2C2_Write61
0x9D001250	0x70000000  NOP	
L__I2C2_Write329:
;__Lib_I2C_12345.c, 379 :: 		
0x9D001254	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D001258	0x1040000C  BEQ	R2, R0, L__I2C2_Write207
0x9D00125C	0x70000000  NOP	
L__I2C2_Write331:
;__Lib_I2C_12345.c, 381 :: 		
0x9D001260	0x14600007  BNE	R3, R0, L_I2C2_Write63
0x9D001264	0x70000000  NOP	
L__I2C2_Write332:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 383 :: 		
0x9D001268	0x34190004  ORI	R25, R0, 4
0x9D00126C	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D001270	0x03C0F809  JALR	RA, R30
0x9D001274	0x70000000  NOP	
;__Lib_I2C_12345.c, 384 :: 		
0x9D001278	0x0B4004A5  J	L_I2C2_Write61
0x9D00127C	0x70000000  NOP	
;__Lib_I2C_12345.c, 385 :: 		
L_I2C2_Write63:
;__Lib_I2C_12345.c, 386 :: 		
; timeout start address is: 12 (R3)
0x9D001280	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 387 :: 		
0x9D001284	0x0B4004A3  J	L_I2C2_Write62
0x9D001288	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Write207:
;__Lib_I2C_12345.c, 379 :: 		
;__Lib_I2C_12345.c, 387 :: 		
L_I2C2_Write62:
;__Lib_I2C_12345.c, 388 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D00128C	0x0B400490  J	L_I2C2_Write60
0x9D001290	0x70000000  NOP	
L_I2C2_Write61:
;__Lib_I2C_12345.c, 389 :: 		
0x9D001294	0x0F4001AD  JAL	__Lib_I2C_12345_I2C2_Wait_For_Idle+0
0x9D001298	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345.c, 391 :: 		
0x9D00129C	0x3C1EBF80  LUI	R30, 49024
0x9D0012A0	0x93C25411  LBU	R2, 21521(R30)
0x9D0012A4	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0012A8	0x10400003  BEQ	R2, R0, L_I2C2_Write64
0x9D0012AC	0x70000000  NOP	
L__I2C2_Write334:
;__Lib_I2C_12345.c, 392 :: 		
0x9D0012B0	0x0B4004AF  J	L_end_I2C2_Write
0x9D0012B4	0x3402FFFE  ORI	R2, R0, 65534
L_I2C2_Write64:
;__Lib_I2C_12345.c, 394 :: 		
0x9D0012B8	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 396 :: 		
;__Lib_I2C_12345.c, 394 :: 		
;__Lib_I2C_12345.c, 396 :: 		
L_end_I2C2_Write:
0x9D0012BC	0x8FB90004  LW	R25, 4(SP)
0x9D0012C0	0x8FBF0000  LW	RA, 0(SP)
0x9D0012C4	0x03E00008  JR	RA
0x9D0012C8	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_12345.c, 594 :: 		
0x9D0012CC	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0012D0	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 596 :: 		
0x9D0012D4	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D0012D8	0x8C238224  LW	R3, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 598 :: 		
0x9D0012DC	0x332200FF  ANDI	R2, R25, 255
0x9D0012E0	0x3C1EBF80  LUI	R30, 49024
0x9D0012E4	0xAFC25050  SW	R2, 20560(R30)
;__Lib_I2C_12345.c, 600 :: 		
0x9D0012E8	0x3C1EBF80  LUI	R30, 49024
0x9D0012EC	0x93C25010  LBU	R2, 20496(R30)
0x9D0012F0	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0012F4	0x10400003  BEQ	R2, R0, L_I2C3_Write96
0x9D0012F8	0x70000000  NOP	
L__I2C3_Write382:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 601 :: 		
0x9D0012FC	0x0B4004E0  J	L_end_I2C3_Write
0x9D001300	0x3402FFFF  ORI	R2, R0, 65535
L_I2C3_Write96:
;__Lib_I2C_12345.c, 603 :: 		
; timeout start address is: 12 (R3)
L_I2C3_Write98:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001304	0x3C1EBF80  LUI	R30, 49024
0x9D001308	0x93C25010  LBU	R2, 20496(R30)
0x9D00130C	0x7C420000  EXT	R2, R2, 0, 1
0x9D001310	0x10400011  BEQ	R2, R0, L_I2C3_Write99
0x9D001314	0x70000000  NOP	
L__I2C3_Write384:
;__Lib_I2C_12345.c, 604 :: 		
0x9D001318	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D00131C	0x1040000C  BEQ	R2, R0, L__I2C3_Write217
0x9D001320	0x70000000  NOP	
L__I2C3_Write386:
;__Lib_I2C_12345.c, 606 :: 		
0x9D001324	0x14600007  BNE	R3, R0, L_I2C3_Write101
0x9D001328	0x70000000  NOP	
L__I2C3_Write387:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 608 :: 		
0x9D00132C	0x34190004  ORI	R25, R0, 4
0x9D001330	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D001334	0x03C0F809  JALR	RA, R30
0x9D001338	0x70000000  NOP	
;__Lib_I2C_12345.c, 609 :: 		
0x9D00133C	0x0B4004D6  J	L_I2C3_Write99
0x9D001340	0x70000000  NOP	
;__Lib_I2C_12345.c, 610 :: 		
L_I2C3_Write101:
;__Lib_I2C_12345.c, 611 :: 		
; timeout start address is: 12 (R3)
0x9D001344	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 612 :: 		
0x9D001348	0x0B4004D4  J	L_I2C3_Write100
0x9D00134C	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Write217:
;__Lib_I2C_12345.c, 604 :: 		
;__Lib_I2C_12345.c, 612 :: 		
L_I2C3_Write100:
;__Lib_I2C_12345.c, 613 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001350	0x0B4004C1  J	L_I2C3_Write98
0x9D001354	0x70000000  NOP	
L_I2C3_Write99:
;__Lib_I2C_12345.c, 614 :: 		
0x9D001358	0x0F4000DE  JAL	__Lib_I2C_12345_I2C3_Wait_For_Idle+0
0x9D00135C	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345.c, 616 :: 		
0x9D001360	0x3C1EBF80  LUI	R30, 49024
0x9D001364	0x93C25011  LBU	R2, 20497(R30)
0x9D001368	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D00136C	0x10400003  BEQ	R2, R0, L_I2C3_Write102
0x9D001370	0x70000000  NOP	
L__I2C3_Write389:
;__Lib_I2C_12345.c, 617 :: 		
0x9D001374	0x0B4004E0  J	L_end_I2C3_Write
0x9D001378	0x3402FFFE  ORI	R2, R0, 65534
L_I2C3_Write102:
;__Lib_I2C_12345.c, 619 :: 		
0x9D00137C	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 621 :: 		
;__Lib_I2C_12345.c, 619 :: 		
;__Lib_I2C_12345.c, 621 :: 		
L_end_I2C3_Write:
0x9D001380	0x8FB90004  LW	R25, 4(SP)
0x9D001384	0x8FBF0000  LW	RA, 0(SP)
0x9D001388	0x03E00008  JR	RA
0x9D00138C	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C3_Write
_I2C4_Write:
;__Lib_I2C_12345.c, 819 :: 		
0x9D001634	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D001638	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 821 :: 		
0x9D00163C	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001640	0x8C23821C  LW	R3, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 823 :: 		
0x9D001644	0x332200FF  ANDI	R2, R25, 255
0x9D001648	0x3C1EBF80  LUI	R30, 49024
0x9D00164C	0xAFC25150  SW	R2, 20816(R30)
;__Lib_I2C_12345.c, 825 :: 		
0x9D001650	0x3C1EBF80  LUI	R30, 49024
0x9D001654	0x93C25110  LBU	R2, 20752(R30)
0x9D001658	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D00165C	0x10400003  BEQ	R2, R0, L_I2C4_Write134
0x9D001660	0x70000000  NOP	
L__I2C4_Write437:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 826 :: 		
0x9D001664	0x0B4005BA  J	L_end_I2C4_Write
0x9D001668	0x3402FFFF  ORI	R2, R0, 65535
L_I2C4_Write134:
;__Lib_I2C_12345.c, 828 :: 		
; timeout start address is: 12 (R3)
L_I2C4_Write136:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D00166C	0x3C1EBF80  LUI	R30, 49024
0x9D001670	0x93C25110  LBU	R2, 20752(R30)
0x9D001674	0x7C420000  EXT	R2, R2, 0, 1
0x9D001678	0x10400011  BEQ	R2, R0, L_I2C4_Write137
0x9D00167C	0x70000000  NOP	
L__I2C4_Write439:
;__Lib_I2C_12345.c, 829 :: 		
0x9D001680	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D001684	0x1040000C  BEQ	R2, R0, L__I2C4_Write227
0x9D001688	0x70000000  NOP	
L__I2C4_Write441:
;__Lib_I2C_12345.c, 831 :: 		
0x9D00168C	0x14600007  BNE	R3, R0, L_I2C4_Write139
0x9D001690	0x70000000  NOP	
L__I2C4_Write442:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 833 :: 		
0x9D001694	0x34190004  ORI	R25, R0, 4
0x9D001698	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D00169C	0x03C0F809  JALR	RA, R30
0x9D0016A0	0x70000000  NOP	
;__Lib_I2C_12345.c, 834 :: 		
0x9D0016A4	0x0B4005B0  J	L_I2C4_Write137
0x9D0016A8	0x70000000  NOP	
;__Lib_I2C_12345.c, 835 :: 		
L_I2C4_Write139:
;__Lib_I2C_12345.c, 836 :: 		
; timeout start address is: 12 (R3)
0x9D0016AC	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 837 :: 		
0x9D0016B0	0x0B4005AE  J	L_I2C4_Write138
0x9D0016B4	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Write227:
;__Lib_I2C_12345.c, 829 :: 		
;__Lib_I2C_12345.c, 837 :: 		
L_I2C4_Write138:
;__Lib_I2C_12345.c, 838 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0016B8	0x0B40059B  J	L_I2C4_Write136
0x9D0016BC	0x70000000  NOP	
L_I2C4_Write137:
;__Lib_I2C_12345.c, 839 :: 		
0x9D0016C0	0x0F4000F8  JAL	__Lib_I2C_12345_I2C4_Wait_For_Idle+0
0x9D0016C4	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345.c, 841 :: 		
0x9D0016C8	0x3C1EBF80  LUI	R30, 49024
0x9D0016CC	0x93C25111  LBU	R2, 20753(R30)
0x9D0016D0	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D0016D4	0x10400003  BEQ	R2, R0, L_I2C4_Write140
0x9D0016D8	0x70000000  NOP	
L__I2C4_Write444:
;__Lib_I2C_12345.c, 842 :: 		
0x9D0016DC	0x0B4005BA  J	L_end_I2C4_Write
0x9D0016E0	0x3402FFFE  ORI	R2, R0, 65534
L_I2C4_Write140:
;__Lib_I2C_12345.c, 844 :: 		
0x9D0016E4	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 846 :: 		
;__Lib_I2C_12345.c, 844 :: 		
;__Lib_I2C_12345.c, 846 :: 		
L_end_I2C4_Write:
0x9D0016E8	0x8FB90004  LW	R25, 4(SP)
0x9D0016EC	0x8FBF0000  LW	RA, 0(SP)
0x9D0016F0	0x03E00008  JR	RA
0x9D0016F4	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C4_Write
_I2C5_Write:
;__Lib_I2C_12345.c, 1044 :: 		
0x9D0016F8	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D0016FC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 1046 :: 		
0x9D001700	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001704	0x8C238220  LW	R3, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 1048 :: 		
0x9D001708	0x332200FF  ANDI	R2, R25, 255
0x9D00170C	0x3C1EBF80  LUI	R30, 49024
0x9D001710	0xAFC25250  SW	R2, 21072(R30)
;__Lib_I2C_12345.c, 1050 :: 		
0x9D001714	0x3C1EBF80  LUI	R30, 49024
0x9D001718	0x93C25210  LBU	R2, 21008(R30)
0x9D00171C	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D001720	0x10400003  BEQ	R2, R0, L_I2C5_Write172
0x9D001724	0x70000000  NOP	
L__I2C5_Write492:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1051 :: 		
0x9D001728	0x0B4005EB  J	L_end_I2C5_Write
0x9D00172C	0x3402FFFF  ORI	R2, R0, 65535
L_I2C5_Write172:
;__Lib_I2C_12345.c, 1053 :: 		
; timeout start address is: 12 (R3)
L_I2C5_Write174:
; timeout end address is: 12 (R3)
; timeout start address is: 12 (R3)
0x9D001730	0x3C1EBF80  LUI	R30, 49024
0x9D001734	0x93C25210  LBU	R2, 21008(R30)
0x9D001738	0x7C420000  EXT	R2, R2, 0, 1
0x9D00173C	0x10400011  BEQ	R2, R0, L_I2C5_Write175
0x9D001740	0x70000000  NOP	
L__I2C5_Write494:
;__Lib_I2C_12345.c, 1054 :: 		
0x9D001744	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D001748	0x1040000C  BEQ	R2, R0, L__I2C5_Write237
0x9D00174C	0x70000000  NOP	
L__I2C5_Write496:
;__Lib_I2C_12345.c, 1056 :: 		
0x9D001750	0x14600007  BNE	R3, R0, L_I2C5_Write177
0x9D001754	0x70000000  NOP	
L__I2C5_Write497:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1058 :: 		
0x9D001758	0x34190004  ORI	R25, R0, 4
0x9D00175C	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D001760	0x03C0F809  JALR	RA, R30
0x9D001764	0x70000000  NOP	
;__Lib_I2C_12345.c, 1059 :: 		
0x9D001768	0x0B4005E1  J	L_I2C5_Write175
0x9D00176C	0x70000000  NOP	
;__Lib_I2C_12345.c, 1060 :: 		
L_I2C5_Write177:
;__Lib_I2C_12345.c, 1061 :: 		
; timeout start address is: 12 (R3)
0x9D001770	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1062 :: 		
0x9D001774	0x0B4005DF  J	L_I2C5_Write176
0x9D001778	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Write237:
;__Lib_I2C_12345.c, 1054 :: 		
;__Lib_I2C_12345.c, 1062 :: 		
L_I2C5_Write176:
;__Lib_I2C_12345.c, 1063 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D00177C	0x0B4005CC  J	L_I2C5_Write174
0x9D001780	0x70000000  NOP	
L_I2C5_Write175:
;__Lib_I2C_12345.c, 1064 :: 		
0x9D001784	0x0F40016B  JAL	__Lib_I2C_12345_I2C5_Wait_For_Idle+0
0x9D001788	0x34190004  ORI	R25, R0, 4
;__Lib_I2C_12345.c, 1066 :: 		
0x9D00178C	0x3C1EBF80  LUI	R30, 49024
0x9D001790	0x93C25211  LBU	R2, 21009(R30)
0x9D001794	0x7C4201C0  EXT	R2, R2, 7, 1
0x9D001798	0x10400003  BEQ	R2, R0, L_I2C5_Write178
0x9D00179C	0x70000000  NOP	
L__I2C5_Write499:
;__Lib_I2C_12345.c, 1067 :: 		
0x9D0017A0	0x0B4005EB  J	L_end_I2C5_Write
0x9D0017A4	0x3402FFFE  ORI	R2, R0, 65534
L_I2C5_Write178:
;__Lib_I2C_12345.c, 1069 :: 		
0x9D0017A8	0x0000100A  MOVZ	R2, R0, R0
;__Lib_I2C_12345.c, 1071 :: 		
;__Lib_I2C_12345.c, 1069 :: 		
;__Lib_I2C_12345.c, 1071 :: 		
L_end_I2C5_Write:
0x9D0017AC	0x8FB90004  LW	R25, 4(SP)
0x9D0017B0	0x8FBF0000  LW	RA, 0(SP)
0x9D0017B4	0x03E00008  JR	RA
0x9D0017B8	0x27BD0008  ADDIU	SP, SP, 8
; end of _I2C5_Write
_I2C1_Stop:
;__Lib_I2C_12345.c, 123 :: 		
0x9D0015A4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D0015A8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 125 :: 		
0x9D0015AC	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D0015B0	0x8C238228  LW	R3, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 127 :: 		
0x9D0015B4	0xAFA30008  SW	R3, 8(SP)
0x9D0015B8	0x0F400120  JAL	__Lib_I2C_12345_I2C1_Wait_For_Idle+0
0x9D0015BC	0x34190007  ORI	R25, R0, 7
0x9D0015C0	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 128 :: 		
0x9D0015C4	0x34020004  ORI	R2, R0, 4
0x9D0015C8	0x3C1EBF80  LUI	R30, 49024
0x9D0015CC	0xAFC25308  SW	R2, 21256(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 130 :: 		
L_I2C1_Stop16:
; timeout start address is: 12 (R3)
0x9D0015D0	0x3C1EBF80  LUI	R30, 49024
0x9D0015D4	0x93C25300  LBU	R2, 21248(R30)
0x9D0015D8	0x7C420080  EXT	R2, R2, 2, 1
0x9D0015DC	0x10400011  BEQ	R2, 1, L_I2C1_Stop17
0x9D0015E0	0x70000000  NOP	
L__I2C1_Stop266:
;__Lib_I2C_12345.c, 131 :: 		
0x9D0015E4	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D0015E8	0x1040000C  BEQ	R2, R0, L__I2C1_Stop196
0x9D0015EC	0x70000000  NOP	
L__I2C1_Stop268:
;__Lib_I2C_12345.c, 133 :: 		
0x9D0015F0	0x14600007  BNE	R3, R0, L_I2C1_Stop19
0x9D0015F4	0x70000000  NOP	
L__I2C1_Stop269:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 135 :: 		
0x9D0015F8	0x34190007  ORI	R25, R0, 7
0x9D0015FC	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D001600	0x03C0F809  JALR	RA, R30
0x9D001604	0x70000000  NOP	
;__Lib_I2C_12345.c, 136 :: 		
0x9D001608	0x0B400589  J	L_I2C1_Stop17
0x9D00160C	0x70000000  NOP	
;__Lib_I2C_12345.c, 137 :: 		
L_I2C1_Stop19:
;__Lib_I2C_12345.c, 138 :: 		
; timeout start address is: 12 (R3)
0x9D001610	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 139 :: 		
0x9D001614	0x0B400587  J	L_I2C1_Stop18
0x9D001618	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Stop196:
;__Lib_I2C_12345.c, 131 :: 		
;__Lib_I2C_12345.c, 139 :: 		
L_I2C1_Stop18:
;__Lib_I2C_12345.c, 140 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D00161C	0x0B400574  J	L_I2C1_Stop16
0x9D001620	0x70000000  NOP	
L_I2C1_Stop17:
;__Lib_I2C_12345.c, 141 :: 		
L_end_I2C1_Stop:
0x9D001624	0x8FB90004  LW	R25, 4(SP)
0x9D001628	0x8FBF0000  LW	RA, 0(SP)
0x9D00162C	0x03E00008  JR	RA
0x9D001630	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C1_Stop
_I2C2_Stop:
;__Lib_I2C_12345.c, 349 :: 		
0x9D001484	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001488	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 351 :: 		
0x9D00148C	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001490	0x8C238200  LW	R3, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 353 :: 		
0x9D001494	0xAFA30008  SW	R3, 8(SP)
0x9D001498	0x0F4001AD  JAL	__Lib_I2C_12345_I2C2_Wait_For_Idle+0
0x9D00149C	0x34190007  ORI	R25, R0, 7
0x9D0014A0	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 354 :: 		
0x9D0014A4	0x34020004  ORI	R2, R0, 4
0x9D0014A8	0x3C1EBF80  LUI	R30, 49024
0x9D0014AC	0xAFC25408  SW	R2, 21512(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 356 :: 		
L_I2C2_Stop54:
; timeout start address is: 12 (R3)
0x9D0014B0	0x3C1EBF80  LUI	R30, 49024
0x9D0014B4	0x93C25400  LBU	R2, 21504(R30)
0x9D0014B8	0x7C420080  EXT	R2, R2, 2, 1
0x9D0014BC	0x10400011  BEQ	R2, 1, L_I2C2_Stop55
0x9D0014C0	0x70000000  NOP	
L__I2C2_Stop321:
;__Lib_I2C_12345.c, 357 :: 		
0x9D0014C4	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D0014C8	0x1040000C  BEQ	R2, R0, L__I2C2_Stop206
0x9D0014CC	0x70000000  NOP	
L__I2C2_Stop323:
;__Lib_I2C_12345.c, 359 :: 		
0x9D0014D0	0x14600007  BNE	R3, R0, L_I2C2_Stop57
0x9D0014D4	0x70000000  NOP	
L__I2C2_Stop324:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 361 :: 		
0x9D0014D8	0x34190007  ORI	R25, R0, 7
0x9D0014DC	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D0014E0	0x03C0F809  JALR	RA, R30
0x9D0014E4	0x70000000  NOP	
;__Lib_I2C_12345.c, 362 :: 		
0x9D0014E8	0x0B400541  J	L_I2C2_Stop55
0x9D0014EC	0x70000000  NOP	
;__Lib_I2C_12345.c, 363 :: 		
L_I2C2_Stop57:
;__Lib_I2C_12345.c, 364 :: 		
; timeout start address is: 12 (R3)
0x9D0014F0	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 365 :: 		
0x9D0014F4	0x0B40053F  J	L_I2C2_Stop56
0x9D0014F8	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Stop206:
;__Lib_I2C_12345.c, 357 :: 		
;__Lib_I2C_12345.c, 365 :: 		
L_I2C2_Stop56:
;__Lib_I2C_12345.c, 366 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0014FC	0x0B40052C  J	L_I2C2_Stop54
0x9D001500	0x70000000  NOP	
L_I2C2_Stop55:
;__Lib_I2C_12345.c, 367 :: 		
L_end_I2C2_Stop:
0x9D001504	0x8FB90004  LW	R25, 4(SP)
0x9D001508	0x8FBF0000  LW	RA, 0(SP)
0x9D00150C	0x03E00008  JR	RA
0x9D001510	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C2_Stop
_I2C3_Stop:
;__Lib_I2C_12345.c, 574 :: 		
0x9D001514	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D001518	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 576 :: 		
0x9D00151C	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001520	0x8C238224  LW	R3, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 578 :: 		
0x9D001524	0xAFA30008  SW	R3, 8(SP)
0x9D001528	0x0F4000DE  JAL	__Lib_I2C_12345_I2C3_Wait_For_Idle+0
0x9D00152C	0x34190007  ORI	R25, R0, 7
0x9D001530	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 579 :: 		
0x9D001534	0x34020004  ORI	R2, R0, 4
0x9D001538	0x3C1EBF80  LUI	R30, 49024
0x9D00153C	0xAFC25008  SW	R2, 20488(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 581 :: 		
L_I2C3_Stop92:
; timeout start address is: 12 (R3)
0x9D001540	0x3C1EBF80  LUI	R30, 49024
0x9D001544	0x93C25000  LBU	R2, 20480(R30)
0x9D001548	0x7C420080  EXT	R2, R2, 2, 1
0x9D00154C	0x10400011  BEQ	R2, 1, L_I2C3_Stop93
0x9D001550	0x70000000  NOP	
L__I2C3_Stop376:
;__Lib_I2C_12345.c, 582 :: 		
0x9D001554	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D001558	0x1040000C  BEQ	R2, R0, L__I2C3_Stop216
0x9D00155C	0x70000000  NOP	
L__I2C3_Stop378:
;__Lib_I2C_12345.c, 584 :: 		
0x9D001560	0x14600007  BNE	R3, R0, L_I2C3_Stop95
0x9D001564	0x70000000  NOP	
L__I2C3_Stop379:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 586 :: 		
0x9D001568	0x34190007  ORI	R25, R0, 7
0x9D00156C	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D001570	0x03C0F809  JALR	RA, R30
0x9D001574	0x70000000  NOP	
;__Lib_I2C_12345.c, 587 :: 		
0x9D001578	0x0B400565  J	L_I2C3_Stop93
0x9D00157C	0x70000000  NOP	
;__Lib_I2C_12345.c, 588 :: 		
L_I2C3_Stop95:
;__Lib_I2C_12345.c, 589 :: 		
; timeout start address is: 12 (R3)
0x9D001580	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 590 :: 		
0x9D001584	0x0B400563  J	L_I2C3_Stop94
0x9D001588	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Stop216:
;__Lib_I2C_12345.c, 582 :: 		
;__Lib_I2C_12345.c, 590 :: 		
L_I2C3_Stop94:
;__Lib_I2C_12345.c, 591 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D00158C	0x0B400550  J	L_I2C3_Stop92
0x9D001590	0x70000000  NOP	
L_I2C3_Stop93:
;__Lib_I2C_12345.c, 592 :: 		
L_end_I2C3_Stop:
0x9D001594	0x8FB90004  LW	R25, 4(SP)
0x9D001598	0x8FBF0000  LW	RA, 0(SP)
0x9D00159C	0x03E00008  JR	RA
0x9D0015A0	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C3_Stop
_I2C4_Stop:
;__Lib_I2C_12345.c, 799 :: 		
0x9D001178	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D00117C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 801 :: 		
0x9D001180	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001184	0x8C23821C  LW	R3, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 803 :: 		
0x9D001188	0xAFA30008  SW	R3, 8(SP)
0x9D00118C	0x0F4000F8  JAL	__Lib_I2C_12345_I2C4_Wait_For_Idle+0
0x9D001190	0x34190007  ORI	R25, R0, 7
0x9D001194	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 804 :: 		
0x9D001198	0x34020004  ORI	R2, R0, 4
0x9D00119C	0x3C1EBF80  LUI	R30, 49024
0x9D0011A0	0xAFC25108  SW	R2, 20744(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 806 :: 		
L_I2C4_Stop130:
; timeout start address is: 12 (R3)
0x9D0011A4	0x3C1EBF80  LUI	R30, 49024
0x9D0011A8	0x93C25100  LBU	R2, 20736(R30)
0x9D0011AC	0x7C420080  EXT	R2, R2, 2, 1
0x9D0011B0	0x10400011  BEQ	R2, 1, L_I2C4_Stop131
0x9D0011B4	0x70000000  NOP	
L__I2C4_Stop431:
;__Lib_I2C_12345.c, 807 :: 		
0x9D0011B8	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D0011BC	0x1040000C  BEQ	R2, R0, L__I2C4_Stop226
0x9D0011C0	0x70000000  NOP	
L__I2C4_Stop433:
;__Lib_I2C_12345.c, 809 :: 		
0x9D0011C4	0x14600007  BNE	R3, R0, L_I2C4_Stop133
0x9D0011C8	0x70000000  NOP	
L__I2C4_Stop434:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 811 :: 		
0x9D0011CC	0x34190007  ORI	R25, R0, 7
0x9D0011D0	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D0011D4	0x03C0F809  JALR	RA, R30
0x9D0011D8	0x70000000  NOP	
;__Lib_I2C_12345.c, 812 :: 		
0x9D0011DC	0x0B40047E  J	L_I2C4_Stop131
0x9D0011E0	0x70000000  NOP	
;__Lib_I2C_12345.c, 813 :: 		
L_I2C4_Stop133:
;__Lib_I2C_12345.c, 814 :: 		
; timeout start address is: 12 (R3)
0x9D0011E4	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 815 :: 		
0x9D0011E8	0x0B40047C  J	L_I2C4_Stop132
0x9D0011EC	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Stop226:
;__Lib_I2C_12345.c, 807 :: 		
;__Lib_I2C_12345.c, 815 :: 		
L_I2C4_Stop132:
;__Lib_I2C_12345.c, 816 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D0011F0	0x0B400469  J	L_I2C4_Stop130
0x9D0011F4	0x70000000  NOP	
L_I2C4_Stop131:
;__Lib_I2C_12345.c, 817 :: 		
L_end_I2C4_Stop:
0x9D0011F8	0x8FB90004  LW	R25, 4(SP)
0x9D0011FC	0x8FBF0000  LW	RA, 0(SP)
0x9D001200	0x03E00008  JR	RA
0x9D001204	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C4_Stop
_I2C5_Stop:
;__Lib_I2C_12345.c, 1024 :: 		
0x9D000CD4	0x27BDFFF4  ADDIU	SP, SP, -12
0x9D000CD8	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 1026 :: 		
0x9D000CDC	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000CE0	0x8C238220  LW	R3, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 1028 :: 		
0x9D000CE4	0xAFA30008  SW	R3, 8(SP)
0x9D000CE8	0x0F40016B  JAL	__Lib_I2C_12345_I2C5_Wait_For_Idle+0
0x9D000CEC	0x34190007  ORI	R25, R0, 7
0x9D000CF0	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 1029 :: 		
0x9D000CF4	0x34020004  ORI	R2, R0, 4
0x9D000CF8	0x3C1EBF80  LUI	R30, 49024
0x9D000CFC	0xAFC25208  SW	R2, 21000(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1031 :: 		
L_I2C5_Stop168:
; timeout start address is: 12 (R3)
0x9D000D00	0x3C1EBF80  LUI	R30, 49024
0x9D000D04	0x93C25200  LBU	R2, 20992(R30)
0x9D000D08	0x7C420080  EXT	R2, R2, 2, 1
0x9D000D0C	0x10400011  BEQ	R2, 1, L_I2C5_Stop169
0x9D000D10	0x70000000  NOP	
L__I2C5_Stop486:
;__Lib_I2C_12345.c, 1032 :: 		
0x9D000D14	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D000D18	0x1040000C  BEQ	R2, R0, L__I2C5_Stop236
0x9D000D1C	0x70000000  NOP	
L__I2C5_Stop488:
;__Lib_I2C_12345.c, 1034 :: 		
0x9D000D20	0x14600007  BNE	R3, R0, L_I2C5_Stop171
0x9D000D24	0x70000000  NOP	
L__I2C5_Stop489:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1036 :: 		
0x9D000D28	0x34190007  ORI	R25, R0, 7
0x9D000D2C	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D000D30	0x03C0F809  JALR	RA, R30
0x9D000D34	0x70000000  NOP	
;__Lib_I2C_12345.c, 1037 :: 		
0x9D000D38	0x0B400355  J	L_I2C5_Stop169
0x9D000D3C	0x70000000  NOP	
;__Lib_I2C_12345.c, 1038 :: 		
L_I2C5_Stop171:
;__Lib_I2C_12345.c, 1039 :: 		
; timeout start address is: 12 (R3)
0x9D000D40	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1040 :: 		
0x9D000D44	0x0B400353  J	L_I2C5_Stop170
0x9D000D48	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Stop236:
;__Lib_I2C_12345.c, 1032 :: 		
;__Lib_I2C_12345.c, 1040 :: 		
L_I2C5_Stop170:
;__Lib_I2C_12345.c, 1041 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000D4C	0x0B400340  J	L_I2C5_Stop168
0x9D000D50	0x70000000  NOP	
L_I2C5_Stop169:
;__Lib_I2C_12345.c, 1042 :: 		
L_end_I2C5_Stop:
0x9D000D54	0x8FB90004  LW	R25, 4(SP)
0x9D000D58	0x8FBF0000  LW	RA, 0(SP)
0x9D000D5C	0x03E00008  JR	RA
0x9D000D60	0x27BD000C  ADDIU	SP, SP, 12
; end of _I2C5_Stop
__pedometer3_Driver_hal_spiWrite:
;__hal_pic32.c, 40 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
0x9D002328	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D00232C	0xAFBF0000  SW	RA, 0(SP)
;__hal_pic32.c, 42 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 16 (R4)
0x9D002330	0x0320200A  MOVZ	R4, R25, R0
; ptr end address is: 16 (R4)
;__hal_pic32.c, 43 :: 		while( nBytes-- )
L___pedometer3_Driver_hal_spiWrite0:
; ptr start address is: 16 (R4)
0x9D002334	0x3343FFFF  ANDI	R3, R26, 65535
0x9D002338	0x2742FFFF  ADDIU	R2, R26, -1
0x9D00233C	0x1060000E  BEQ	R3, R0, L___pedometer3_Driver_hal_spiWrite1
0x9D002340	0x305AFFFF  ANDI	R26, R2, 65535
L___pedometer3_Driver_hal_spiWrite24:
;__hal_pic32.c, 44 :: 		fp_spiWrite( *( ptr++ ) );
0x9D002344	0xAFA40004  SW	R4, 4(SP)
0x9D002348	0xA7BA0008  SH	R26, 8(SP)
0x9D00234C	0xAFB9000C  SW	R25, 12(SP)
0x9D002350	0x90990000  LBU	R25, 0(R4)
0x9D002354	0x8C3E8248  LW	R30, Offset(__pedometer3_Driver_fp_spiWrite+0)(GP)
0x9D002358	0x03C0F809  JALR	RA, R30
0x9D00235C	0x70000000  NOP	
0x9D002360	0x8FB9000C  LW	R25, 12(SP)
0x9D002364	0x97BA0008  LHU	R26, 8(SP)
0x9D002368	0x8FA40004  LW	R4, 4(SP)
0x9D00236C	0x24820001  ADDIU	R2, R4, 1
; ptr end address is: 16 (R4)
0x9D002370	0x0B4008CD  J	L___pedometer3_Driver_hal_spiWrite0
0x9D002374	0x0040200A  MOVZ	R4, R2, R0
L___pedometer3_Driver_hal_spiWrite1:
;__hal_pic32.c, 45 :: 		}
L_end_hal_spiWrite:
0x9D002378	0x8FBF0000  LW	RA, 0(SP)
0x9D00237C	0x03E00008  JR	RA
0x9D002380	0x27BD0010  ADDIU	SP, SP, 16
; end of __pedometer3_Driver_hal_spiWrite
_SPI1_Write:
;__Lib_SPI_1234.c, 40 :: 		
0x9D000D64	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000D68	0xAFBF0000  SW	RA, 0(SP)
;__Lib_SPI_1234.c, 41 :: 		
0x9D000D6C	0x0F40015D  JAL	_SPI1_Read+0
0x9D000D70	0x70000000  NOP	
;__Lib_SPI_1234.c, 42 :: 		
L_end_SPI1_Write:
0x9D000D74	0x8FBF0000  LW	RA, 0(SP)
0x9D000D78	0x03E00008  JR	RA
0x9D000D7C	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_1234.c, 34 :: 		
0x9D000574	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_SPI_1234.c, 35 :: 		
0x9D000578	0x3C1EBF80  LUI	R30, 49024
0x9D00057C	0xAFD95E20  SW	R25, 24096(R30)
;__Lib_SPI_1234.c, 36 :: 		
L_SPI1_Read0:
0x9D000580	0x3C1EBF80  LUI	R30, 49024
0x9D000584	0x93C25E10  LBU	R2, 24080(R30)
0x9D000588	0x7C420000  EXT	R2, R2, 0, 1
0x9D00058C	0x14400003  BNE	R2, R0, L_SPI1_Read1
0x9D000590	0x70000000  NOP	
L__SPI1_Read9:
0x9D000594	0x0B400160  J	L_SPI1_Read0
0x9D000598	0x70000000  NOP	
L_SPI1_Read1:
;__Lib_SPI_1234.c, 37 :: 		
0x9D00059C	0x3C1EBF80  LUI	R30, 49024
0x9D0005A0	0x8FC25E20  LW	R2, 24096(R30)
;__Lib_SPI_1234.c, 38 :: 		
L_end_SPI1_Read:
0x9D0005A4	0x03E00008  JR	RA
0x9D0005A8	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI1_Read
_SPI2_Write:
;__Lib_SPI_1234.c, 86 :: 		
0x9D000CB8	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000CBC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_SPI_1234.c, 87 :: 		
0x9D000CC0	0x0F40018A  JAL	_SPI2_Read+0
0x9D000CC4	0x70000000  NOP	
;__Lib_SPI_1234.c, 88 :: 		
L_end_SPI2_Write:
0x9D000CC8	0x8FBF0000  LW	RA, 0(SP)
0x9D000CCC	0x03E00008  JR	RA
0x9D000CD0	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI2_Write
_SPI2_Read:
;__Lib_SPI_1234.c, 80 :: 		
0x9D000628	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_SPI_1234.c, 81 :: 		
0x9D00062C	0x3C1EBF80  LUI	R30, 49024
0x9D000630	0xAFD95A20  SW	R25, 23072(R30)
;__Lib_SPI_1234.c, 82 :: 		
L_SPI2_Read2:
0x9D000634	0x3C1EBF80  LUI	R30, 49024
0x9D000638	0x93C25A10  LBU	R2, 23056(R30)
0x9D00063C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000640	0x14400003  BNE	R2, R0, L_SPI2_Read3
0x9D000644	0x70000000  NOP	
L__SPI2_Read14:
0x9D000648	0x0B40018D  J	L_SPI2_Read2
0x9D00064C	0x70000000  NOP	
L_SPI2_Read3:
;__Lib_SPI_1234.c, 83 :: 		
0x9D000650	0x3C1EBF80  LUI	R30, 49024
0x9D000654	0x8FC25A20  LW	R2, 23072(R30)
;__Lib_SPI_1234.c, 84 :: 		
L_end_SPI2_Read:
0x9D000658	0x03E00008  JR	RA
0x9D00065C	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI2_Read
_SPI3_Write:
;__Lib_SPI_1234.c, 133 :: 		
0x9D000D9C	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000DA0	0xAFBF0000  SW	RA, 0(SP)
;__Lib_SPI_1234.c, 134 :: 		
0x9D000DA4	0x0F4001C7  JAL	_SPI3_Read+0
0x9D000DA8	0x70000000  NOP	
;__Lib_SPI_1234.c, 135 :: 		
L_end_SPI3_Write:
0x9D000DAC	0x8FBF0000  LW	RA, 0(SP)
0x9D000DB0	0x03E00008  JR	RA
0x9D000DB4	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI3_Write
_SPI3_Read:
;__Lib_SPI_1234.c, 127 :: 		
0x9D00071C	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_SPI_1234.c, 128 :: 		
0x9D000720	0x3C1EBF80  LUI	R30, 49024
0x9D000724	0xAFD95820  SW	R25, 22560(R30)
;__Lib_SPI_1234.c, 129 :: 		
L_SPI3_Read4:
0x9D000728	0x3C1EBF80  LUI	R30, 49024
0x9D00072C	0x93C25810  LBU	R2, 22544(R30)
0x9D000730	0x7C420000  EXT	R2, R2, 0, 1
0x9D000734	0x14400003  BNE	R2, R0, L_SPI3_Read5
0x9D000738	0x70000000  NOP	
L__SPI3_Read19:
0x9D00073C	0x0B4001CA  J	L_SPI3_Read4
0x9D000740	0x70000000  NOP	
L_SPI3_Read5:
;__Lib_SPI_1234.c, 130 :: 		
0x9D000744	0x3C1EBF80  LUI	R30, 49024
0x9D000748	0x8FC25820  LW	R2, 22560(R30)
;__Lib_SPI_1234.c, 131 :: 		
L_end_SPI3_Read:
0x9D00074C	0x03E00008  JR	RA
0x9D000750	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI3_Read
_SPI4_Write:
;__Lib_SPI_1234.c, 179 :: 		
0x9D000D80	0x27BDFFFC  ADDIU	SP, SP, -4
0x9D000D84	0xAFBF0000  SW	RA, 0(SP)
;__Lib_SPI_1234.c, 180 :: 		
0x9D000D88	0x0F400112  JAL	_SPI4_Read+0
0x9D000D8C	0x70000000  NOP	
;__Lib_SPI_1234.c, 181 :: 		
L_end_SPI4_Write:
0x9D000D90	0x8FBF0000  LW	RA, 0(SP)
0x9D000D94	0x03E00008  JR	RA
0x9D000D98	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI4_Write
_SPI4_Read:
;__Lib_SPI_1234.c, 173 :: 		
0x9D000448	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_SPI_1234.c, 174 :: 		
0x9D00044C	0x3C1EBF80  LUI	R30, 49024
0x9D000450	0xAFD95C20  SW	R25, 23584(R30)
;__Lib_SPI_1234.c, 175 :: 		
L_SPI4_Read6:
0x9D000454	0x3C1EBF80  LUI	R30, 49024
0x9D000458	0x93C25C10  LBU	R2, 23568(R30)
0x9D00045C	0x7C420000  EXT	R2, R2, 0, 1
0x9D000460	0x14400003  BNE	R2, R0, L_SPI4_Read7
0x9D000464	0x70000000  NOP	
L__SPI4_Read24:
0x9D000468	0x0B400115  J	L_SPI4_Read6
0x9D00046C	0x70000000  NOP	
L_SPI4_Read7:
;__Lib_SPI_1234.c, 176 :: 		
0x9D000470	0x3C1EBF80  LUI	R30, 49024
0x9D000474	0x8FC25C20  LW	R2, 23584(R30)
;__Lib_SPI_1234.c, 177 :: 		
L_end_SPI4_Read:
0x9D000478	0x03E00008  JR	RA
0x9D00047C	0x27BD0004  ADDIU	SP, SP, 4
; end of _SPI4_Read
_Delay_10ms:
;__Lib_Delays.c, 50 :: 		void Delay_10ms() {
0x9D003130	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_Delays.c, 51 :: 		Delay_ms(10);
0x9D003134	0x3C180004  LUI	R24, 4
0x9D003138	0x371811AA  ORI	R24, R24, 4522
L_Delay_10ms22:
0x9D00313C	0x2718FFFF  ADDIU	R24, R24, -1
0x9D003140	0x1700FFFE  BNE	R24, R0, L_Delay_10ms22
0x9D003144	0x70000000  NOP	
;__Lib_Delays.c, 52 :: 		}
L_end_Delay_10ms:
0x9D003148	0x03E00008  JR	RA
0x9D00314C	0x27BD0004  ADDIU	SP, SP, 4
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 46 :: 		void Delay_100ms() {
0x9D002F04	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_Delays.c, 47 :: 		Delay_ms(100);
0x9D002F08	0x3C180028  LUI	R24, 40
0x9D002F0C	0x3718B0AA  ORI	R24, R24, 45226
L_Delay_100ms20:
0x9D002F10	0x2718FFFF  ADDIU	R24, R24, -1
0x9D002F14	0x1700FFFE  BNE	R24, R0, L_Delay_100ms20
0x9D002F18	0x70000000  NOP	
;__Lib_Delays.c, 48 :: 		}
L_end_Delay_100ms:
0x9D002F1C	0x03E00008  JR	RA
0x9D002F20	0x27BD0004  ADDIU	SP, SP, 4
; end of _Delay_100ms
_Delay_1sec:
;__Lib_Delays.c, 55 :: 		void Delay_1sec() {
0x9D002C20	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_Delays.c, 56 :: 		Delay_ms(1000);
0x9D002C24	0x3C180196  LUI	R24, 406
0x9D002C28	0x3718E6AA  ORI	R24, R24, 59050
L_Delay_1sec24:
0x9D002C2C	0x2718FFFF  ADDIU	R24, R24, -1
0x9D002C30	0x1700FFFE  BNE	R24, R0, L_Delay_1sec24
0x9D002C34	0x70000000  NOP	
;__Lib_Delays.c, 57 :: 		}
L_end_Delay_1sec:
0x9D002C38	0x03E00008  JR	RA
0x9D002C3C	0x27BD0004  ADDIU	SP, SP, 4
; end of _Delay_1sec
_pedometer3_readByte:
;__pedometer3_Driver.c, 493 :: 		uint8_t pedometer3_readByte(uint8_t reg_addr)
0x9D002C40	0x27BDFFE8  ADDIU	SP, SP, -24
0x9D002C44	0xAFBF0000  SW	RA, 0(SP)
;__pedometer3_Driver.c, 498 :: 		writeReg[ 0 ] = reg_addr;
0x9D002C48	0xAFB90004  SW	R25, 4(SP)
0x9D002C4C	0xAFBA0008  SW	R26, 8(SP)
0x9D002C50	0xAFBB000C  SW	R27, 12(SP)
0x9D002C54	0xAFBC0010  SW	R28, 16(SP)
0x9D002C58	0x27A20014  ADDIU	R2, SP, 20
0x9D002C5C	0xA0590000  SB	R25, 0(R2)
;__pedometer3_Driver.c, 500 :: 		if (_communication == _I2C_COMMUNICATION)
0x9D002C60	0x9022821B  LBU	R2, Offset(__pedometer3_Driver__communication+0)(GP)
0x9D002C64	0x14400011  BNE	R2, R0, L_pedometer3_readByte16
0x9D002C68	0x70000000  NOP	
L__pedometer3_readByte48:
;__pedometer3_Driver.c, 502 :: 		hal_i2cStart();
0x9D002C6C	0x0F400ABA  JAL	__pedometer3_Driver_hal_i2cStart+0
0x9D002C70	0x70000000  NOP	
;__pedometer3_Driver.c, 503 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x9D002C74	0x27A20014  ADDIU	R2, SP, 20
0x9D002C78	0x341C0001  ORI	R28, R0, 1
0x9D002C7C	0x341B0001  ORI	R27, R0, 1
0x9D002C80	0x0040D00A  MOVZ	R26, R2, R0
0x9D002C84	0x0F400A6F  JAL	__pedometer3_Driver_hal_i2cWrite+0
0x9D002C88	0x9039821A  LBU	R25, Offset(__pedometer3_Driver__slaveAddress+0)(GP)
;__pedometer3_Driver.c, 504 :: 		hal_i2cRead(_slaveAddress, readReg, 1, END_MODE_STOP);
0x9D002C8C	0x27A20015  ADDIU	R2, SP, 21
0x9D002C90	0x0000E00A  MOVZ	R28, R0, R0
0x9D002C94	0x341B0001  ORI	R27, R0, 1
0x9D002C98	0x0040D00A  MOVZ	R26, R2, R0
0x9D002C9C	0x0F40096C  JAL	__pedometer3_Driver_hal_i2cRead+0
0x9D002CA0	0x9039821A  LBU	R25, Offset(__pedometer3_Driver__slaveAddress+0)(GP)
;__pedometer3_Driver.c, 505 :: 		}
0x9D002CA4	0x0B400B3E  J	L_pedometer3_readByte17
0x9D002CA8	0x70000000  NOP	
L_pedometer3_readByte16:
;__pedometer3_Driver.c, 508 :: 		writeReg[ 0 ] = reg_addr | 0x80;
0x9D002CAC	0x27A30014  ADDIU	R3, SP, 20
0x9D002CB0	0x37220080  ORI	R2, R25, 128
0x9D002CB4	0xA0620000  SB	R2, 0(R3)
;__pedometer3_Driver.c, 509 :: 		hal_gpio_csSet( 0 );
0x9D002CB8	0x0000C80A  MOVZ	R25, R0, R0
0x9D002CBC	0x8C3E8264  LW	R30, Offset(__pedometer3_Driver_hal_gpio_csSet+0)(GP)
0x9D002CC0	0x03C0F809  JALR	RA, R30
0x9D002CC4	0x70000000  NOP	
;__pedometer3_Driver.c, 510 :: 		hal_spiWrite(writeReg, 1);
0x9D002CC8	0x27A20014  ADDIU	R2, SP, 20
0x9D002CCC	0x341A0001  ORI	R26, R0, 1
0x9D002CD0	0x0F4008CA  JAL	__pedometer3_Driver_hal_spiWrite+0
0x9D002CD4	0x0040C80A  MOVZ	R25, R2, R0
;__pedometer3_Driver.c, 511 :: 		hal_spiRead(readReg, 1);
0x9D002CD8	0x27A20015  ADDIU	R2, SP, 21
0x9D002CDC	0x341A0001  ORI	R26, R0, 1
0x9D002CE0	0x0F4009C3  JAL	__pedometer3_Driver_hal_spiRead+0
0x9D002CE4	0x0040C80A  MOVZ	R25, R2, R0
;__pedometer3_Driver.c, 512 :: 		hal_gpio_csSet( 1 );
0x9D002CE8	0x34190001  ORI	R25, R0, 1
0x9D002CEC	0x8C3E8264  LW	R30, Offset(__pedometer3_Driver_hal_gpio_csSet+0)(GP)
0x9D002CF0	0x03C0F809  JALR	RA, R30
0x9D002CF4	0x70000000  NOP	
;__pedometer3_Driver.c, 513 :: 		}
L_pedometer3_readByte17:
;__pedometer3_Driver.c, 514 :: 		return readReg[ 0 ];
0x9D002CF8	0x27A20015  ADDIU	R2, SP, 21
0x9D002CFC	0x90420000  LBU	R2, 0(R2)
;__pedometer3_Driver.c, 515 :: 		}
;__pedometer3_Driver.c, 514 :: 		return readReg[ 0 ];
;__pedometer3_Driver.c, 515 :: 		}
L_end_pedometer3_readByte:
0x9D002D00	0x8FBC0010  LW	R28, 16(SP)
0x9D002D04	0x8FBB000C  LW	R27, 12(SP)
0x9D002D08	0x8FBA0008  LW	R26, 8(SP)
0x9D002D0C	0x8FB90004  LW	R25, 4(SP)
0x9D002D10	0x8FBF0000  LW	RA, 0(SP)
0x9D002D14	0x03E00008  JR	RA
0x9D002D18	0x27BD0018  ADDIU	SP, SP, 24
; end of _pedometer3_readByte
__pedometer3_Driver_hal_i2cRead:
;__hal_pic32.c, 125 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
0x9D0025B0	0x27BDFFE4  ADDIU	SP, SP, -28
0x9D0025B4	0xAFBF0000  SW	RA, 0(SP)
;__hal_pic32.c, 127 :: 		int res = 0;
0x9D0025B8	0xAFB90004  SW	R25, 4(SP)
0x9D0025BC	0x0000F00A  MOVZ	R30, R0, R0
0x9D0025C0	0xA7BE0018  SH	R30, 24(SP)
;__hal_pic32.c, 128 :: 		uint8_t *ptr = pBuf;
0x9D0025C4	0xAFBA0014  SW	R26, 20(SP)
;__hal_pic32.c, 129 :: 		res |= fp_i2cWrite((slaveAddress << 1) | 1);
0x9D0025C8	0x332200FF  ANDI	R2, R25, 255
0x9D0025CC	0x00021040  SLL	R2, R2, 1
0x9D0025D0	0x34420001  ORI	R2, R2, 1
0x9D0025D4	0xA3BC0008  SB	R28, 8(SP)
0x9D0025D8	0xA7BB000A  SH	R27, 10(SP)
0x9D0025DC	0x305900FF  ANDI	R25, R2, 255
0x9D0025E0	0x8C3E8244  LW	R30, Offset(__pedometer3_Driver_fp_i2cWrite+0)(GP)
0x9D0025E4	0x03C0F809  JALR	RA, R30
0x9D0025E8	0x70000000  NOP	
0x9D0025EC	0x97BB000A  LHU	R27, 10(SP)
0x9D0025F0	0x93BC0008  LBU	R28, 8(SP)
0x9D0025F4	0x87A30018  LH	R3, 24(SP)
0x9D0025F8	0x00621025  OR	R2, R3, R2
0x9D0025FC	0xA7A20018  SH	R2, 24(SP)
;__hal_pic32.c, 130 :: 		while(--nBytes)
L___pedometer3_Driver_hal_i2cRead10:
0x9D002600	0x2762FFFF  ADDIU	R2, R27, -1
0x9D002604	0x10400013  BEQ	R2, R0, L___pedometer3_Driver_hal_i2cRead11
0x9D002608	0x305BFFFF  ANDI	R27, R2, 65535
L___pedometer3_Driver_hal_i2cRead40:
;__hal_pic32.c, 131 :: 		*ptr++ = fp_i2cRead(ACK_BIT);
0x9D00260C	0xA3BC0008  SB	R28, 8(SP)
0x9D002610	0xA7BB000A  SH	R27, 10(SP)
0x9D002614	0xAFBA000C  SW	R26, 12(SP)
0x9D002618	0xA3B90010  SB	R25, 16(SP)
0x9D00261C	0x0000C80A  MOVZ	R25, R0, R0
0x9D002620	0x8C3E824C  LW	R30, Offset(__pedometer3_Driver_fp_i2cRead+0)(GP)
0x9D002624	0x03C0F809  JALR	RA, R30
0x9D002628	0x70000000  NOP	
0x9D00262C	0x93B90010  LBU	R25, 16(SP)
0x9D002630	0x8FBA000C  LW	R26, 12(SP)
0x9D002634	0x97BB000A  LHU	R27, 10(SP)
0x9D002638	0x93BC0008  LBU	R28, 8(SP)
0x9D00263C	0x8FA30014  LW	R3, 20(SP)
0x9D002640	0xA0620000  SB	R2, 0(R3)
0x9D002644	0x8FA20014  LW	R2, 20(SP)
0x9D002648	0x24420001  ADDIU	R2, R2, 1
0x9D00264C	0x0B400980  J	L___pedometer3_Driver_hal_i2cRead10
0x9D002650	0xAFA20014  SW	R2, 20(SP)
L___pedometer3_Driver_hal_i2cRead11:
;__hal_pic32.c, 132 :: 		*ptr = fp_i2cRead(NACK_BIT);
0x9D002654	0xA3BC0008  SB	R28, 8(SP)
0x9D002658	0xA7BB000A  SH	R27, 10(SP)
0x9D00265C	0xAFBA000C  SW	R26, 12(SP)
0x9D002660	0xA3B90010  SB	R25, 16(SP)
0x9D002664	0x34190001  ORI	R25, R0, 1
0x9D002668	0x8C3E824C  LW	R30, Offset(__pedometer3_Driver_fp_i2cRead+0)(GP)
0x9D00266C	0x03C0F809  JALR	RA, R30
0x9D002670	0x70000000  NOP	
0x9D002674	0x93B90010  LBU	R25, 16(SP)
0x9D002678	0x8FBA000C  LW	R26, 12(SP)
0x9D00267C	0x97BB000A  LHU	R27, 10(SP)
0x9D002680	0x93BC0008  LBU	R28, 8(SP)
0x9D002684	0x8FA30014  LW	R3, 20(SP)
0x9D002688	0xA0620000  SB	R2, 0(R3)
;__hal_pic32.c, 133 :: 		if(endMode == END_MODE_STOP)
0x9D00268C	0x338200FF  ANDI	R2, R28, 255
0x9D002690	0x1440000B  BNE	R2, R0, L___pedometer3_Driver_hal_i2cRead12
0x9D002694	0x70000000  NOP	
L___pedometer3_Driver_hal_i2cRead41:
;__hal_pic32.c, 134 :: 		fp_i2cStop();
0x9D002698	0x8C3E8240  LW	R30, Offset(__pedometer3_Driver_fp_i2cStop+0)(GP)
0x9D00269C	0xA3BC0008  SB	R28, 8(SP)
0x9D0026A0	0xA7BB000A  SH	R27, 10(SP)
0x9D0026A4	0xAFBA000C  SW	R26, 12(SP)
0x9D0026A8	0x03C0F809  JALR	RA, R30
0x9D0026AC	0xA3B90010  SB	R25, 16(SP)
0x9D0026B0	0x93B90010  LBU	R25, 16(SP)
0x9D0026B4	0x8FBA000C  LW	R26, 12(SP)
0x9D0026B8	0x97BB000A  LHU	R27, 10(SP)
0x9D0026BC	0x93BC0008  LBU	R28, 8(SP)
L___pedometer3_Driver_hal_i2cRead12:
;__hal_pic32.c, 135 :: 		if(endMode == END_MODE_RESTART)
0x9D0026C0	0x338300FF  ANDI	R3, R28, 255
0x9D0026C4	0x34020001  ORI	R2, R0, 1
0x9D0026C8	0x1462000B  BNE	R3, R2, L___pedometer3_Driver_hal_i2cRead13
0x9D0026CC	0x70000000  NOP	
L___pedometer3_Driver_hal_i2cRead42:
;__hal_pic32.c, 136 :: 		fp_i2cRestart();
0x9D0026D0	0x8C3E8250  LW	R30, Offset(__pedometer3_Driver_fp_i2cRestart+0)(GP)
0x9D0026D4	0xA3BC0008  SB	R28, 8(SP)
0x9D0026D8	0xA7BB000A  SH	R27, 10(SP)
0x9D0026DC	0xAFBA000C  SW	R26, 12(SP)
0x9D0026E0	0x03C0F809  JALR	RA, R30
0x9D0026E4	0xA3B90010  SB	R25, 16(SP)
0x9D0026E8	0x93B90010  LBU	R25, 16(SP)
0x9D0026EC	0x8FBA000C  LW	R26, 12(SP)
0x9D0026F0	0x97BB000A  LHU	R27, 10(SP)
0x9D0026F4	0x93BC0008  LBU	R28, 8(SP)
L___pedometer3_Driver_hal_i2cRead13:
;__hal_pic32.c, 137 :: 		return res;
0x9D0026F8	0x87A20018  LH	R2, 24(SP)
;__hal_pic32.c, 138 :: 		}
;__hal_pic32.c, 137 :: 		return res;
;__hal_pic32.c, 138 :: 		}
L_end_hal_i2cRead:
0x9D0026FC	0x8FB90004  LW	R25, 4(SP)
0x9D002700	0x8FBF0000  LW	RA, 0(SP)
0x9D002704	0x03E00008  JR	RA
0x9D002708	0x27BD001C  ADDIU	SP, SP, 28
; end of __pedometer3_Driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_12345.c, 175 :: 		
0x9D000DB8	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D000DBC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 177 :: 		
0x9D000DC0	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000DC4	0x8C238228  LW	R3, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 179 :: 		
0x9D000DC8	0xAFA30008  SW	R3, 8(SP)
0x9D000DCC	0xA7B9000C  SH	R25, 12(SP)
0x9D000DD0	0x0F400120  JAL	__Lib_I2C_12345_I2C1_Wait_For_Idle+0
0x9D000DD4	0x34190003  ORI	R25, R0, 3
0x9D000DD8	0x97B9000C  LHU	R25, 12(SP)
0x9D000DDC	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 180 :: 		
0x9D000DE0	0x34020008  ORI	R2, R0, 8
0x9D000DE4	0x3C1EBF80  LUI	R30, 49024
0x9D000DE8	0xAFC25308  SW	R2, 21256(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 181 :: 		
L_I2C1_Read28:
; timeout start address is: 12 (R3)
0x9D000DEC	0x3C1EBF80  LUI	R30, 49024
0x9D000DF0	0x93C25300  LBU	R2, 21248(R30)
0x9D000DF4	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000DF8	0x10400014  BEQ	R2, R0, L_I2C1_Read29
0x9D000DFC	0x70000000  NOP	
L__I2C1_Read282:
;__Lib_I2C_12345.c, 182 :: 		
0x9D000E00	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D000E04	0x1040000F  BEQ	R2, R0, L__I2C1_Read198
0x9D000E08	0x70000000  NOP	
L__I2C1_Read284:
;__Lib_I2C_12345.c, 184 :: 		
0x9D000E0C	0x1460000A  BNE	R3, R0, L_I2C1_Read31
0x9D000E10	0x70000000  NOP	
L__I2C1_Read285:
;__Lib_I2C_12345.c, 186 :: 		
0x9D000E14	0xAFA30008  SW	R3, 8(SP)
0x9D000E18	0xA7B9000C  SH	R25, 12(SP)
0x9D000E1C	0x34190003  ORI	R25, R0, 3
0x9D000E20	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D000E24	0x03C0F809  JALR	RA, R30
0x9D000E28	0x70000000  NOP	
0x9D000E2C	0x97B9000C  LHU	R25, 12(SP)
;__Lib_I2C_12345.c, 187 :: 		
0x9D000E30	0x0B400393  J	L_I2C1_Read29
0x9D000E34	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 188 :: 		
L_I2C1_Read31:
;__Lib_I2C_12345.c, 189 :: 		
0x9D000E38	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 190 :: 		
0x9D000E3C	0x0B400391  J	L_I2C1_Read30
0x9D000E40	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Read198:
;__Lib_I2C_12345.c, 182 :: 		
;__Lib_I2C_12345.c, 190 :: 		
L_I2C1_Read30:
;__Lib_I2C_12345.c, 191 :: 		
; timeout start address is: 12 (R3)
0x9D000E44	0x0B40037B  J	L_I2C1_Read28
0x9D000E48	0x70000000  NOP	
L_I2C1_Read29:
;__Lib_I2C_12345.c, 192 :: 		
0x9D000E4C	0x34020040  ORI	R2, R0, 64
0x9D000E50	0x3C1EBF80  LUI	R30, 49024
0x9D000E54	0xAFC25314  SW	R2, 21268(R30)
;__Lib_I2C_12345.c, 194 :: 		
0x9D000E58	0x3322FFFF  ANDI	R2, R25, 65535
0x9D000E5C	0x14400005  BNE	R2, R0, L_I2C1_Read32
0x9D000E60	0x70000000  NOP	
L__I2C1_Read286:
;__Lib_I2C_12345.c, 195 :: 		
0x9D000E64	0x34020020  ORI	R2, R0, 32
0x9D000E68	0x3C1EBF80  LUI	R30, 49024
0x9D000E6C	0x0B4003A0  J	L_I2C1_Read33
0x9D000E70	0xAFC25304  SW	R2, 21252(R30)
L_I2C1_Read32:
;__Lib_I2C_12345.c, 197 :: 		
0x9D000E74	0x34020020  ORI	R2, R0, 32
0x9D000E78	0x3C1EBF80  LUI	R30, 49024
0x9D000E7C	0xAFC25308  SW	R2, 21256(R30)
L_I2C1_Read33:
;__Lib_I2C_12345.c, 199 :: 		
0x9D000E80	0x34020010  ORI	R2, R0, 16
0x9D000E84	0x3C1EBF80  LUI	R30, 49024
0x9D000E88	0xAFC25308  SW	R2, 21256(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 200 :: 		
L_I2C1_Read34:
; timeout start address is: 12 (R3)
0x9D000E8C	0x3C1EBF80  LUI	R30, 49024
0x9D000E90	0x93C25300  LBU	R2, 21248(R30)
0x9D000E94	0x7C420100  EXT	R2, R2, 4, 1
0x9D000E98	0x10400011  BEQ	R2, 1, L_I2C1_Read35
0x9D000E9C	0x70000000  NOP	
L__I2C1_Read288:
;__Lib_I2C_12345.c, 201 :: 		
0x9D000EA0	0x8C228228  LW	R2, Offset(__Lib_I2C_12345__I2C1_TIMEOUT+0)(GP)
0x9D000EA4	0x1040000C  BEQ	R2, R0, L__I2C1_Read199
0x9D000EA8	0x70000000  NOP	
L__I2C1_Read290:
;__Lib_I2C_12345.c, 203 :: 		
0x9D000EAC	0x14600007  BNE	R3, R0, L_I2C1_Read37
0x9D000EB0	0x70000000  NOP	
L__I2C1_Read291:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 205 :: 		
0x9D000EB4	0x34190003  ORI	R25, R0, 3
0x9D000EB8	0x8C3E827C  LW	R30, Offset(_I2C1_Timeout_Ptr+0)(GP)
0x9D000EBC	0x03C0F809  JALR	RA, R30
0x9D000EC0	0x70000000  NOP	
;__Lib_I2C_12345.c, 206 :: 		
0x9D000EC4	0x0B4003B8  J	L_I2C1_Read35
0x9D000EC8	0x70000000  NOP	
;__Lib_I2C_12345.c, 207 :: 		
L_I2C1_Read37:
;__Lib_I2C_12345.c, 208 :: 		
; timeout start address is: 12 (R3)
0x9D000ECC	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 209 :: 		
0x9D000ED0	0x0B4003B6  J	L_I2C1_Read36
0x9D000ED4	0x0040180A  MOVZ	R3, R2, R0
L__I2C1_Read199:
;__Lib_I2C_12345.c, 201 :: 		
;__Lib_I2C_12345.c, 209 :: 		
L_I2C1_Read36:
;__Lib_I2C_12345.c, 210 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000ED8	0x0B4003A3  J	L_I2C1_Read34
0x9D000EDC	0x70000000  NOP	
L_I2C1_Read35:
;__Lib_I2C_12345.c, 212 :: 		
0x9D000EE0	0x3C1EBF80  LUI	R30, 49024
0x9D000EE4	0x8FC25360  LW	R2, 21344(R30)
;__Lib_I2C_12345.c, 213 :: 		
;__Lib_I2C_12345.c, 212 :: 		
;__Lib_I2C_12345.c, 213 :: 		
L_end_I2C1_Read:
0x9D000EE8	0x8FB90004  LW	R25, 4(SP)
0x9D000EEC	0x8FBF0000  LW	RA, 0(SP)
0x9D000EF0	0x03E00008  JR	RA
0x9D000EF4	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_12345.c, 401 :: 		
0x9D001038	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D00103C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 403 :: 		
0x9D001040	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D001044	0x8C238200  LW	R3, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 405 :: 		
0x9D001048	0xAFA30008  SW	R3, 8(SP)
0x9D00104C	0xA7B9000C  SH	R25, 12(SP)
0x9D001050	0x0F4001AD  JAL	__Lib_I2C_12345_I2C2_Wait_For_Idle+0
0x9D001054	0x34190003  ORI	R25, R0, 3
0x9D001058	0x97B9000C  LHU	R25, 12(SP)
0x9D00105C	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 406 :: 		
0x9D001060	0x34020008  ORI	R2, R0, 8
0x9D001064	0x3C1EBF80  LUI	R30, 49024
0x9D001068	0xAFC25408  SW	R2, 21512(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 407 :: 		
L_I2C2_Read66:
; timeout start address is: 12 (R3)
0x9D00106C	0x3C1EBF80  LUI	R30, 49024
0x9D001070	0x93C25400  LBU	R2, 21504(R30)
0x9D001074	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D001078	0x10400014  BEQ	R2, R0, L_I2C2_Read67
0x9D00107C	0x70000000  NOP	
L__I2C2_Read337:
;__Lib_I2C_12345.c, 408 :: 		
0x9D001080	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D001084	0x1040000F  BEQ	R2, R0, L__I2C2_Read208
0x9D001088	0x70000000  NOP	
L__I2C2_Read339:
;__Lib_I2C_12345.c, 410 :: 		
0x9D00108C	0x1460000A  BNE	R3, R0, L_I2C2_Read69
0x9D001090	0x70000000  NOP	
L__I2C2_Read340:
;__Lib_I2C_12345.c, 412 :: 		
0x9D001094	0xAFA30008  SW	R3, 8(SP)
0x9D001098	0xA7B9000C  SH	R25, 12(SP)
0x9D00109C	0x34190003  ORI	R25, R0, 3
0x9D0010A0	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D0010A4	0x03C0F809  JALR	RA, R30
0x9D0010A8	0x70000000  NOP	
0x9D0010AC	0x97B9000C  LHU	R25, 12(SP)
;__Lib_I2C_12345.c, 413 :: 		
0x9D0010B0	0x0B400433  J	L_I2C2_Read67
0x9D0010B4	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 414 :: 		
L_I2C2_Read69:
;__Lib_I2C_12345.c, 415 :: 		
0x9D0010B8	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 416 :: 		
0x9D0010BC	0x0B400431  J	L_I2C2_Read68
0x9D0010C0	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Read208:
;__Lib_I2C_12345.c, 408 :: 		
;__Lib_I2C_12345.c, 416 :: 		
L_I2C2_Read68:
;__Lib_I2C_12345.c, 417 :: 		
; timeout start address is: 12 (R3)
0x9D0010C4	0x0B40041B  J	L_I2C2_Read66
0x9D0010C8	0x70000000  NOP	
L_I2C2_Read67:
;__Lib_I2C_12345.c, 418 :: 		
0x9D0010CC	0x34020040  ORI	R2, R0, 64
0x9D0010D0	0x3C1EBF80  LUI	R30, 49024
0x9D0010D4	0xAFC25414  SW	R2, 21524(R30)
;__Lib_I2C_12345.c, 420 :: 		
0x9D0010D8	0x3322FFFF  ANDI	R2, R25, 65535
0x9D0010DC	0x14400005  BNE	R2, R0, L_I2C2_Read70
0x9D0010E0	0x70000000  NOP	
L__I2C2_Read341:
;__Lib_I2C_12345.c, 421 :: 		
0x9D0010E4	0x34020020  ORI	R2, R0, 32
0x9D0010E8	0x3C1EBF80  LUI	R30, 49024
0x9D0010EC	0x0B400440  J	L_I2C2_Read71
0x9D0010F0	0xAFC25404  SW	R2, 21508(R30)
L_I2C2_Read70:
;__Lib_I2C_12345.c, 423 :: 		
0x9D0010F4	0x34020020  ORI	R2, R0, 32
0x9D0010F8	0x3C1EBF80  LUI	R30, 49024
0x9D0010FC	0xAFC25408  SW	R2, 21512(R30)
L_I2C2_Read71:
;__Lib_I2C_12345.c, 425 :: 		
0x9D001100	0x34020010  ORI	R2, R0, 16
0x9D001104	0x3C1EBF80  LUI	R30, 49024
0x9D001108	0xAFC25408  SW	R2, 21512(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 426 :: 		
L_I2C2_Read72:
; timeout start address is: 12 (R3)
0x9D00110C	0x3C1EBF80  LUI	R30, 49024
0x9D001110	0x93C25400  LBU	R2, 21504(R30)
0x9D001114	0x7C420100  EXT	R2, R2, 4, 1
0x9D001118	0x10400011  BEQ	R2, 1, L_I2C2_Read73
0x9D00111C	0x70000000  NOP	
L__I2C2_Read343:
;__Lib_I2C_12345.c, 427 :: 		
0x9D001120	0x8C228200  LW	R2, Offset(__Lib_I2C_12345__I2C2_TIMEOUT+0)(GP)
0x9D001124	0x1040000C  BEQ	R2, R0, L__I2C2_Read209
0x9D001128	0x70000000  NOP	
L__I2C2_Read345:
;__Lib_I2C_12345.c, 429 :: 		
0x9D00112C	0x14600007  BNE	R3, R0, L_I2C2_Read75
0x9D001130	0x70000000  NOP	
L__I2C2_Read346:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 431 :: 		
0x9D001134	0x34190003  ORI	R25, R0, 3
0x9D001138	0x8C3E8268  LW	R30, Offset(_I2C2_Timeout_Ptr+0)(GP)
0x9D00113C	0x03C0F809  JALR	RA, R30
0x9D001140	0x70000000  NOP	
;__Lib_I2C_12345.c, 432 :: 		
0x9D001144	0x0B400458  J	L_I2C2_Read73
0x9D001148	0x70000000  NOP	
;__Lib_I2C_12345.c, 433 :: 		
L_I2C2_Read75:
;__Lib_I2C_12345.c, 434 :: 		
; timeout start address is: 12 (R3)
0x9D00114C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 435 :: 		
0x9D001150	0x0B400456  J	L_I2C2_Read74
0x9D001154	0x0040180A  MOVZ	R3, R2, R0
L__I2C2_Read209:
;__Lib_I2C_12345.c, 427 :: 		
;__Lib_I2C_12345.c, 435 :: 		
L_I2C2_Read74:
;__Lib_I2C_12345.c, 436 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001158	0x0B400443  J	L_I2C2_Read72
0x9D00115C	0x70000000  NOP	
L_I2C2_Read73:
;__Lib_I2C_12345.c, 438 :: 		
0x9D001160	0x3C1EBF80  LUI	R30, 49024
0x9D001164	0x8FC25460  LW	R2, 21600(R30)
;__Lib_I2C_12345.c, 439 :: 		
;__Lib_I2C_12345.c, 438 :: 		
;__Lib_I2C_12345.c, 439 :: 		
L_end_I2C2_Read:
0x9D001168	0x8FB90004  LW	R25, 4(SP)
0x9D00116C	0x8FBF0000  LW	RA, 0(SP)
0x9D001170	0x03E00008  JR	RA
0x9D001174	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_12345.c, 626 :: 		
0x9D000EF8	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D000EFC	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 628 :: 		
0x9D000F00	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000F04	0x8C238224  LW	R3, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 630 :: 		
0x9D000F08	0xAFA30008  SW	R3, 8(SP)
0x9D000F0C	0xA7B9000C  SH	R25, 12(SP)
0x9D000F10	0x0F4000DE  JAL	__Lib_I2C_12345_I2C3_Wait_For_Idle+0
0x9D000F14	0x34190003  ORI	R25, R0, 3
0x9D000F18	0x97B9000C  LHU	R25, 12(SP)
0x9D000F1C	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 631 :: 		
0x9D000F20	0x34020008  ORI	R2, R0, 8
0x9D000F24	0x3C1EBF80  LUI	R30, 49024
0x9D000F28	0xAFC25008  SW	R2, 20488(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 632 :: 		
L_I2C3_Read104:
; timeout start address is: 12 (R3)
0x9D000F2C	0x3C1EBF80  LUI	R30, 49024
0x9D000F30	0x93C25000  LBU	R2, 20480(R30)
0x9D000F34	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000F38	0x10400014  BEQ	R2, R0, L_I2C3_Read105
0x9D000F3C	0x70000000  NOP	
L__I2C3_Read392:
;__Lib_I2C_12345.c, 633 :: 		
0x9D000F40	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D000F44	0x1040000F  BEQ	R2, R0, L__I2C3_Read218
0x9D000F48	0x70000000  NOP	
L__I2C3_Read394:
;__Lib_I2C_12345.c, 635 :: 		
0x9D000F4C	0x1460000A  BNE	R3, R0, L_I2C3_Read107
0x9D000F50	0x70000000  NOP	
L__I2C3_Read395:
;__Lib_I2C_12345.c, 637 :: 		
0x9D000F54	0xAFA30008  SW	R3, 8(SP)
0x9D000F58	0xA7B9000C  SH	R25, 12(SP)
0x9D000F5C	0x34190003  ORI	R25, R0, 3
0x9D000F60	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D000F64	0x03C0F809  JALR	RA, R30
0x9D000F68	0x70000000  NOP	
0x9D000F6C	0x97B9000C  LHU	R25, 12(SP)
;__Lib_I2C_12345.c, 638 :: 		
0x9D000F70	0x0B4003E3  J	L_I2C3_Read105
0x9D000F74	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 639 :: 		
L_I2C3_Read107:
;__Lib_I2C_12345.c, 640 :: 		
0x9D000F78	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 641 :: 		
0x9D000F7C	0x0B4003E1  J	L_I2C3_Read106
0x9D000F80	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Read218:
;__Lib_I2C_12345.c, 633 :: 		
;__Lib_I2C_12345.c, 641 :: 		
L_I2C3_Read106:
;__Lib_I2C_12345.c, 642 :: 		
; timeout start address is: 12 (R3)
0x9D000F84	0x0B4003CB  J	L_I2C3_Read104
0x9D000F88	0x70000000  NOP	
L_I2C3_Read105:
;__Lib_I2C_12345.c, 643 :: 		
0x9D000F8C	0x34020040  ORI	R2, R0, 64
0x9D000F90	0x3C1EBF80  LUI	R30, 49024
0x9D000F94	0xAFC25014  SW	R2, 20500(R30)
;__Lib_I2C_12345.c, 645 :: 		
0x9D000F98	0x3322FFFF  ANDI	R2, R25, 65535
0x9D000F9C	0x14400005  BNE	R2, R0, L_I2C3_Read108
0x9D000FA0	0x70000000  NOP	
L__I2C3_Read396:
;__Lib_I2C_12345.c, 646 :: 		
0x9D000FA4	0x34020020  ORI	R2, R0, 32
0x9D000FA8	0x3C1EBF80  LUI	R30, 49024
0x9D000FAC	0x0B4003F0  J	L_I2C3_Read109
0x9D000FB0	0xAFC25004  SW	R2, 20484(R30)
L_I2C3_Read108:
;__Lib_I2C_12345.c, 648 :: 		
0x9D000FB4	0x34020020  ORI	R2, R0, 32
0x9D000FB8	0x3C1EBF80  LUI	R30, 49024
0x9D000FBC	0xAFC25008  SW	R2, 20488(R30)
L_I2C3_Read109:
;__Lib_I2C_12345.c, 650 :: 		
0x9D000FC0	0x34020010  ORI	R2, R0, 16
0x9D000FC4	0x3C1EBF80  LUI	R30, 49024
0x9D000FC8	0xAFC25008  SW	R2, 20488(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 651 :: 		
L_I2C3_Read110:
; timeout start address is: 12 (R3)
0x9D000FCC	0x3C1EBF80  LUI	R30, 49024
0x9D000FD0	0x93C25000  LBU	R2, 20480(R30)
0x9D000FD4	0x7C420100  EXT	R2, R2, 4, 1
0x9D000FD8	0x10400011  BEQ	R2, 1, L_I2C3_Read111
0x9D000FDC	0x70000000  NOP	
L__I2C3_Read398:
;__Lib_I2C_12345.c, 652 :: 		
0x9D000FE0	0x8C228224  LW	R2, Offset(__Lib_I2C_12345__I2C3_TIMEOUT+0)(GP)
0x9D000FE4	0x1040000C  BEQ	R2, R0, L__I2C3_Read219
0x9D000FE8	0x70000000  NOP	
L__I2C3_Read400:
;__Lib_I2C_12345.c, 654 :: 		
0x9D000FEC	0x14600007  BNE	R3, R0, L_I2C3_Read113
0x9D000FF0	0x70000000  NOP	
L__I2C3_Read401:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 656 :: 		
0x9D000FF4	0x34190003  ORI	R25, R0, 3
0x9D000FF8	0x8C3E826C  LW	R30, Offset(_I2C3_Timeout_Ptr+0)(GP)
0x9D000FFC	0x03C0F809  JALR	RA, R30
0x9D001000	0x70000000  NOP	
;__Lib_I2C_12345.c, 657 :: 		
0x9D001004	0x0B400408  J	L_I2C3_Read111
0x9D001008	0x70000000  NOP	
;__Lib_I2C_12345.c, 658 :: 		
L_I2C3_Read113:
;__Lib_I2C_12345.c, 659 :: 		
; timeout start address is: 12 (R3)
0x9D00100C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 660 :: 		
0x9D001010	0x0B400406  J	L_I2C3_Read112
0x9D001014	0x0040180A  MOVZ	R3, R2, R0
L__I2C3_Read219:
;__Lib_I2C_12345.c, 652 :: 		
;__Lib_I2C_12345.c, 660 :: 		
L_I2C3_Read112:
;__Lib_I2C_12345.c, 661 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D001018	0x0B4003F3  J	L_I2C3_Read110
0x9D00101C	0x70000000  NOP	
L_I2C3_Read111:
;__Lib_I2C_12345.c, 663 :: 		
0x9D001020	0x3C1EBF80  LUI	R30, 49024
0x9D001024	0x8FC25060  LW	R2, 20576(R30)
;__Lib_I2C_12345.c, 664 :: 		
;__Lib_I2C_12345.c, 663 :: 		
;__Lib_I2C_12345.c, 664 :: 		
L_end_I2C3_Read:
0x9D001028	0x8FB90004  LW	R25, 4(SP)
0x9D00102C	0x8FBF0000  LW	RA, 0(SP)
0x9D001030	0x03E00008  JR	RA
0x9D001034	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C3_Read
_I2C4_Read:
;__Lib_I2C_12345.c, 851 :: 		
0x9D000B78	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D000B7C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 853 :: 		
0x9D000B80	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000B84	0x8C23821C  LW	R3, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 855 :: 		
0x9D000B88	0xAFA30008  SW	R3, 8(SP)
0x9D000B8C	0xA7B9000C  SH	R25, 12(SP)
0x9D000B90	0x0F4000F8  JAL	__Lib_I2C_12345_I2C4_Wait_For_Idle+0
0x9D000B94	0x34190003  ORI	R25, R0, 3
0x9D000B98	0x97B9000C  LHU	R25, 12(SP)
0x9D000B9C	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 856 :: 		
0x9D000BA0	0x34020008  ORI	R2, R0, 8
0x9D000BA4	0x3C1EBF80  LUI	R30, 49024
0x9D000BA8	0xAFC25108  SW	R2, 20744(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 857 :: 		
L_I2C4_Read142:
; timeout start address is: 12 (R3)
0x9D000BAC	0x3C1EBF80  LUI	R30, 49024
0x9D000BB0	0x93C25100  LBU	R2, 20736(R30)
0x9D000BB4	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000BB8	0x10400014  BEQ	R2, R0, L_I2C4_Read143
0x9D000BBC	0x70000000  NOP	
L__I2C4_Read447:
;__Lib_I2C_12345.c, 858 :: 		
0x9D000BC0	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D000BC4	0x1040000F  BEQ	R2, R0, L__I2C4_Read228
0x9D000BC8	0x70000000  NOP	
L__I2C4_Read449:
;__Lib_I2C_12345.c, 860 :: 		
0x9D000BCC	0x1460000A  BNE	R3, R0, L_I2C4_Read145
0x9D000BD0	0x70000000  NOP	
L__I2C4_Read450:
;__Lib_I2C_12345.c, 862 :: 		
0x9D000BD4	0xAFA30008  SW	R3, 8(SP)
0x9D000BD8	0xA7B9000C  SH	R25, 12(SP)
0x9D000BDC	0x34190003  ORI	R25, R0, 3
0x9D000BE0	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D000BE4	0x03C0F809  JALR	RA, R30
0x9D000BE8	0x70000000  NOP	
0x9D000BEC	0x97B9000C  LHU	R25, 12(SP)
;__Lib_I2C_12345.c, 863 :: 		
0x9D000BF0	0x0B400303  J	L_I2C4_Read143
0x9D000BF4	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 864 :: 		
L_I2C4_Read145:
;__Lib_I2C_12345.c, 865 :: 		
0x9D000BF8	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 866 :: 		
0x9D000BFC	0x0B400301  J	L_I2C4_Read144
0x9D000C00	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Read228:
;__Lib_I2C_12345.c, 858 :: 		
;__Lib_I2C_12345.c, 866 :: 		
L_I2C4_Read144:
;__Lib_I2C_12345.c, 867 :: 		
; timeout start address is: 12 (R3)
0x9D000C04	0x0B4002EB  J	L_I2C4_Read142
0x9D000C08	0x70000000  NOP	
L_I2C4_Read143:
;__Lib_I2C_12345.c, 868 :: 		
0x9D000C0C	0x34020040  ORI	R2, R0, 64
0x9D000C10	0x3C1EBF80  LUI	R30, 49024
0x9D000C14	0xAFC25114  SW	R2, 20756(R30)
;__Lib_I2C_12345.c, 870 :: 		
0x9D000C18	0x3322FFFF  ANDI	R2, R25, 65535
0x9D000C1C	0x14400005  BNE	R2, R0, L_I2C4_Read146
0x9D000C20	0x70000000  NOP	
L__I2C4_Read451:
;__Lib_I2C_12345.c, 871 :: 		
0x9D000C24	0x34020020  ORI	R2, R0, 32
0x9D000C28	0x3C1EBF80  LUI	R30, 49024
0x9D000C2C	0x0B400310  J	L_I2C4_Read147
0x9D000C30	0xAFC25104  SW	R2, 20740(R30)
L_I2C4_Read146:
;__Lib_I2C_12345.c, 873 :: 		
0x9D000C34	0x34020020  ORI	R2, R0, 32
0x9D000C38	0x3C1EBF80  LUI	R30, 49024
0x9D000C3C	0xAFC25108  SW	R2, 20744(R30)
L_I2C4_Read147:
;__Lib_I2C_12345.c, 875 :: 		
0x9D000C40	0x34020010  ORI	R2, R0, 16
0x9D000C44	0x3C1EBF80  LUI	R30, 49024
0x9D000C48	0xAFC25108  SW	R2, 20744(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 876 :: 		
L_I2C4_Read148:
; timeout start address is: 12 (R3)
0x9D000C4C	0x3C1EBF80  LUI	R30, 49024
0x9D000C50	0x93C25100  LBU	R2, 20736(R30)
0x9D000C54	0x7C420100  EXT	R2, R2, 4, 1
0x9D000C58	0x10400011  BEQ	R2, 1, L_I2C4_Read149
0x9D000C5C	0x70000000  NOP	
L__I2C4_Read453:
;__Lib_I2C_12345.c, 877 :: 		
0x9D000C60	0x8C22821C  LW	R2, Offset(__Lib_I2C_12345__I2C4_TIMEOUT+0)(GP)
0x9D000C64	0x1040000C  BEQ	R2, R0, L__I2C4_Read229
0x9D000C68	0x70000000  NOP	
L__I2C4_Read455:
;__Lib_I2C_12345.c, 879 :: 		
0x9D000C6C	0x14600007  BNE	R3, R0, L_I2C4_Read151
0x9D000C70	0x70000000  NOP	
L__I2C4_Read456:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 881 :: 		
0x9D000C74	0x34190003  ORI	R25, R0, 3
0x9D000C78	0x8C3E8270  LW	R30, Offset(_I2C4_Timeout_Ptr+0)(GP)
0x9D000C7C	0x03C0F809  JALR	RA, R30
0x9D000C80	0x70000000  NOP	
;__Lib_I2C_12345.c, 882 :: 		
0x9D000C84	0x0B400328  J	L_I2C4_Read149
0x9D000C88	0x70000000  NOP	
;__Lib_I2C_12345.c, 883 :: 		
L_I2C4_Read151:
;__Lib_I2C_12345.c, 884 :: 		
; timeout start address is: 12 (R3)
0x9D000C8C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 885 :: 		
0x9D000C90	0x0B400326  J	L_I2C4_Read150
0x9D000C94	0x0040180A  MOVZ	R3, R2, R0
L__I2C4_Read229:
;__Lib_I2C_12345.c, 877 :: 		
;__Lib_I2C_12345.c, 885 :: 		
L_I2C4_Read150:
;__Lib_I2C_12345.c, 886 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000C98	0x0B400313  J	L_I2C4_Read148
0x9D000C9C	0x70000000  NOP	
L_I2C4_Read149:
;__Lib_I2C_12345.c, 888 :: 		
0x9D000CA0	0x3C1EBF80  LUI	R30, 49024
0x9D000CA4	0x8FC25160  LW	R2, 20832(R30)
;__Lib_I2C_12345.c, 889 :: 		
;__Lib_I2C_12345.c, 888 :: 		
;__Lib_I2C_12345.c, 889 :: 		
L_end_I2C4_Read:
0x9D000CA8	0x8FB90004  LW	R25, 4(SP)
0x9D000CAC	0x8FBF0000  LW	RA, 0(SP)
0x9D000CB0	0x03E00008  JR	RA
0x9D000CB4	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C4_Read
_I2C5_Read:
;__Lib_I2C_12345.c, 1076 :: 		
0x9D000A38	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D000A3C	0xAFBF0000  SW	RA, 0(SP)
;__Lib_I2C_12345.c, 1078 :: 		
0x9D000A40	0xAFB90004  SW	R25, 4(SP)
; timeout start address is: 12 (R3)
0x9D000A44	0x8C238220  LW	R3, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
;__Lib_I2C_12345.c, 1080 :: 		
0x9D000A48	0xAFA30008  SW	R3, 8(SP)
0x9D000A4C	0xA7B9000C  SH	R25, 12(SP)
0x9D000A50	0x0F40016B  JAL	__Lib_I2C_12345_I2C5_Wait_For_Idle+0
0x9D000A54	0x34190003  ORI	R25, R0, 3
0x9D000A58	0x97B9000C  LHU	R25, 12(SP)
0x9D000A5C	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 1081 :: 		
0x9D000A60	0x34020008  ORI	R2, R0, 8
0x9D000A64	0x3C1EBF80  LUI	R30, 49024
0x9D000A68	0xAFC25208  SW	R2, 21000(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1082 :: 		
L_I2C5_Read180:
; timeout start address is: 12 (R3)
0x9D000A6C	0x3C1EBF80  LUI	R30, 49024
0x9D000A70	0x93C25200  LBU	R2, 20992(R30)
0x9D000A74	0x7C4200C0  EXT	R2, R2, 3, 1
0x9D000A78	0x10400014  BEQ	R2, R0, L_I2C5_Read181
0x9D000A7C	0x70000000  NOP	
L__I2C5_Read502:
;__Lib_I2C_12345.c, 1083 :: 		
0x9D000A80	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D000A84	0x1040000F  BEQ	R2, R0, L__I2C5_Read238
0x9D000A88	0x70000000  NOP	
L__I2C5_Read504:
;__Lib_I2C_12345.c, 1085 :: 		
0x9D000A8C	0x1460000A  BNE	R3, R0, L_I2C5_Read183
0x9D000A90	0x70000000  NOP	
L__I2C5_Read505:
;__Lib_I2C_12345.c, 1087 :: 		
0x9D000A94	0xAFA30008  SW	R3, 8(SP)
0x9D000A98	0xA7B9000C  SH	R25, 12(SP)
0x9D000A9C	0x34190003  ORI	R25, R0, 3
0x9D000AA0	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D000AA4	0x03C0F809  JALR	RA, R30
0x9D000AA8	0x70000000  NOP	
0x9D000AAC	0x97B9000C  LHU	R25, 12(SP)
;__Lib_I2C_12345.c, 1088 :: 		
0x9D000AB0	0x0B4002B3  J	L_I2C5_Read181
0x9D000AB4	0x8FA30008  LW	R3, 8(SP)
;__Lib_I2C_12345.c, 1089 :: 		
L_I2C5_Read183:
;__Lib_I2C_12345.c, 1090 :: 		
0x9D000AB8	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1091 :: 		
0x9D000ABC	0x0B4002B1  J	L_I2C5_Read182
0x9D000AC0	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Read238:
;__Lib_I2C_12345.c, 1083 :: 		
;__Lib_I2C_12345.c, 1091 :: 		
L_I2C5_Read182:
;__Lib_I2C_12345.c, 1092 :: 		
; timeout start address is: 12 (R3)
0x9D000AC4	0x0B40029B  J	L_I2C5_Read180
0x9D000AC8	0x70000000  NOP	
L_I2C5_Read181:
;__Lib_I2C_12345.c, 1093 :: 		
0x9D000ACC	0x34020040  ORI	R2, R0, 64
0x9D000AD0	0x3C1EBF80  LUI	R30, 49024
0x9D000AD4	0xAFC25214  SW	R2, 21012(R30)
;__Lib_I2C_12345.c, 1095 :: 		
0x9D000AD8	0x3322FFFF  ANDI	R2, R25, 65535
0x9D000ADC	0x14400005  BNE	R2, R0, L_I2C5_Read184
0x9D000AE0	0x70000000  NOP	
L__I2C5_Read506:
;__Lib_I2C_12345.c, 1096 :: 		
0x9D000AE4	0x34020020  ORI	R2, R0, 32
0x9D000AE8	0x3C1EBF80  LUI	R30, 49024
0x9D000AEC	0x0B4002C0  J	L_I2C5_Read185
0x9D000AF0	0xAFC25204  SW	R2, 20996(R30)
L_I2C5_Read184:
;__Lib_I2C_12345.c, 1098 :: 		
0x9D000AF4	0x34020020  ORI	R2, R0, 32
0x9D000AF8	0x3C1EBF80  LUI	R30, 49024
0x9D000AFC	0xAFC25208  SW	R2, 21000(R30)
L_I2C5_Read185:
;__Lib_I2C_12345.c, 1100 :: 		
0x9D000B00	0x34020010  ORI	R2, R0, 16
0x9D000B04	0x3C1EBF80  LUI	R30, 49024
0x9D000B08	0xAFC25208  SW	R2, 21000(R30)
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1101 :: 		
L_I2C5_Read186:
; timeout start address is: 12 (R3)
0x9D000B0C	0x3C1EBF80  LUI	R30, 49024
0x9D000B10	0x93C25200  LBU	R2, 20992(R30)
0x9D000B14	0x7C420100  EXT	R2, R2, 4, 1
0x9D000B18	0x10400011  BEQ	R2, 1, L_I2C5_Read187
0x9D000B1C	0x70000000  NOP	
L__I2C5_Read508:
;__Lib_I2C_12345.c, 1102 :: 		
0x9D000B20	0x8C228220  LW	R2, Offset(__Lib_I2C_12345__I2C5_TIMEOUT+0)(GP)
0x9D000B24	0x1040000C  BEQ	R2, R0, L__I2C5_Read239
0x9D000B28	0x70000000  NOP	
L__I2C5_Read510:
;__Lib_I2C_12345.c, 1104 :: 		
0x9D000B2C	0x14600007  BNE	R3, R0, L_I2C5_Read189
0x9D000B30	0x70000000  NOP	
L__I2C5_Read511:
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1106 :: 		
0x9D000B34	0x34190003  ORI	R25, R0, 3
0x9D000B38	0x8C3E8274  LW	R30, Offset(_I2C5_Timeout_Ptr+0)(GP)
0x9D000B3C	0x03C0F809  JALR	RA, R30
0x9D000B40	0x70000000  NOP	
;__Lib_I2C_12345.c, 1107 :: 		
0x9D000B44	0x0B4002D8  J	L_I2C5_Read187
0x9D000B48	0x70000000  NOP	
;__Lib_I2C_12345.c, 1108 :: 		
L_I2C5_Read189:
;__Lib_I2C_12345.c, 1109 :: 		
; timeout start address is: 12 (R3)
0x9D000B4C	0x2462FFFF  ADDIU	R2, R3, -1
; timeout end address is: 12 (R3)
;__Lib_I2C_12345.c, 1110 :: 		
0x9D000B50	0x0B4002D6  J	L_I2C5_Read188
0x9D000B54	0x0040180A  MOVZ	R3, R2, R0
L__I2C5_Read239:
;__Lib_I2C_12345.c, 1102 :: 		
;__Lib_I2C_12345.c, 1110 :: 		
L_I2C5_Read188:
;__Lib_I2C_12345.c, 1111 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x9D000B58	0x0B4002C3  J	L_I2C5_Read186
0x9D000B5C	0x70000000  NOP	
L_I2C5_Read187:
;__Lib_I2C_12345.c, 1113 :: 		
0x9D000B60	0x3C1EBF80  LUI	R30, 49024
0x9D000B64	0x8FC25260  LW	R2, 21088(R30)
;__Lib_I2C_12345.c, 1114 :: 		
;__Lib_I2C_12345.c, 1113 :: 		
;__Lib_I2C_12345.c, 1114 :: 		
L_end_I2C5_Read:
0x9D000B68	0x8FB90004  LW	R25, 4(SP)
0x9D000B6C	0x8FBF0000  LW	RA, 0(SP)
0x9D000B70	0x03E00008  JR	RA
0x9D000B74	0x27BD0010  ADDIU	SP, SP, 16
; end of _I2C5_Read
__pedometer3_Driver_hal_spiRead:
;__hal_pic32.c, 47 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
0x9D00270C	0x27BDFFF0  ADDIU	SP, SP, -16
0x9D002710	0xAFBF0000  SW	RA, 0(SP)
;__hal_pic32.c, 49 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 16 (R4)
0x9D002714	0x0320200A  MOVZ	R4, R25, R0
; ptr end address is: 16 (R4)
;__hal_pic32.c, 50 :: 		while( nBytes-- )
L___pedometer3_Driver_hal_spiRead2:
; ptr start address is: 16 (R4)
0x9D002718	0x3343FFFF  ANDI	R3, R26, 65535
0x9D00271C	0x2742FFFF  ADDIU	R2, R26, -1
0x9D002720	0x1060000F  BEQ	R3, R0, L___pedometer3_Driver_hal_spiRead3
0x9D002724	0x305AFFFF  ANDI	R26, R2, 65535
L___pedometer3_Driver_hal_spiRead27:
;__hal_pic32.c, 51 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x9D002728	0xAFA40004  SW	R4, 4(SP)
0x9D00272C	0xA7BA0008  SH	R26, 8(SP)
0x9D002730	0xAFB9000C  SW	R25, 12(SP)
0x9D002734	0x0000C80A  MOVZ	R25, R0, R0
0x9D002738	0x8C3E8258  LW	R30, Offset(__pedometer3_Driver_fp_spiRead+0)(GP)
0x9D00273C	0x03C0F809  JALR	RA, R30
0x9D002740	0x70000000  NOP	
0x9D002744	0x8FB9000C  LW	R25, 12(SP)
0x9D002748	0x97BA0008  LHU	R26, 8(SP)
0x9D00274C	0x8FA40004  LW	R4, 4(SP)
0x9D002750	0xA0820000  SB	R2, 0(R4)
0x9D002754	0x24820001  ADDIU	R2, R4, 1
; ptr end address is: 16 (R4)
0x9D002758	0x0B4009C6  J	L___pedometer3_Driver_hal_spiRead2
0x9D00275C	0x0040200A  MOVZ	R4, R2, R0
L___pedometer3_Driver_hal_spiRead3:
;__hal_pic32.c, 52 :: 		}
L_end_hal_spiRead:
0x9D002760	0x8FBF0000  LW	RA, 0(SP)
0x9D002764	0x03E00008  JR	RA
0x9D002768	0x27BD0010  ADDIU	SP, SP, 16
; end of __pedometer3_Driver_hal_spiRead
_IntToHex:
;__Lib_Conversions.c, 25 :: 		
0x9D002D1C	0x27BDFFF8  ADDIU	SP, SP, -8
0x9D002D20	0xA7B90004  SH	R25, 4(SP)
;__Lib_Conversions.c, 26 :: 		
0x9D002D24	0x27A50004  ADDIU	R5, SP, 4
0x9D002D28	0x24A20001  ADDIU	R2, R5, 1
0x9D002D2C	0x90420000  LBU	R2, 0(R2)
0x9D002D30	0x304200FF  ANDI	R2, R2, 255
0x9D002D34	0x00021102  SRL	R2, R2, 4
0x9D002D38	0x304300FF  ANDI	R3, R2, 255
0x9D002D3C	0x3C029D00  LUI	R2, hi_addr(__Lib_Conversions_Digits+0)
0x9D002D40	0x34423490  ORI	R2, R2, lo_addr(__Lib_Conversions_Digits+0)
0x9D002D44	0x00431021  ADDU	R2, R2, R3
0x9D002D48	0x90420000  LBU	R2, 0(R2)
0x9D002D4C	0xA3420000  SB	R2, 0(R26)
;__Lib_Conversions.c, 27 :: 		
0x9D002D50	0x27440001  ADDIU	R4, R26, 1
0x9D002D54	0x24A20001  ADDIU	R2, R5, 1
0x9D002D58	0x90420000  LBU	R2, 0(R2)
0x9D002D5C	0x3042000F  ANDI	R2, R2, 15
0x9D002D60	0x304300FF  ANDI	R3, R2, 255
0x9D002D64	0x3C029D00  LUI	R2, hi_addr(__Lib_Conversions_Digits+0)
0x9D002D68	0x34423490  ORI	R2, R2, lo_addr(__Lib_Conversions_Digits+0)
0x9D002D6C	0x00431021  ADDU	R2, R2, R3
0x9D002D70	0x90420000  LBU	R2, 0(R2)
0x9D002D74	0xA0820000  SB	R2, 0(R4)
;__Lib_Conversions.c, 28 :: 		
0x9D002D78	0x27440002  ADDIU	R4, R26, 2
0x9D002D7C	0x90A20000  LBU	R2, 0(R5)
0x9D002D80	0x304200FF  ANDI	R2, R2, 255
0x9D002D84	0x00021102  SRL	R2, R2, 4
0x9D002D88	0x304300FF  ANDI	R3, R2, 255
0x9D002D8C	0x3C029D00  LUI	R2, hi_addr(__Lib_Conversions_Digits+0)
0x9D002D90	0x34423490  ORI	R2, R2, lo_addr(__Lib_Conversions_Digits+0)
0x9D002D94	0x00431021  ADDU	R2, R2, R3
0x9D002D98	0x90420000  LBU	R2, 0(R2)
0x9D002D9C	0xA0820000  SB	R2, 0(R4)
;__Lib_Conversions.c, 29 :: 		
0x9D002DA0	0x27440003  ADDIU	R4, R26, 3
0x9D002DA4	0x90A20000  LBU	R2, 0(R5)
0x9D002DA8	0x3042000F  ANDI	R2, R2, 15
0x9D002DAC	0x304300FF  ANDI	R3, R2, 255
0x9D002DB0	0x3C029D00  LUI	R2, hi_addr(__Lib_Conversions_Digits+0)
0x9D002DB4	0x34423490  ORI	R2, R2, lo_addr(__Lib_Conversions_Digits+0)
0x9D002DB8	0x00431021  ADDU	R2, R2, R3
0x9D002DBC	0x90420000  LBU	R2, 0(R2)
0x9D002DC0	0xA0820000  SB	R2, 0(R4)
;__Lib_Conversions.c, 30 :: 		
0x9D002DC4	0x27420004  ADDIU	R2, R26, 4
0x9D002DC8	0xA0400000  SB	R0, 0(R2)
;__Lib_Conversions.c, 31 :: 		
L_end_IntToHex:
0x9D002DCC	0x03E00008  JR	RA
0x9D002DD0	0x27BD0008  ADDIU	SP, SP, 8
; end of _IntToHex
_applicationTask:
;Click_Pedometer3_PIC32.c, 60 :: 		void applicationTask()
0x9D0031BC	0x27BDFFFC  ADDIU	SP, SP, -4
;Click_Pedometer3_PIC32.c, 63 :: 		}
L_end_applicationTask:
0x9D0031C0	0x03E00008  JR	RA
0x9D0031C4	0x27BD0004  ADDIU	SP, SP, 4
; end of _applicationTask
___BootStartUp:
;__Lib_System.c, 68 :: 		
0xBFC00000	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System.c, 72 :: 		
0xBFC00004	0x70000000  NOP	
;__Lib_System.c, 73 :: 		
0xBFC00008	0x70000000  NOP	
;__Lib_System.c, 74 :: 		
0xBFC0000C	0x70000000  NOP	
;__Lib_System.c, 75 :: 		
0xBFC00010	0x70000000  NOP	
;__Lib_System.c, 76 :: 		
0xBFC00014	0x70000000  NOP	
;__Lib_System.c, 77 :: 		
0xBFC00018	0x70000000  NOP	
;__Lib_System.c, 78 :: 		
0xBFC0001C	0x70000000  NOP	
;__Lib_System.c, 79 :: 		
0xBFC00020	0x70000000  NOP	
;__Lib_System.c, 80 :: 		
0xBFC00024	0x70000000  NOP	
;__Lib_System.c, 81 :: 		
0xBFC00028	0x70000000  NOP	
;__Lib_System.c, 82 :: 		
0xBFC0002C	0x70000000  NOP	
;__Lib_System.c, 83 :: 		
0xBFC00030	0x70000000  NOP	
;__Lib_System.c, 84 :: 		
0xBFC00034	0x70000000  NOP	
;__Lib_System.c, 85 :: 		
0xBFC00038	0x70000000  NOP	
;__Lib_System.c, 86 :: 		
0xBFC0003C	0x70000000  NOP	
;__Lib_System.c, 87 :: 		
0xBFC00040	0x70000000  NOP	
;__Lib_System.c, 88 :: 		
0xBFC00044	0x70000000  NOP	
;__Lib_System.c, 89 :: 		
0xBFC00048	0x70000000  NOP	
;__Lib_System.c, 90 :: 		
0xBFC0004C	0x70000000  NOP	
;__Lib_System.c, 91 :: 		
0xBFC00050	0x70000000  NOP	
;__Lib_System.c, 94 :: 		
0xBFC00054	0x3C1DA001  LUI	SP, 40961
0xBFC00058	0x37BDFFFC  ORI	SP, SP, 65532
;__Lib_System.c, 95 :: 		
0xBFC0005C	0x3C01A000  LUI	GP, 40960
0xBFC00060	0x34218000  ORI	GP, GP, 32768
;__Lib_System.c, 99 :: 		
0xBFC00064	0x401E6002  MFC0	R30, 12, 2
;__Lib_System.c, 100 :: 		
0xBFC00068	0x03C0E00A  MOVZ	R28, R30, R0
;__Lib_System.c, 101 :: 		
0xBFC0006C	0x7FDB1E80  EXT	R27, R30, 26, 4
;__Lib_System.c, 102 :: 		
0xBFC00070	0x7F7E4984  INS	R30, R27, 6, 4
;__Lib_System.c, 103 :: 		
0xBFC00074	0x409E6002  MTC0	R30, 12, 2
;__Lib_System.c, 104 :: 		
0xBFC00078	0x41C10800  WRPGPR	GP, GP
;__Lib_System.c, 105 :: 		
0xBFC0007C	0x409C6002  MTC0	R28, 12, 2
;__Lib_System.c, 111 :: 		
0xBFC00080	0x3C02A421  LUI	R2, 42017
0xBFC00084	0x34420583  ORI	R2, R2, 1411
0xBFC00088	0x0040F00A  MOVZ	R30, R2, R0
0xBFC0008C	0x409E8000  MTC0	R30, 16, 0
;__Lib_System.c, 114 :: 		
0xBFC00090	0x0000100A  MOVZ	R2, R0, R0
0xBFC00094	0x0040F00A  MOVZ	R30, R2, R0
0xBFC00098	0x409E4800  MTC0	R30, 9, 0
;__Lib_System.c, 117 :: 		
0xBFC0009C	0x3C02FFFF  LUI	R2, 65535
0xBFC000A0	0x3442FFFF  ORI	R2, R2, 65535
0xBFC000A4	0x0040F00A  MOVZ	R30, R2, R0
0xBFC000A8	0x409E5800  MTC0	R30, 11, 0
;__Lib_System.c, 119 :: 		
0xBFC000AC	0x3C029FC0  LUI	R2, 40896
0xBFC000B0	0x34421000  ORI	R2, R2, 4096
0xBFC000B4	0x0040F00A  MOVZ	R30, R2, R0
0xBFC000B8	0x409E7801  MTC0	R30, 15, 1
;__Lib_System.c, 121 :: 		
0xBFC000BC	0x34020020  ORI	R2, R0, 32
0xBFC000C0	0x0040F00A  MOVZ	R30, R2, R0
0xBFC000C4	0x409E6001  MTC0	R30, 12, 1
;__Lib_System.c, 123 :: 		
0xBFC000C8	0x3C020400  LUI	R2, 1024
0xBFC000CC	0x0040F00A  MOVZ	R30, R2, R0
0xBFC000D0	0x409E6002  MTC0	R30, 12, 2
;__Lib_System.c, 124 :: 		
0xBFC000D4	0x0000100A  MOVZ	R2, R0, R0
0xBFC000D8	0x0040F00A  MOVZ	R30, R2, R0
0xBFC000DC	0x409E6003  MTC0	R30, 12, 3
;__Lib_System.c, 129 :: 		
0xBFC000E0	0x3C020010  LUI	R2, 16
0xBFC000E4	0x0040F00A  MOVZ	R30, R2, R0
0xBFC000E8	0x409E6000  MTC0	R30, 12, 0
;__Lib_System.c, 132 :: 		
0xBFC000EC	0x34020032  ORI	R2, R0, 50
0xBFC000F0	0x3C1EBF88  LUI	R30, 49032
0xBFC000F4	0xAFC24000  SW	R2, 16384(R30)
;__Lib_System.c, 137 :: 		
0xBFC000F8	0x34021000  ORI	R2, R0, 4096
0xBFC000FC	0x3C1EBF88  LUI	R30, 49032
0xBFC00100	0xAFC21000  SW	R2, 4096(R30)
;__Lib_System.c, 143 :: 		
0xBFC00104	0x3C020080  LUI	R2, 128
0xBFC00108	0x0040F00A  MOVZ	R30, R2, R0
0xBFC0010C	0x409E6800  MTC0	R30, 13, 0
;__Lib_System.c, 149 :: 		
0xBFC00110	0x3C1E9D00  LUI	R30, hi_addr(_main+0)
;__Lib_System.c, 150 :: 		
0xBFC00114	0x37DE33A8  ORI	R30, R30, lo_addr(_main+0)
;__Lib_System.c, 152 :: 		
0xBFC00118	0x03C00008  JR	R30
;__Lib_System.c, 153 :: 		
0xBFC0011C	0x70000000  NOP	
;__Lib_System.c, 155 :: 		
L_end___BootStartUp:
0xBFC00120	0x03E00008  JR	RA
0xBFC00124	0x27BD0004  ADDIU	SP, SP, 4
; end of ___BootStartUp
___BootGenExcept:
;__Lib_System.c, 56 :: 		
0x9D003390	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System.c, 57 :: 		
L___BootGenExcept6:
;__Lib_System.c, 58 :: 		
0x9D003394	0x0B400CE5  J	L___BootGenExcept6
0x9D003398	0x70000000  NOP	
;__Lib_System.c, 59 :: 		
L_end___BootGenExcept:
0x9D00339C	0x27BD0004  ADDIU	SP, SP, 4
0x9D0033A0	0x42000018  ERET	
0x9D0033A4	0x70000000  NOP	
; end of ___BootGenExcept
___GenExcept:
;__Lib_System.c, 61 :: 		
0x9D003378	0x27BDFFFC  ADDIU	SP, SP, -4
;__Lib_System.c, 62 :: 		
L___GenExcept8:
;__Lib_System.c, 63 :: 		
0x9D00337C	0x0B400CDF  J	L___GenExcept8
0x9D003380	0x70000000  NOP	
;__Lib_System.c, 64 :: 		
L_end___GenExcept:
0x9D003384	0x27BD0004  ADDIU	SP, SP, 4
0x9D003388	0x42000018  ERET	
0x9D00338C	0x70000000  NOP	
; end of ___GenExcept
0x9D0034A4	0x03E0C80A  MOVZ	R25, RA, R0
0x9D0034A8	0x3C17A000  LUI	R23, 40960
0x9D0034AC	0x36F70200  ORI	R23, R23, 512
0x9D0034B0	0x3C16A000  LUI	R22, 40960
0x9D0034B4	0x36D6021A  ORI	R22, R22, 538
0x9D0034B8	0x3C189D00  LUI	R24, 40192
0x9D0034BC	0x37183460  ORI	R24, R24, 13408
0x9D0034C0	0x0F400C72  JAL	___CC2DW
0x9D0034C4	0x70000000  NOP	
0x9D0034C8	0x3C17A000  LUI	R23, 40960
0x9D0034CC	0x36F7021C  ORI	R23, R23, 540
0x9D0034D0	0x3C16A000  LUI	R22, 40960
0x9D0034D4	0x36D6023A  ORI	R22, R22, 570
0x9D0034D8	0x3C189D00  LUI	R24, 40192
0x9D0034DC	0x37183440  ORI	R24, R24, 13376
0x9D0034E0	0x0F400C72  JAL	___CC2DW
0x9D0034E4	0x70000000  NOP	
0x9D0034E8	0x0320F80A  MOVZ	RA, R25, R0
0x9D0034EC	0x03E00008  JR	RA
0x9D0034F0	0x70000000  NOP	
0x9D003550	0x03E0C80A  MOVZ	R25, RA, R0
0x9D003554	0x3C17A000  LUI	R23, 40960
0x9D003558	0x36F70200  ORI	R23, R23, 512
0x9D00355C	0x3C16A000  LUI	R22, 40960
0x9D003560	0x36D602DC  ORI	R22, R22, 732
0x9D003564	0x0F400CD6  JAL	___FillZeros
0x9D003568	0x70000000  NOP	
0x9D00356C	0x0320F80A  MOVZ	RA, R25, R0
0x9D003570	0x03E00008  JR	RA
0x9D003574	0x70000000  NOP	
;easypicfusion_v7_P32MX795F512L.c,47 :: __MIKROBUS1_GPIO [96]
0x9D0033E0	0x9D0002F8 ;__MIKROBUS1_GPIO+0
0x9D0033E4	0x9D0002D8 ;__MIKROBUS1_GPIO+4
0x9D0033E8	0x9D0002B8 ;__MIKROBUS1_GPIO+8
0x9D0033EC	0x9D000358 ;__MIKROBUS1_GPIO+12
0x9D0033F0	0x9D000338 ;__MIKROBUS1_GPIO+16
0x9D0033F4	0x9D000318 ;__MIKROBUS1_GPIO+20
0x9D0033F8	0x9D0000C0 ;__MIKROBUS1_GPIO+24
0x9D0033FC	0x9D0000A0 ;__MIKROBUS1_GPIO+28
0x9D003400	0x9D000100 ;__MIKROBUS1_GPIO+32
0x9D003404	0x9D0000E0 ;__MIKROBUS1_GPIO+36
0x9D003408	0x9D000080 ;__MIKROBUS1_GPIO+40
0x9D00340C	0x9D000020 ;__MIKROBUS1_GPIO+44
0x9D003410	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x9D003414	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x9D003418	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x9D00341C	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x9D003420	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x9D003424	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x9D003428	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x9D00342C	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x9D003430	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x9D003434	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x9D003438	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x9D00343C	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_I2C_12345.c,0 :: ?ICS__Lib_I2C_12345__I2C4_TIMEOUT [4]
0x9D003440	0x00000000 ;?ICS__Lib_I2C_12345__I2C4_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345__I2C4_TIMEOUT
;__Lib_I2C_12345.c,0 :: ?ICS__Lib_I2C_12345__I2C5_TIMEOUT [4]
0x9D003444	0x00000000 ;?ICS__Lib_I2C_12345__I2C5_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345__I2C5_TIMEOUT
;__Lib_I2C_12345.c,0 :: ?ICS__Lib_I2C_12345__I2C3_TIMEOUT [4]
0x9D003448	0x00000000 ;?ICS__Lib_I2C_12345__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345__I2C3_TIMEOUT
;__Lib_I2C_12345.c,0 :: ?ICS__Lib_I2C_12345__I2C1_TIMEOUT [4]
0x9D00344C	0x00000000 ;?ICS__Lib_I2C_12345__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345__I2C1_TIMEOUT
;Click_Pedometer3_PIC32.c,0 :: ?ICS?lstr2_Click_Pedometer3_PIC32 [14]
0x9D003450	0x6F685720 ;?ICS?lstr2_Click_Pedometer3_PIC32+0
0x9D003454	0x206D6120 ;?ICS?lstr2_Click_Pedometer3_PIC32+4
0x9D003458	0x203A2049 ;?ICS?lstr2_Click_Pedometer3_PIC32+8
0x9D00345C	0x0020 ;?ICS?lstr2_Click_Pedometer3_PIC32+12
; end of ?ICS?lstr2_Click_Pedometer3_PIC32
;__Lib_I2C_12345.c,0 :: ?ICS__Lib_I2C_12345__I2C2_TIMEOUT [4]
0x9D003460	0x00000000 ;?ICS__Lib_I2C_12345__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12345__I2C2_TIMEOUT
;Click_Pedometer3_PIC32.c,0 :: ?ICS?lstr1_Click_Pedometer3_PIC32 [22]
0x9D003464	0x2D2D2D20 ;?ICS?lstr1_Click_Pedometer3_PIC32+0
0x9D003468	0x73795320 ;?ICS?lstr1_Click_Pedometer3_PIC32+4
0x9D00346C	0x206D6574 ;?ICS?lstr1_Click_Pedometer3_PIC32+8
0x9D003470	0x74696E49 ;?ICS?lstr1_Click_Pedometer3_PIC32+12
0x9D003474	0x2D2D2D20 ;?ICS?lstr1_Click_Pedometer3_PIC32+16
0x9D003478	0x0020 ;?ICS?lstr1_Click_Pedometer3_PIC32+20
; end of ?ICS?lstr1_Click_Pedometer3_PIC32
;easypicfusion_v7_P32MX795F512L.c,15 :: __MIKROBUS1_I2C [20]
0x9D00347C	0x9D0020B4 ;__MIKROBUS1_I2C+0
0x9D003480	0x9D001484 ;__MIKROBUS1_I2C+4
0x9D003484	0x9D002230 ;__MIKROBUS1_I2C+8
0x9D003488	0x9D001208 ;__MIKROBUS1_I2C+12
0x9D00348C	0x9D001038 ;__MIKROBUS1_I2C+16
; end of __MIKROBUS1_I2C
;__Lib_Conversions.c,3 :: __Lib_Conversions_Digits [16]
0x9D003490	0x33323130 ;__Lib_Conversions_Digits+0
0x9D003494	0x37363534 ;__Lib_Conversions_Digits+4
0x9D003498	0x42413938 ;__Lib_Conversions_Digits+8
0x9D00349C	0x46454443 ;__Lib_Conversions_Digits+12
; end of __Lib_Conversions_Digits
;Click_Pedometer3_PIC32.c,17 :: __PEDOMETER3_I2C_CFG [4]
0x9D0034A0	0x000186A0 ;__PEDOMETER3_I2C_CFG+0
; end of __PEDOMETER3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x9D000000      [32]    easypicfusion_v7_P32MX795F512L__setAN_2
0x9D000020      [32]    easypicfusion_v7_P32MX795F512L__setSDA_1
0x9D000040      [32]    easypicfusion_v7_P32MX795F512L__setCS_2
0x9D000060      [32]    easypicfusion_v7_P32MX795F512L__setRST_2
0x9D000080      [32]    easypicfusion_v7_P32MX795F512L__setSCL_1
0x9D0000A0      [32]    easypicfusion_v7_P32MX795F512L__setINT_1
0x9D0000C0      [32]    easypicfusion_v7_P32MX795F512L__setPWM_1
0x9D0000E0      [32]    easypicfusion_v7_P32MX795F512L__setTX_1
0x9D000100      [32]    easypicfusion_v7_P32MX795F512L__setRX_1
0x9D000120      [32]    easypicfusion_v7_P32MX795F512L__setSCK_2
0x9D000140      [32]    easypicfusion_v7_P32MX795F512L__setSCL_2
0x9D000160      [32]    easypicfusion_v7_P32MX795F512L__setTX_2
0x9D000180     [120]    _I2C2_Is_Idle
0x9D0001F8      [32]    easypicfusion_v7_P32MX795F512L__setSDA_2
0x9D000218      [32]    easypicfusion_v7_P32MX795F512L__setRX_2
0x9D000238      [32]    easypicfusion_v7_P32MX795F512L__setMOSI_2
0x9D000258      [32]    easypicfusion_v7_P32MX795F512L__setMISO_2
0x9D000278      [32]    easypicfusion_v7_P32MX795F512L__setINT_2
0x9D000298      [32]    easypicfusion_v7_P32MX795F512L__setPWM_2
0x9D0002B8      [32]    easypicfusion_v7_P32MX795F512L__setCS_1
0x9D0002D8      [32]    easypicfusion_v7_P32MX795F512L__setRST_1
0x9D0002F8      [32]    easypicfusion_v7_P32MX795F512L__setAN_1
0x9D000318      [32]    easypicfusion_v7_P32MX795F512L__setMOSI_1
0x9D000338      [32]    easypicfusion_v7_P32MX795F512L__setMISO_1
0x9D000358      [32]    easypicfusion_v7_P32MX795F512L__setSCK_1
0x9D000378     [104]    __Lib_I2C_12345_I2C3_Wait_For_Idle
0x9D0003E0     [104]    __Lib_I2C_12345_I2C4_Wait_For_Idle
0x9D000448      [56]    _SPI4_Read
0x9D000480     [104]    __Lib_I2C_12345_I2C1_Wait_For_Idle
0x9D0004E8     [140]    __Lib_UART_123456_UART_Calc_BRG
0x9D000574      [56]    _SPI1_Read
0x9D0005AC     [104]    __Lib_I2C_12345_I2C5_Wait_For_Idle
0x9D000614      [20]    _Get_Fosc_kHz
0x9D000628      [56]    _SPI2_Read
0x9D000660      [84]    __Lib_I2C_12345_SetI2C2Ptrs
0x9D0006B4     [104]    __Lib_I2C_12345_I2C2_Wait_For_Idle
0x9D00071C      [56]    _SPI3_Read
0x9D000754      [24]    _UART3_Data_Ready
0x9D00076C      [20]    _UART4_Read
0x9D000780      [24]    _UART3_Tx_Idle
0x9D000798      [24]    _UART5_Data_Ready
0x9D0007B0      [24]    _UART5_Tx_Idle
0x9D0007C8      [20]    _UART5_Read
0x9D0007DC      [24]    _UART4_Data_Ready
0x9D0007F4      [24]    _UART4_Tx_Idle
0x9D00080C      [20]    _UART1_Read
0x9D000820      [24]    _UART1_Data_Ready
0x9D000838     [176]    _I2C5_Start
0x9D0008E8     [204]    _I2C5_Restart
0x9D0009B4      [24]    _UART1_Tx_Idle
0x9D0009CC      [24]    _UART2_Tx_Idle
0x9D0009E4      [20]    _UART3_Read
0x9D0009F8      [20]    _UART2_Read
0x9D000A0C      [24]    _UART2_Data_Ready
0x9D000A24      [20]    _UART6_Read
0x9D000A38     [320]    _I2C5_Read
0x9D000B78     [320]    _I2C4_Read
0x9D000CB8      [28]    _SPI2_Write
0x9D000CD4     [144]    _I2C5_Stop
0x9D000D64      [28]    _SPI1_Write
0x9D000D80      [28]    _SPI4_Write
0x9D000D9C      [28]    _SPI3_Write
0x9D000DB8     [320]    _I2C1_Read
0x9D000EF8     [320]    _I2C3_Read
0x9D001038     [320]    _I2C2_Read
0x9D001178     [144]    _I2C4_Stop
0x9D001208     [196]    _I2C2_Write
0x9D0012CC     [196]    _I2C3_Write
0x9D001390     [196]    _I2C1_Write
0x9D001454      [24]    _UART6_Data_Ready
0x9D00146C      [24]    _UART6_Tx_Idle
0x9D001484     [144]    _I2C2_Stop
0x9D001514     [144]    _I2C3_Stop
0x9D0015A4     [144]    _I2C1_Stop
0x9D001634     [196]    _I2C4_Write
0x9D0016F8     [196]    _I2C5_Write
0x9D0017BC     [104]    _I2C2_Init
0x9D001824      [52]    _UART6_Write
0x9D001858     [232]    _UART2_Init
0x9D001940     [120]    _I2C1_Is_Idle
0x9D0019B8     [232]    _UART5_Init
0x9D001AA0      [52]    _UART3_Write
0x9D001AD4      [52]    _UART2_Write
0x9D001B08      [52]    _UART1_Write
0x9D001B3C      [52]    _UART5_Write
0x9D001B70      [52]    _UART4_Write
0x9D001BA4     [176]    _I2C1_Start
0x9D001C54     [120]    _I2C4_Is_Idle
0x9D001CCC     [204]    _I2C3_Restart
0x9D001D98     [176]    _I2C3_Start
0x9D001E48     [120]    _I2C5_Is_Idle
0x9D001EC0     [204]    _I2C4_Restart
0x9D001F8C     [176]    _I2C4_Start
0x9D00203C     [120]    _I2C3_Is_Idle
0x9D0020B4     [176]    _I2C2_Start
0x9D002164     [204]    _I2C1_Restart
0x9D002230     [204]    _I2C2_Restart
0x9D0022FC      [44]    easypicfusion_v7_P32MX795F512L__log_init1
0x9D002328      [92]    __pedometer3_Driver_hal_spiWrite
0x9D002384      [44]    easypicfusion_v7_P32MX795F512L__log_init2
0x9D0023B0     [512]    easypicfusion_v7_P32MX795F512L__gpioInit_1
0x9D0025B0     [348]    __pedometer3_Driver_hal_i2cRead
0x9D00270C      [96]    __pedometer3_Driver_hal_spiRead
0x9D00276C      [40]    easypicfusion_v7_P32MX795F512L__i2cInit_2
0x9D002794      [40]    easypicfusion_v7_P32MX795F512L__i2cInit_1
0x9D0027BC     [512]    easypicfusion_v7_P32MX795F512L__gpioInit_2
0x9D0029BC     [300]    __pedometer3_Driver_hal_i2cWrite
0x9D002AE8      [48]    __pedometer3_Driver_hal_i2cStart
0x9D002B18      [60]    __pedometer3_Driver_hal_gpioMap
0x9D002B54      [68]    __pedometer3_Driver_hal_i2cMap
0x9D002B98      [44]    easypicfusion_v7_P32MX795F512L__log_initUartA
0x9D002BC4      [44]    easypicfusion_v7_P32MX795F512L__log_initUartB
0x9D002BF0      [48]    easypicfusion_v7_P32MX795F512L__log_write
0x9D002C20      [32]    _Delay_1sec
0x9D002C40     [220]    _pedometer3_readByte
0x9D002D1C     [184]    _IntToHex
0x9D002DD4     [124]    _mikrobus_gpioInit
0x9D002E50     [180]    _pedometer3_writeByte
0x9D002F04      [32]    _Delay_100ms
0x9D002F24     [304]    _mikrobus_logWrite
0x9D003054     [172]    _mikrobus_logInit
0x9D003100      [48]    _pedometer3_i2cDriverInit
0x9D003130      [32]    _Delay_10ms
0x9D003150     [108]    _mikrobus_i2cInit
0x9D0031BC      [12]    _applicationTask
0x9D0031C8      [32]    ___CC2DW
0x9D0031E8     [180]    _systemInit
0x9D00329C     [188]    _applicationInit
0x9D003358      [32]    ___FillZeros
0x9D003378      [24]    ___GenExcept
0x9D003390      [24]    ___BootGenExcept
0x9D0033A8      [56]    _main
0xBFC00000     [296]    ___BootStartUp
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0xA0000200       [4]    __Lib_I2C_12345__I2C2_TIMEOUT
0xA0000204      [22]    ?lstr1_Click_Pedometer3_PIC32
0xA000021A       [1]    __pedometer3_Driver__slaveAddress
0xA000021B       [1]    __pedometer3_Driver__communication
0xA000021C       [4]    __Lib_I2C_12345__I2C4_TIMEOUT
0xA0000220       [4]    __Lib_I2C_12345__I2C5_TIMEOUT
0xA0000224       [4]    __Lib_I2C_12345__I2C3_TIMEOUT
0xA0000228       [4]    __Lib_I2C_12345__I2C1_TIMEOUT
0xA000022C      [14]    ?lstr2_Click_Pedometer3_PIC32
0xA000023A       [1]    _readReg
0xA000023C       [4]    __pedometer3_Driver_fp_i2cStart
0xA0000240       [4]    __pedometer3_Driver_fp_i2cStop
0xA0000244       [4]    __pedometer3_Driver_fp_i2cWrite
0xA0000248       [4]    __pedometer3_Driver_fp_spiWrite
0xA000024C       [4]    __pedometer3_Driver_fp_i2cRead
0xA0000250       [4]    __pedometer3_Driver_fp_i2cRestart
0xA0000254       [4]    __pedometer3_Driver_hal_gpio_intGet
0xA0000258       [4]    __pedometer3_Driver_fp_spiRead
0xA000025C       [4]    __pedometer3_Driver_hal_gpio_rstGet
0xA0000260       [4]    __pedometer3_Driver_hal_gpio_anGet
0xA0000264       [4]    __pedometer3_Driver_hal_gpio_csSet
0xA0000268       [4]    _I2C2_Timeout_Ptr
0xA000026C       [4]    _I2C3_Timeout_Ptr
0xA0000270       [4]    _I2C4_Timeout_Ptr
0xA0000274       [4]    _I2C5_Timeout_Ptr
0xA0000278       [4]    _logger
0xA000027C       [4]    _I2C1_Timeout_Ptr
0xA0000280       [4]    _UART_Wr_Ptr
0xA0000284       [4]    _I2C_Stop_Ptr
0xA0000288       [4]    _I2C_Write_Ptr
0xA000028C       [4]    _UART_Tx_Idle_Ptr
0xA0000290       [4]    _UART_Rdy_Ptr
0xA0000294       [4]    _UART_Rd_Ptr
0xA0000298       [4]    _I2C_Is_Idle_Ptr
0xA000029C      [50]    _demoText
0xA00002D0       [4]    _I2C_Read_Ptr
0xA00002D4       [4]    _I2C_Restart_Ptr
0xA00002D8       [4]    _I2C_Start_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x9D0033E0      [96]    __MIKROBUS1_GPIO
0x9D003440       [4]    ?ICS__Lib_I2C_12345__I2C4_TIMEOUT
0x9D003444       [4]    ?ICS__Lib_I2C_12345__I2C5_TIMEOUT
0x9D003448       [4]    ?ICS__Lib_I2C_12345__I2C3_TIMEOUT
0x9D00344C       [4]    ?ICS__Lib_I2C_12345__I2C1_TIMEOUT
0x9D003450      [14]    ?ICS?lstr2_Click_Pedometer3_PIC32
0x9D003460       [4]    ?ICS__Lib_I2C_12345__I2C2_TIMEOUT
0x9D003464      [22]    ?ICS?lstr1_Click_Pedometer3_PIC32
0x9D00347C      [20]    __MIKROBUS1_I2C
0x9D003490      [16]    __Lib_Conversions_Digits
0x9D0034A0       [4]    __PEDOMETER3_I2C_CFG
