// Seed: 2657315560
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output wire id_2
);
  logic [7:0] id_4, id_5, id_6;
  assign id_2 = id_6[1];
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output tri0  id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    output logic id_8,
    input  tri   id_9
);
  assign id_3.id_7 = id_0;
  wire id_11;
  module_0(
      id_2, id_7, id_5
  );
  always id_8 <= 1'b0;
endmodule
