{"vcs1":{"timestamp_begin":1740517921.680985724, "rt":1.12, "ut":0.19, "st":0.20}}
{"vcselab":{"timestamp_begin":1740517922.854469907, "rt":0.60, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1740517923.486665786, "rt":0.58, "ut":0.17, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740517920.973942574}
{"VCS_COMP_START_TIME": 1740517920.973942574}
{"VCS_COMP_END_TIME": 1740517924.508072995}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -lca -nc -debug_access+all+reverse +warn=noTFIPC +warn=noDEBUG_DEP +warn=noENUMASSIGN +define+CLOCK_PERIOD=10.0ps norm_tb_q88.v norm.v -o simv"}
{"vcs1": {"peak_mem": 550500}}
{"vcselab": {"peak_mem": 246048}}
