Warning (10268): Verilog HDL information at DE1_SoC_TV.v(438): always construct contains both blocking and non-blocking assignments File: Y:/Documents/greenscreen/DE1_SoC_TV.v Line: 438
