Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Wed Oct 28 10:46:54 2020
| Host             : pc running 64-bit Ubuntu 19.10
| Command          : report_power -file factor_power_routed.rpt -pb factor_power_summary_routed.pb -rpx factor_power_routed.rpx
| Design           : factor
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.571        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.471        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.041 |       23 |       --- |             --- |
| Slice Logic              |     0.017 |    16311 |       --- |             --- |
|   LUT as Logic           |     0.013 |     4234 |     63400 |            6.68 |
|   LUT as Distributed RAM |     0.001 |      632 |     19000 |            3.33 |
|   CARRY4                 |     0.001 |      595 |     15850 |            3.75 |
|   Register               |    <0.001 |     6540 |    126800 |            5.16 |
|   F7/F8 Muxes            |    <0.001 |      682 |     63400 |            1.08 |
|   LUT as Shift Register  |    <0.001 |     2218 |     19000 |           11.67 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      512 |       --- |             --- |
| Signals                  |     0.038 |    10278 |       --- |             --- |
| Block RAM                |     0.089 |       37 |       135 |           27.41 |
| MMCM                     |     0.245 |        2 |         6 |           33.33 |
| DSPs                     |     0.012 |       13 |       240 |            5.42 |
| I/O                      |     0.028 |       86 |       300 |           28.67 |
| Static Power             |     0.100 |          |           |                 |
| Total                    |     0.571 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.208 |       0.192 |      0.017 |
| Vccaux    |       1.800 |     0.155 |       0.137 |      0.018 |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.007 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------+-----------------+
| Clock              | Domain                         | Constraint (ns) |
+--------------------+--------------------------------+-----------------+
| clk_out1_pll       | pll_inst/inst/clk_out1_pll     |             6.2 |
| clk_out1_pll_dac_1 | pll_dac1/inst/clk_out1_pll_dac |            40.7 |
| clk_out2_pll       | pll_inst/inst/clk_out2_pll     |             8.0 |
| clk_out3_pll       | pll_inst/inst/clk_out3         |            20.0 |
| clk_out3_pll       | pll_inst/inst/clk_out3_pll     |            20.0 |
| clk_out4_pll       | pll_inst/inst/clk_out4_pll     |           100.0 |
| clkfbout_pll       | pll_inst/inst/clkfbout_pll     |            20.0 |
| clkfbout_pll_dac_1 | pll_dac1/inst/clkfbout_pll_dac |            60.0 |
| sys_clk            | sys_clk                        |            20.0 |
| ts_PHY_RXC         | PHY_RXC                        |             8.0 |
| ts_clk125          | PHY_GTXC                       |             8.0 |
| ts_clk125          | pll_inst/inst/clk_out2         |             8.0 |
| ts_clk160          | pll_inst/inst/clk_out1         |             6.2 |
| ts_ser1_rx         | ser1_rx                        |          5000.0 |
| ts_ser2_rx         | ser2_rx                        |          5000.0 |
+--------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| factor            |     0.471 |
|   cic_I           |     0.012 |
|     U0            |     0.012 |
|       i_synth     |     0.012 |
|   cic_Q           |     0.011 |
|     U0            |     0.011 |
|       i_synth     |     0.011 |
|   cordic_73k      |     0.002 |
|   fir_I           |     0.056 |
|     U0            |     0.056 |
|       i_synth     |     0.056 |
|   fir_Q           |     0.055 |
|     U0            |     0.055 |
|       i_synth     |     0.055 |
|   mac_inst        |     0.028 |
|     crc_inst      |     0.001 |
|     fifo_26010    |     0.002 |
|       U0          |     0.002 |
|     fifo_26100    |     0.003 |
|       U0          |     0.003 |
|     fifo_apo_inst |     0.003 |
|       U0          |     0.003 |
|     ram_adc       |     0.004 |
|   mult_I          |     0.002 |
|     U0            |     0.002 |
|       i_mult      |     0.002 |
|   mult_Q          |     0.002 |
|     U0            |     0.002 |
|       i_mult      |     0.002 |
|   pll_dac1        |     0.122 |
|     inst          |     0.122 |
|   pll_inst        |     0.123 |
|     inst          |     0.123 |
|   ram_varu        |     0.001 |
|   rs485_dfs_inst  |     0.004 |
|     fifo_rx       |     0.002 |
|       U0          |     0.002 |
|     fifo_tx       |     0.001 |
|       U0          |     0.001 |
|   rs485_skp_inst  |     0.003 |
|     fifo_rx       |     0.002 |
|       U0          |     0.002 |
+-------------------+-----------+


