/*
 * File:           C:\test\_Audio\Цифровой звук\Export\ADAU1467_enc_96_new_IC_1_PARAM.h
 *
 * Created:        Tuesday, March 26, 2024 11:06:26 PM
 * Description:    ADAU1467_enc_96_new:IC 1 parameter RAM definitions.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright ©2024 Analog Devices, Inc. All rights reserved.
 */
#ifndef __ADAU1467_ENC_96_NEW_IC_1_PARAM_H__
#define __ADAU1467_ENC_96_NEW_IC_1_PARAM_H__


/* Module SafeLoadModule - SafeLoadModule*/
#define MOD_SAFELOADMODULE_COUNT                       17
#define MOD_SAFELOADMODULE_DEVICE                      "IC1"
#define MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR         24576
#define MOD_SAFELOADMODULE_DATA_SAFELOAD0_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD1_ADDR         24577
#define MOD_SAFELOADMODULE_DATA_SAFELOAD1_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD2_ADDR         24578
#define MOD_SAFELOADMODULE_DATA_SAFELOAD2_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD3_ADDR         24579
#define MOD_SAFELOADMODULE_DATA_SAFELOAD3_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD4_ADDR         24580
#define MOD_SAFELOADMODULE_DATA_SAFELOAD4_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR       24581
#define MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_MEMORYPAGE 0
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_ADDR     24582
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_MEMORYPAGE 0
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_ADDR     24583
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_MEMORYPAGE 0

/* Module Interface Read2 - Interface Read*/
#define MOD_BOARD2_INTERFACEREAD2_COUNT                1
#define MOD_BOARD2_INTERFACEREAD2_DEVICE               "IC1"
#define MOD_BOARD2_INTERFACEREAD2_GPIOINTFACE1RDWR_ADDR 28
#define MOD_BOARD2_INTERFACEREAD2_GPIOINTFACE1RDWR_FIXPT 0x00000000
#define MOD_BOARD2_INTERFACEREAD2_GPIOINTFACE1RDWR_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_BOARD2_INTERFACEREAD2_GPIOINTFACE1RDWR_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_INTERFACEREAD2_GPIOINTFACE1RDWR_MEMORYPAGE 0

/* Module ZeroComp1 - Zero Comparator*/
#define MOD_BOARD2_ZEROCOMP1_COUNT                     2
#define MOD_BOARD2_ZEROCOMP1_DEVICE                    "IC1"
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_ADDR          29
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_FIXPT         0x01000000
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_VALUE         SIGMASTUDIOTYPE_INTEGER_CONVERT(16777216)
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_TYPE          SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_MEMORYPAGE    0
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_ADDR          29
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_FIXPT         0x01000000
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_VALUE         SIGMASTUDIOTYPE_INTEGER_CONVERT(16777216)
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_TYPE          SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_ZEROCOMP1_ALG0_OUTPUT_MEMORYPAGE    0

/* Module DCB1 - DC Blocking*/
#define MOD_DCB1_COUNT                                 2
#define MOD_DCB1_DEVICE                                "IC1"
#define MOD_DCB1_ALG0_DCBLOCKALGDBLPRECS3001POLE_ADDR  32
#define MOD_DCB1_ALG0_DCBLOCKALGDBLPRECS3001POLE_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.9999)
#define MOD_DCB1_ALG0_DCBLOCKALGDBLPRECS3001POLE_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_DCB1_ALG0_DCBLOCKALGDBLPRECS3001POLE_MEMORYPAGE 0
#define MOD_DCB1_ALG1_DCBLOCKALGDBLPRECS3002POLE_ADDR  35
#define MOD_DCB1_ALG1_DCBLOCKALGDBLPRECS3002POLE_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.9999)
#define MOD_DCB1_ALG1_DCBLOCKALGDBLPRECS3002POLE_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_DCB1_ALG1_DCBLOCKALGDBLPRECS3002POLE_MEMORYPAGE 0

/* Module Gen 1st Order2 - General (1st order)*/
#define MOD_GEN1STORDER2_COUNT                         3
#define MOD_GEN1STORDER2_DEVICE                        "IC1"
#define MOD_GEN1STORDER2_ALG0_PARAMB1_1_ADDR           36
#define MOD_GEN1STORDER2_ALG0_PARAMB1_1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(-0.999188057758195)
#define MOD_GEN1STORDER2_ALG0_PARAMB1_1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_GEN1STORDER2_ALG0_PARAMB1_1_MEMORYPAGE     0
#define MOD_GEN1STORDER2_ALG0_PARAMB0_1_ADDR           37
#define MOD_GEN1STORDER2_ALG0_PARAMB0_1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.999188057758195)
#define MOD_GEN1STORDER2_ALG0_PARAMB0_1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_GEN1STORDER2_ALG0_PARAMB0_1_MEMORYPAGE     0
#define MOD_GEN1STORDER2_ALG0_PARAMA1_1_ADDR           38
#define MOD_GEN1STORDER2_ALG0_PARAMA1_1_VALUE          SIGMASTUDIOTYPE_8_24_CONVERT(0.99837611551639)
#define MOD_GEN1STORDER2_ALG0_PARAMA1_1_TYPE           SIGMASTUDIOTYPE_8_24
#define MOD_GEN1STORDER2_ALG0_PARAMA1_1_MEMORYPAGE     0

/* Module Gen 1st Order2_2 - General (1st order)*/
#define MOD_GEN1STORDER2_2_COUNT                       3
#define MOD_GEN1STORDER2_2_DEVICE                      "IC1"
#define MOD_GEN1STORDER2_2_ALG0_PARAMB1_1_ADDR         39
#define MOD_GEN1STORDER2_2_ALG0_PARAMB1_1_VALUE        SIGMASTUDIOTYPE_8_24_CONVERT(-0.999188057758195)
#define MOD_GEN1STORDER2_2_ALG0_PARAMB1_1_TYPE         SIGMASTUDIOTYPE_8_24
#define MOD_GEN1STORDER2_2_ALG0_PARAMB1_1_MEMORYPAGE   0
#define MOD_GEN1STORDER2_2_ALG0_PARAMB0_1_ADDR         40
#define MOD_GEN1STORDER2_2_ALG0_PARAMB0_1_VALUE        SIGMASTUDIOTYPE_8_24_CONVERT(0.999188057758195)
#define MOD_GEN1STORDER2_2_ALG0_PARAMB0_1_TYPE         SIGMASTUDIOTYPE_8_24
#define MOD_GEN1STORDER2_2_ALG0_PARAMB0_1_MEMORYPAGE   0
#define MOD_GEN1STORDER2_2_ALG0_PARAMA1_1_ADDR         41
#define MOD_GEN1STORDER2_2_ALG0_PARAMA1_1_VALUE        SIGMASTUDIOTYPE_8_24_CONVERT(0.99837611551639)
#define MOD_GEN1STORDER2_2_ALG0_PARAMA1_1_TYPE         SIGMASTUDIOTYPE_8_24
#define MOD_GEN1STORDER2_2_ALG0_PARAMA1_1_MEMORYPAGE   0

/* Module RotVol1 - Rotary Volume*/
#define MOD_BOARD2_ROTVOL1_COUNT                       46
#define MOD_BOARD2_ROTVOL1_DEVICE                      "IC1"
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_ADDR 42
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_FIXPT 0x00000010
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(16)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_ADDR 42
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_FIXPT 0x00000010
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(16)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001COUNTMAX_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_ADDR 43
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_FIXPT 0x00000013
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(19)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_ADDR 43
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_FIXPT 0x00000013
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(19)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001MAXINDEX_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_ADDR 44
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.000244140625)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_ADDR 44
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.000244140625)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001STEP_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_ADDR 45
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_ADDR 45
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP00_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_ADDR 46
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.1)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_ADDR 46
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.1)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP01_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_ADDR 47
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.1)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_ADDR 47
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.1)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP02_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_ADDR 48
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.15)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_ADDR 48
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.15)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP03_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_ADDR 49
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.2)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_ADDR 49
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.2)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP04_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_ADDR 50
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.25)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_ADDR 50
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.25)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP05_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_ADDR 51
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.3)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_ADDR 51
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.3)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP06_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_ADDR 52
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.35)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_ADDR 52
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.35)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP07_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_ADDR 53
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.4)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_ADDR 53
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.4)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP08_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_ADDR 54
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.45)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_ADDR 54
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.45)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP09_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_ADDR 55
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.5)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_ADDR 55
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.5)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP010_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_ADDR 56
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.55)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_ADDR 56
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.55)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP011_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_ADDR 57
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.6)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_ADDR 57
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.6)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP012_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_ADDR 58
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.65)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_ADDR 58
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.65)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP013_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_ADDR 59
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.7)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_ADDR 59
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.7)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP014_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_ADDR 60
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.75)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_ADDR 60
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.75)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP015_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_ADDR 61
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.8)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_ADDR 61
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.8)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP016_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_ADDR 62
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.85)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_ADDR 62
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.85)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP017_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_ADDR 63
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.9)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_ADDR 63
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.9)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP018_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_ADDR 64
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.95)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_MEMORYPAGE 0
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_ADDR 64
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.95)
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_BOARD2_ROTVOL1_ALG0_ROTARYVOLALGS3001TABLEP019_MEMORYPAGE 0

/* Module Crossover1_2 - Crossover*/
#define MOD_CROSSOVER1_2_COUNT                         74
#define MOD_CROSSOVER1_2_DEVICE                        "IC1"
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB2_ADDR   72
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB1_ADDR   73
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000428858550303156)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB0_ADDR   74
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA2_ADDR   75
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA1_ADDR   76
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB2_ADDR   77
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB1_ADDR   78
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000422204757010715)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB0_ADDR   79
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA2_ADDR   80
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA1_ADDR   81
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB2_ADDR   82
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB1_ADDR   83
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000428858550303156)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB0_ADDR   84
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA2_ADDR   85
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA1_ADDR   86
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB2_ADDR   87
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB1_ADDR   88
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000422204757010715)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB0_ADDR   89
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA2_ADDR   90
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA1_ADDR   91
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_LOW_FILT4_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB2_ADDR  92
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB1_ADDR  93
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.70890575758306)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB0_ADDR  94
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA2_ADDR  95
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.746507776838949)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA1_ADDR  96
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.67130373832718)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB1_ADDR  97
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.870825273136018)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB0_ADDR  98
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.870825273136018)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMA1_ADDR  99
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.741650546272035)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB2_ADDR  100
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB1_ADDR  101
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.70890575758306)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB0_ADDR  102
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA2_ADDR  103
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.746507776838949)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA1_ADDR  104
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.67130373832718)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB1_ADDR  105
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.870825273136018)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB0_ADDR  106
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.870825273136018)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMA1_ADDR  107
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.741650546272035)
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_HIGH_FILT4_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1LOWINVERT_ADDR 153
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1LOWINVERT_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1LOWINVERT_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1LOWINVERT_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1HIGHINVERT_ADDR 154
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1HIGHINVERT_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1HIGHINVERT_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_CROSSOVERFILTER3WAYDPS300ALG1HIGHINVERT_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB2_ADDR 24584
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB1_ADDR 24585
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.97728365046541)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB0_ADDR 24586
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA2_ADDR 24587
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA1_ADDR 24588
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB2_ADDR 24589
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB1_ADDR 24590
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.94660585080065)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB0_ADDR 24591
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA2_ADDR 24592
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA1_ADDR 24593
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB2_ADDR 24594
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB1_ADDR 24595
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.97728365046541)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB0_ADDR 24596
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA2_ADDR 24597
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA1_ADDR 24598
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB2_ADDR 24599
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB1_ADDR 24600
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.94660585080065)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB0_ADDR 24601
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA2_ADDR 24602
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA1_ADDR 24603
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDLOW_FILT4_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB2_ADDR 24604
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB1_ADDR 24605
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0234594756868128)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB0_ADDR 24606
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA2_ADDR 24607
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.796076796467685)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA1_ADDR 24608
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.74915784509406)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB1_ADDR 24609
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB0_ADDR 24610
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMA1_ADDR 24611
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.793656440610369)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB2_ADDR 24612
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB1_ADDR 24613
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0234594756868128)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB0_ADDR 24614
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA2_ADDR 24615
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.796076796467685)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA1_ADDR 24616
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.74915784509406)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB1_ADDR 24617
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB0_ADDR 24618
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMA1_ADDR 24619
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.793656440610369)
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_2_ALG0_MIDHIGH_FILT4_PARAMA1_MEMORYPAGE 0

/* Module Crossover1_3 - Crossover*/
#define MOD_CROSSOVER1_3_COUNT                         74
#define MOD_CROSSOVER1_3_DEVICE                        "IC1"
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB2_ADDR   108
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB1_ADDR   109
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000428858550303156)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB0_ADDR   110
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA2_ADDR   111
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA1_ADDR   112
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB2_ADDR   113
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB1_ADDR   114
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000422204757010715)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB0_ADDR   115
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA2_ADDR   116
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA1_ADDR   117
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB2_ADDR   118
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB1_ADDR   119
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000428858550303156)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB0_ADDR   120
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000214429275151578)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA2_ADDR   121
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA1_ADDR   122
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB2_ADDR   123
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB1_ADDR   124
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000422204757010715)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB0_ADDR   125
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB0_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000211102378505357)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB0_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA2_ADDR   126
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA2_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA2_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA1_ADDR   127
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA1_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA1_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_LOW_FILT4_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB2_ADDR  128
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB1_ADDR  129
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.70890575758306)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB0_ADDR  130
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA2_ADDR  131
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.746507776838949)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA1_ADDR  132
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.67130373832718)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB1_ADDR  133
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.870825273136018)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB0_ADDR  134
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.870825273136018)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMA1_ADDR  135
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.741650546272035)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB2_ADDR  136
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB1_ADDR  137
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.70890575758306)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB0_ADDR  138
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.854452878791532)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA2_ADDR  139
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.746507776838949)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA2_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA1_ADDR  140
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.67130373832718)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB1_ADDR  141
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.870825273136018)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB0_ADDR  142
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.870825273136018)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB0_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMA1_ADDR  143
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.741650546272035)
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMA1_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_HIGH_FILT4_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2LOWINVERT_ADDR 155
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2LOWINVERT_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2LOWINVERT_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2LOWINVERT_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2HIGHINVERT_ADDR 240
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2HIGHINVERT_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2HIGHINVERT_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_CROSSOVERFILTER3WAYDPS300ALG2HIGHINVERT_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB2_ADDR 24620
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB1_ADDR 24621
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.97728365046541)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB0_ADDR 24622
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA2_ADDR 24623
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA1_ADDR 24624
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB2_ADDR 24625
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB1_ADDR 24626
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.94660585080065)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB0_ADDR 24627
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA2_ADDR 24628
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA1_ADDR 24629
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB2_ADDR 24630
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB1_ADDR 24631
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.97728365046541)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB0_ADDR 24632
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.988641825232707)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA2_ADDR 24633
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.977712509015718)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA1_ADDR 24634
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.97685479191511)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB2_ADDR 24635
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB1_ADDR 24636
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-1.94660585080065)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB0_ADDR 24637
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.973302925400326)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA2_ADDR 24638
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.947028055557664)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA1_ADDR 24639
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.94618364604364)
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDLOW_FILT4_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB2_ADDR 24640
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB1_ADDR 24641
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0234594756868128)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB0_ADDR 24642
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA2_ADDR 24643
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.796076796467685)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA1_ADDR 24644
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.74915784509406)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT1_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB1_ADDR 24645
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB0_ADDR 24646
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMA1_ADDR 24647
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.793656440610369)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT2_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB2_ADDR 24648
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB1_ADDR 24649
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0234594756868128)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB0_ADDR 24650
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0117297378434064)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA2_ADDR 24651
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA2_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(-0.796076796467685)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA2_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA2_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA1_ADDR 24652
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.74915784509406)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT3_PARAMA1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB1_ADDR 24653
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB1_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB0_ADDR 24654
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.103171779694815)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMB0_MEMORYPAGE 0
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMA1_ADDR 24655
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.793656440610369)
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_CROSSOVER1_3_ALG0_MIDHIGH_FILT4_PARAMA1_MEMORYPAGE 0

/* Module Single 1_3 - Single Volume*/
#define MOD_SINGLE1_3_COUNT                            2
#define MOD_SINGLE1_3_DEVICE                           "IC1"
#define MOD_SINGLE1_3_ALG0_TARGET_ADDR                 145
#define MOD_SINGLE1_3_ALG0_TARGET_VALUE                SIGMASTUDIOTYPE_8_24_CONVERT(0.251188643150958)
#define MOD_SINGLE1_3_ALG0_TARGET_TYPE                 SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_3_ALG0_TARGET_MEMORYPAGE           0
#define MOD_SINGLE1_3_ALG0_SLEW_MODE_ADDR              146
#define MOD_SINGLE1_3_ALG0_SLEW_MODE_FIXPT             0x0000208A
#define MOD_SINGLE1_3_ALG0_SLEW_MODE_VALUE             SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE1_3_ALG0_SLEW_MODE_TYPE              SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE1_3_ALG0_SLEW_MODE_MEMORYPAGE        0

/* Module Single 1_5 - Single Volume*/
#define MOD_SINGLE1_5_COUNT                            2
#define MOD_SINGLE1_5_DEVICE                           "IC1"
#define MOD_SINGLE1_5_ALG0_TARGET_ADDR                 148
#define MOD_SINGLE1_5_ALG0_TARGET_VALUE                SIGMASTUDIOTYPE_8_24_CONVERT(0.199526231496888)
#define MOD_SINGLE1_5_ALG0_TARGET_TYPE                 SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_5_ALG0_TARGET_MEMORYPAGE           0
#define MOD_SINGLE1_5_ALG0_SLEW_MODE_ADDR              149
#define MOD_SINGLE1_5_ALG0_SLEW_MODE_FIXPT             0x0000208A
#define MOD_SINGLE1_5_ALG0_SLEW_MODE_VALUE             SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE1_5_ALG0_SLEW_MODE_TYPE              SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE1_5_ALG0_SLEW_MODE_MEMORYPAGE        0

/* Module Single 1_4 - Single Volume*/
#define MOD_SINGLE1_4_COUNT                            2
#define MOD_SINGLE1_4_DEVICE                           "IC1"
#define MOD_SINGLE1_4_ALG0_TARGET_ADDR                 151
#define MOD_SINGLE1_4_ALG0_TARGET_VALUE                SIGMASTUDIOTYPE_8_24_CONVERT(0.251188643150958)
#define MOD_SINGLE1_4_ALG0_TARGET_TYPE                 SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_4_ALG0_TARGET_MEMORYPAGE           0
#define MOD_SINGLE1_4_ALG0_SLEW_MODE_ADDR              152
#define MOD_SINGLE1_4_ALG0_SLEW_MODE_FIXPT             0x0000208A
#define MOD_SINGLE1_4_ALG0_SLEW_MODE_VALUE             SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE1_4_ALG0_SLEW_MODE_TYPE              SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE1_4_ALG0_SLEW_MODE_MEMORYPAGE        0

/* Module Single 2 - Single Volume*/
#define MOD_SINGLE2_COUNT                              1
#define MOD_SINGLE2_DEVICE                             "IC1"
#define MOD_SINGLE2_GAINALGNS145X1GAIN_ADDR            241
#define MOD_SINGLE2_GAINALGNS145X1GAIN_VALUE           SIGMASTUDIOTYPE_8_24_CONVERT(0.251188643150958)
#define MOD_SINGLE2_GAINALGNS145X1GAIN_TYPE            SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE2_GAINALGNS145X1GAIN_MEMORYPAGE      0

/* Module Single 2_3 - Single Volume*/
#define MOD_SINGLE2_3_COUNT                            1
#define MOD_SINGLE2_3_DEVICE                           "IC1"
#define MOD_SINGLE2_3_GAINALGNS145X3GAIN_ADDR          242
#define MOD_SINGLE2_3_GAINALGNS145X3GAIN_VALUE         SIGMASTUDIOTYPE_8_24_CONVERT(0.199526231496888)
#define MOD_SINGLE2_3_GAINALGNS145X3GAIN_TYPE          SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE2_3_GAINALGNS145X3GAIN_MEMORYPAGE    0

/* Module Single 2_2 - Single Volume*/
#define MOD_SINGLE2_2_COUNT                            1
#define MOD_SINGLE2_2_DEVICE                           "IC1"
#define MOD_SINGLE2_2_GAINALGNS145X2GAIN_ADDR          243
#define MOD_SINGLE2_2_GAINALGNS145X2GAIN_VALUE         SIGMASTUDIOTYPE_8_24_CONVERT(0.251188643150958)
#define MOD_SINGLE2_2_GAINALGNS145X2GAIN_TYPE          SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE2_2_GAINALGNS145X2GAIN_MEMORYPAGE    0

/* Module Mute1_4 - Mute*/
#define MOD_MUTE1_4_COUNT                              1
#define MOD_MUTE1_4_DEVICE                             "IC1"
#define MOD_MUTE1_4_MUTENOSLEWADAU145XALG4MUTE_ADDR    244
#define MOD_MUTE1_4_MUTENOSLEWADAU145XALG4MUTE_FIXPT   0x00000001
#define MOD_MUTE1_4_MUTENOSLEWADAU145XALG4MUTE_VALUE   SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_MUTE1_4_MUTENOSLEWADAU145XALG4MUTE_TYPE    SIGMASTUDIOTYPE_INTEGER
#define MOD_MUTE1_4_MUTENOSLEWADAU145XALG4MUTE_MEMORYPAGE 0

/* Module Mute1_5 - Mute*/
#define MOD_MUTE1_5_COUNT                              1
#define MOD_MUTE1_5_DEVICE                             "IC1"
#define MOD_MUTE1_5_MUTENOSLEWADAU145XALG5MUTE_ADDR    245
#define MOD_MUTE1_5_MUTENOSLEWADAU145XALG5MUTE_FIXPT   0x00000001
#define MOD_MUTE1_5_MUTENOSLEWADAU145XALG5MUTE_VALUE   SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_MUTE1_5_MUTENOSLEWADAU145XALG5MUTE_TYPE    SIGMASTUDIOTYPE_INTEGER
#define MOD_MUTE1_5_MUTENOSLEWADAU145XALG5MUTE_MEMORYPAGE 0

/* Module Mute1_6 - Mute*/
#define MOD_MUTE1_6_COUNT                              1
#define MOD_MUTE1_6_DEVICE                             "IC1"
#define MOD_MUTE1_6_MUTENOSLEWADAU145XALG6MUTE_ADDR    246
#define MOD_MUTE1_6_MUTENOSLEWADAU145XALG6MUTE_FIXPT   0x00000001
#define MOD_MUTE1_6_MUTENOSLEWADAU145XALG6MUTE_VALUE   SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_MUTE1_6_MUTENOSLEWADAU145XALG6MUTE_TYPE    SIGMASTUDIOTYPE_INTEGER
#define MOD_MUTE1_6_MUTENOSLEWADAU145XALG6MUTE_MEMORYPAGE 0

/* Module Mute1_8 - Mute*/
#define MOD_MUTE1_8_COUNT                              1
#define MOD_MUTE1_8_DEVICE                             "IC1"
#define MOD_MUTE1_8_MUTENOSLEWADAU145XALG2MUTE_ADDR    247
#define MOD_MUTE1_8_MUTENOSLEWADAU145XALG2MUTE_FIXPT   0x00000001
#define MOD_MUTE1_8_MUTENOSLEWADAU145XALG2MUTE_VALUE   SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_MUTE1_8_MUTENOSLEWADAU145XALG2MUTE_TYPE    SIGMASTUDIOTYPE_INTEGER
#define MOD_MUTE1_8_MUTENOSLEWADAU145XALG2MUTE_MEMORYPAGE 0

/* Module Mute1_9 - Mute*/
#define MOD_MUTE1_9_COUNT                              1
#define MOD_MUTE1_9_DEVICE                             "IC1"
#define MOD_MUTE1_9_MUTENOSLEWADAU145XALG3MUTE_ADDR    248
#define MOD_MUTE1_9_MUTENOSLEWADAU145XALG3MUTE_FIXPT   0x00000001
#define MOD_MUTE1_9_MUTENOSLEWADAU145XALG3MUTE_VALUE   SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_MUTE1_9_MUTENOSLEWADAU145XALG3MUTE_TYPE    SIGMASTUDIOTYPE_INTEGER
#define MOD_MUTE1_9_MUTENOSLEWADAU145XALG3MUTE_MEMORYPAGE 0

/* Module Mute1_7 - Mute*/
#define MOD_MUTE1_7_COUNT                              1
#define MOD_MUTE1_7_DEVICE                             "IC1"
#define MOD_MUTE1_7_MUTENOSLEWADAU145XALG1MUTE_ADDR    249
#define MOD_MUTE1_7_MUTENOSLEWADAU145XALG1MUTE_FIXPT   0x00000001
#define MOD_MUTE1_7_MUTENOSLEWADAU145XALG1MUTE_VALUE   SIGMASTUDIOTYPE_INTEGER_CONVERT(1)
#define MOD_MUTE1_7_MUTENOSLEWADAU145XALG1MUTE_TYPE    SIGMASTUDIOTYPE_INTEGER
#define MOD_MUTE1_7_MUTENOSLEWADAU145XALG1MUTE_MEMORYPAGE 0

#endif
