# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 6.4e-05 1024 0.3 2460 425984 36.1788 20.4431 1212.22 628.357 1897.36 1897.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 6.4e-05 1024 0.3 2460 425088 36.2387 20.455 1446.68 633.446 2136.99 2137.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 6.4e-05 1024 0.3 2460 426240 36.1521 20.4882 1510.18 629.065 2196.05 2196.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 6.4e-05 1024 0.3 2460 425472 36.1827 20.4782 1405.61 628.572 2091.01 2091.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 6.4e-05 1024 0.3 2460 424000 36.2657 20.4585 1419.35 627.291 2103.53 2103.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 6.4e-05 1024 0.3 2460 424704 36.1557 20.4319 1461.69 627.464 2145.92 2146.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 6.4e-05 1024 0.3 2460 426240 36.2513 20.6647 1470.83 629.049 2156.96 2157.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 6.4e-05 1024 0.3 2460 423936 36.0294 20.394 1418.48 626.477 2101.56 2101.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 6.4e-05 1024 0.3 2460 423936 36.0489 20.4001 1427.03 626.379 2110.03 2110.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 6.4e-05 1024 0.3 2460 422400 36.3638 20.4311 1526.16 627.51 2210.63 2210.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 6.4e-05 1024 0.3 2460 421888 36.2195 20.4041 1773 627.226 2457.02 2457.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 6.4e-05 1024 0.3 2460 426496 36.1767 20.4556 1241.16 628.917 1926.87 1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 6.4e-05 1024 0.3 2460 426240 36.3294 20.4989 1255.07 628.855 1940.92 1941.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 6.4e-05 1024 0.3 2460 426240 36.2268 20.8609 1246.06 628.507 1931.83 1931.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 6.4e-05 1024 0.3 2460 426496 36.3025 20.4986 1280.39 628.696 1966.07 1966.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 6.4e-05 1024 0.3 2460 425984 36.1536 20.4498 1251.78 628.189 1936.74 1936.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 6.4e-05 1024 0.3 2460 425088 36.2256 20.4532 1476.64 627.952 2161.45 2161.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 6.4e-05 1024 0.3 2460 426240 36.1366 20.4794 1444.78 628.833 2130.4 2130.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 6.4e-05 1024 0.3 2460 425472 36.0982 20.4718 1537.31 628.488 2222.53 2222.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 6.4e-05 1024 0.3 2460 424000 36.205 20.4514 1523.56 627.281 2207.67 2207.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 6.4e-05 1024 0.3 2460 424704 36.1306 20.4334 1536.51 627.478 2220.73 2220.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 6.4e-05 1024 0.3 2460 426240 36.2606 20.5038 1514.22 628.591 2199.76 2199.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 6.4e-05 1024 0.3 2460 423936 36.0323 20.4981 1444.09 626.309 2127.1 2127.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 6.4e-05 1024 0.3 2460 423936 36.012 21.1295 1681.27 626.56 2365.14 2365.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 6.4e-05 1024 0.3 2460 422400 36.359 20.4399 1678.68 627.486 2363.14 2363.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 6.4e-05 1024 0.3 2460 421888 36.2226 20.3886 1529.68 627.171 2213.64 2213.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 6.4e-05 1024 0.3 2460 425984 36.1793 20.4616 1176.45 628.827 1862.08 1862.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 6.4e-05 1024 0.3 2460 426240 36.2887 20.4964 1326.72 629.01 2012.68 2012.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 6.4e-05 1024 0.3 2460 426240 36.2099 20.4762 1234.92 628.875 1920.64 1920.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 6.4e-05 1024 0.3 2460 426496 36.309 20.4968 1255.76 629.055 1941.8 1941.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 6.4e-05 1024 0.3 2460 424960 36.2353 20.4444 1209.15 628.196 1894.2 1894.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 6.4e-05 1024 0.3 2460 425088 36.1965 20.7729 1556.25 627.936 2241.32 2241.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 6.4e-05 1024 0.3 2460 423936 36.199 20.4461 1079.03 627.501 1763.35 1763.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 6.4e-05 1024 0.3 2460 426240 36.1171 20.5906 1501.53 628.531 2186.93 2187.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 6.4e-05 1024 0.3 2460 424960 36.1712 20.4656 1044.9 629.183 1730.89 1731.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 6.4e-05 1024 0.3 2460 425472 36.1434 21.1616 1404.98 629.012 2091.47 2091.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 6.4e-05 1024 0.3 2460 423936 36.0051 20.3906 1000.16 626.971 1683.69 1683.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 6.4e-05 1024 0.3 2460 424000 36.2146 20.4493 1464.68 627.295 2148.82 2148.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 6.4e-05 1024 0.3 2460 422400 36.3659 20.4298 1027.25 627.437 1711.65 1711.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 6.4e-05 1024 0.3 2460 424704 36.0909 20.4405 1859.01 628.072 2543.79 2543.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 6.4e-05 1024 0.3 2460 422912 35.9339 20.3534 1209.64 631.21 1897.3 1897.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 6.4e-05 1024 0.3 2460 426240 36.2072 20.5116 1788.21 628.965 2474.07 2474.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 6.4e-05 1024 0.3 2460 426240 36.1124 20.4876 1210.86 628.646 1896.28 1896.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 6.4e-05 1024 0.3 2460 423936 36.0248 20.3962 1720.93 626.998 2404.53 2404.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 6.4e-05 1024 0.3 2460 421888 36.2172 20.4411 1154.74 627.165 1838.73 1838.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 6.4e-05 1024 0.3 2460 423936 35.9864 20.394 1504.98 627.121 2188.65 2188.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 6.4e-05 1024 0.3 2460 423936 36.0466 20.4047 1062.7 627.326 1746.64 1746.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 6.4e-05 1024 0.3 2460 422400 36.3623 20.4349 1565.49 626.929 2249.38 2249.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 6.4e-05 1024 0.3 2460 422400 36.3034 20.4227 1129.37 627.626 1813.9 1814.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 6.4e-05 1024 0.3 2472 426496 36.19 20.4538 1168.57 628.392 1853.78 1853.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 6.4e-05 1024 0.3 2472 426240 36.3262 20.4923 1238.25 628.506 1923.75 1923.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 6.4e-05 1024 0.3 2472 426240 36.2254 20.48 1221.79 628.948 1907.63 1907.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 6.4e-05 1024 0.3 2472 425472 36.137 20.779 788.589 628.49 1474.16 1474.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 6.4e-05 1024 0.3 2472 426496 36.2611 20.4984 1410.72 629.19 2096.84 2096.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 6.4e-05 1024 0.3 2472 424704 36.0991 20.4431 890.877 627.386 1574.97 1575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 6.4e-05 1024 0.3 2472 425984 36.0941 20.4438 1299.87 628.279 1984.86 1984.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 6.4e-05 1024 0.3 2472 423936 36.0132 20.394 841.949 626.456 1524.99 1525.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 6.4e-05 1024 0.3 2472 425088 36.1976 20.4512 1496.16 627.296 2180.28 2180.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 6.4e-05 1024 0.3 2472 423936 36.1994 20.4472 1045.9 627.513 1730.22 1730.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 6.4e-05 1024 0.3 2472 426240 36.1195 20.48 1424.48 628.461 2109.71 2109.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 6.4e-05 1024 0.3 2472 424960 36.1807 20.4677 1014.92 628.48 1700.22 1700.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 6.4e-05 1024 0.3 2472 425472 36.1236 20.4677 1823.05 629.061 2508.87 2509.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 6.4e-05 1024 0.3 2472 423936 35.9943 20.3894 1158.15 627.062 1841.77 1841.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 6.4e-05 1024 0.3 2472 424000 36.2092 20.4492 1778.6 626.77 2462.21 2462.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 6.4e-05 1024 0.3 2472 422400 36.3548 21.1763 1201.36 626.982 1886.05 1886.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 6.4e-05 1024 0.3 2472 424704 36.0869 21.2974 1738.29 627.566 2423.41 2423.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 6.4e-05 1024 0.3 2472 422912 35.9209 21.3086 1153.14 625.321 1835.86 1835.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 6.4e-05 1024 0.3 2472 426240 36.207 20.5005 1709.86 628.519 2395.25 2395.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 6.4e-05 1024 0.3 2472 426240 36.1088 20.4858 1103.83 629.104 1789.71 1789.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 6.4e-05 1024 0.3 2472 423936 36.0089 20.3947 1625.32 626.454 2308.35 2308.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 6.4e-05 1024 0.3 2472 421888 36.2257 20.4022 1087.69 626.634 1771.12 1771.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 6.4e-05 1024 0.3 2475 425984 36.1088 20.4548 1321.91 628.239 2006.89 2007.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 6.4e-05 1024 0.3 2475 425600 36.3641 20.4942 1188.1 628.856 1873.98 1874.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 6.4e-05 1024 0.3 2475 424960 36.272 20.4844 767.813 628.376 1453.11 1453.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 6.4e-05 1024 0.3 2475 425472 36.2639 20.4757 1265.14 628.409 1950.45 1950.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 6.4e-05 1024 0.3 2475 425472 36.1301 21.0855 817.873 628.559 1503.81 1503.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 6.4e-05 1024 0.3 2475 425600 36.3048 21.7755 1350.94 628.597 2037.78 2037.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 6.4e-05 1024 0.3 2475 424704 36.122 20.4364 857.386 627.984 1542.09 1542.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 6.4e-05 1024 0.3 2475 424960 36.117 20.4395 1352.8 628.353 2037.87 2038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 6.4e-05 1024 0.3 2475 423936 36.0375 20.398 874.483 626.457 1557.55 1557.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 6.4e-05 1024 0.3 2475 425088 36.1944 20.518 1497.46 627.927 2182.26 2182.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 6.4e-05 1024 0.3 2475 423936 36.1949 20.4411 1071.58 627.52 1755.9 1756.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 6.4e-05 1024 0.3 2475 424960 36.237 20.4745 1451.87 628.471 2137.22 2137.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 6.4e-05 1024 0.3 2475 424960 36.1766 20.4638 1020.68 628.574 1706.06 1706.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 6.4e-05 1024 0.3 2475 425472 36.107 20.5292 1763.79 628.479 2449.08 2449.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 6.4e-05 1024 0.3 2475 423936 36.0062 20.4268 1177.15 626.648 1860.4 1860.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 6.4e-05 1024 0.3 2475 424000 36.2092 20.4495 1754 626.87 2437.71 2437.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 6.4e-05 1024 0.3 2475 422400 36.3338 20.5847 1171.56 626.836 1855.49 1855.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 6.4e-05 1024 0.3 2475 424704 36.0955 20.4368 1703.48 627.406 2387.58 2387.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 6.4e-05 1024 0.3 2475 422912 35.9479 20.3567 1121.79 625.675 1803.93 1804.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 6.4e-05 1024 0.3 2475 424320 36.3652 20.5025 1661.74 629.041 2347.82 2347.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 6.4e-05 1024 0.3 2475 422400 36.4423 20.4805 1095.72 630.837 1783.66 1783.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 6.4e-05 1024 0.3 2475 423936 35.9998 20.3981 1581.49 628.626 2266.69 2266.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 6.4e-05 1024 0.3 2475 421888 36.2145 20.3996 1109.51 628.951 1795.25 1795.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 6.4e-05 1024 0.3 2464 425472 36.1818 20.4587 1158.08 630.562 1845.46 1845.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 6.4e-05 1024 0.3 2464 424960 36.1124 20.787 745.17 630.347 1432.58 1432.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 6.4e-05 1024 0.3 2464 425600 36.3328 20.49 1184.76 630.558 1872.31 1872.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 6.4e-05 1024 0.3 2464 424960 36.2724 20.4855 763.478 629.131 1449.54 1449.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 6.4e-05 1024 0.3 2464 425472 36.226 20.4748 1275.18 629.101 1961.15 1961.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 6.4e-05 1024 0.3 2464 425472 36.1378 21.9382 823.6 630.659 1512.51 1512.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 6.4e-05 1024 0.3 2464 425600 36.3126 20.5051 1266.41 629.296 1952.69 1952.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 6.4e-05 1024 0.3 2464 424704 36.1081 20.4355 808.113 628.142 1492.97 1493.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 6.4e-05 1024 0.3 2464 424704 36.1683 20.4662 660.619 628.233 1345.66 1345.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 6.4e-05 1024 0.3 2464 424960 36.1239 20.4435 1234.02 628.441 1919.2 1919.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 6.4e-05 1024 0.3 2464 423936 36.0421 20.3932 794.994 627.057 1478.65 1478.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 6.4e-05 1024 0.3 2464 423936 35.9845 20.6139 664.782 628.694 1350.24 1350.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 6.4e-05 1024 0.3 2464 423936 36.2607 20.4579 1823.08 628.133 2508.1 2508.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 6.4e-05 1024 0.3 2464 423936 36.1848 20.4513 1148.06 629.672 1834.54 1834.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 6.4e-05 1024 0.3 2464 421632 36.2522 20.4001 947.811 628.236 1632.87 1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 6.4e-05 1024 0.3 2464 424960 36.2158 21.1876 1689.1 630.621 2377.3 2377.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 6.4e-05 1024 0.3 2464 424960 36.1672 20.4669 1134.21 630.737 1821.75 1821.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 6.4e-05 1024 0.3 2464 422400 36.4168 20.6972 947.643 629.169 1634.08 1634.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 1024 0.3 2464 425472 36.1157 20.8384 1616.27 629.178 2302.58 2302.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 6.4e-05 1024 0.3 2464 423936 36.0135 20.3885 1042.69 627.131 1726.39 1726.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 6.4e-05 1024 0.3 2464 419328 36.1756 20.3385 900 626.768 1583.45 1583.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 6.4e-05 1024 0.3 2464 424000 36.1949 20.4556 1582.3 626.784 2265.9 2266.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 6.4e-05 1024 0.3 2464 422400 36.3411 20.4369 1092.55 626.926 1776.42 1776.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 6.4e-05 1024 0.3 2464 422400 36.132 20.4041 911.958 627.027 1595.69 1595.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 6.4e-05 1024 0.3 2464 424704 36.0996 20.4393 1531.65 629.632 2217.99 2218.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 6.4e-05 1024 0.3 2464 422912 35.9592 20.3559 1066.49 625.883 1748.86 1748.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 6.4e-05 1024 0.3 2464 424704 36.1244 20.4639 886.194 628.413 1571.37 1571.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 6.4e-05 1024 0.3 2464 424320 36.3624 20.5016 1487.1 631.076 2175.21 2175.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 6.4e-05 1024 0.3 2464 422400 36.459 20.4801 1076.35 631.248 1764.71 1764.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 6.4e-05 1024 0.3 2464 420480 36.4075 20.7154 885.535 626.118 1568.95 1569.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 6.4e-05 1024 0.3 2464 423936 35.9911 20.3997 1516.87 627.091 2200.53 2200.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 6.4e-05 1024 0.3 2464 421888 36.2272 20.4494 1025.54 627.156 1709.55 1709.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 6.4e-05 1024 0.3 2464 423936 36.0453 20.4026 923.748 629.369 1609.74 1609.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 6.4e-05 1024 0.3 2480 425984 36.1359 20.4509 1182.83 630.56 1870.16 1870.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 6.4e-05 1024 0.3 2480 424960 36.0985 20.4377 758.362 630.341 1445.41 1445.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 6.4e-05 1024 0.3 2480 425600 36.258 20.4975 1326.43 629.099 2012.45 2012.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 6.4e-05 1024 0.3 2480 424960 36.2306 20.4783 855.581 629.095 1541.55 1541.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 6.4e-05 1024 0.3 2480 424320 36.3704 20.5023 699.878 630.669 1387.59 1387.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 6.4e-05 1024 0.3 2480 425472 36.2303 20.4758 1240.62 629.086 1926.59 1926.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 6.4e-05 1024 0.3 2480 425472 36.1576 20.4659 811.459 629.167 1497.42 1497.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 6.4e-05 1024 0.3 2480 423936 36.1987 20.4443 664.996 627.585 1349.4 1349.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 6.4e-05 1024 0.3 2480 425600 36.2676 20.9387 1791.4 629.287 2478.06 2478.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 6.4e-05 1024 0.3 2480 424704 36.1099 20.4447 1118.41 629.636 1804.76 1804.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 6.4e-05 1024 0.3 2480 424704 36.1958 20.4603 910.362 627.555 1594.74 1594.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 6.4e-05 1024 0.3 2480 424960 36.0738 20.4422 1639.48 627.753 2323.92 2324.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 6.4e-05 1024 0.3 2480 423936 36.0012 20.3938 1006.23 626.341 1689.13 1689.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 6.4e-05 1024 0.3 2480 423936 35.9887 20.3837 825.364 627.264 1509.17 1509.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 6.4e-05 1024 0.3 2480 425088 36.1856 20.4502 1699.29 627.431 2383.53 2383.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 6.4e-05 1024 0.3 2480 423936 36.1948 20.4391 1099.18 629.664 1785.64 1785.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 6.4e-05 1024 0.3 2480 421632 36.264 20.406 961.112 626.728 1644.68 1644.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 6.4e-05 1024 0.3 2480 419328 36.1657 20.3387 853.077 630.602 1540.35 1540.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 6.4e-05 1024 0.3 2480 424960 36.2427 20.483 1584.49 628.903 2270.29 2270.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 6.4e-05 1024 0.3 2480 424960 36.1936 20.4692 1076.79 630.731 1764.35 1764.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 6.4e-05 1024 0.3 2480 422400 36.4503 20.4842 900.671 629.111 1586.89 1587.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 6.4e-05 1024 0.3 2480 419840 36.2561 20.347 864.578 627.338 1548.69 1548.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 6.4e-05 1024 0.3 2480 425472 36.115 20.4676 1479.07 628.484 2164.31 2164.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 6.4e-05 1024 0.3 2480 423936 36.018 20.4001 1057.04 627.254 1740.88 1741.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 6.4e-05 1024 0.3 2480 419328 36.185 20.3366 866.529 627.2 1550.42 1550.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 6.4e-05 1024 0.3 2480 423936 36.0581 20.4227 824.589 626.654 1507.9 1508.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 6.4e-05 1024 0.3 2480 424000 36.1837 20.4501 1545.78 627.123 2229.71 2229.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 6.4e-05 1024 0.3 2480 422400 36.3572 20.4411 1051.66 626.723 1735.36 1735.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 6.4e-05 1024 0.3 2480 422400 36.1213 20.3896 907.223 627.016 1590.93 1591.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 6.4e-05 1024 0.3 2480 422400 36.2905 20.4165 835.881 627.172 1519.93 1520.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 6.4e-05 1024 0.3 2496 425472 36.0919 20.4565 1275.2 628.979 1960.9 1961.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 6.4e-05 1024 0.3 2496 424960 36.0713 20.4446 826.581 627.567 1510.84 1510.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 6.4e-05 1024 0.3 2496 425472 36.11 20.4676 683.323 628.28 1368.35 1368.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 6.4e-05 1024 0.3 2496 425600 36.3 20.4913 1249.23 628.25 1934.43 1934.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 6.4e-05 1024 0.3 2496 424960 36.2677 20.4984 813.807 628.923 1499.66 1499.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 6.4e-05 1024 0.3 2496 424320 36.3756 20.5029 667.179 634.647 1358.87 1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 6.4e-05 1024 0.3 2496 425472 36.1576 20.478 1756.29 634.563 2447.65 2447.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 6.4e-05 1024 0.3 2496 425472 36.0984 20.4775 1096.52 628.314 1781.58 1781.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 6.4e-05 1024 0.3 2496 423936 36.1783 20.7319 885.072 627.379 1569.53 1569.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 6.4e-05 1024 0.3 2496 423936 36.0153 20.3962 747.721 632.669 1436.97 1437.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 6.4e-05 1024 0.3 2496 425600 36.2636 20.4922 1624.95 628.398 2310.27 2310.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 6.4e-05 1024 0.3 2496 424704 36.097 20.439 1021.57 627.292 1705.57 1705.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 6.4e-05 1024 0.3 2496 424704 36.1699 20.4672 837.035 627.352 1521.19 1521.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 6.4e-05 1024 0.3 2496 422912 35.9503 20.3565 751.706 631.207 1439.38 1439.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 6.4e-05 1024 0.3 2496 424960 36.0519 20.4455 1531.52 633.746 2221.93 2222.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 6.4e-05 1024 0.3 2496 423936 35.9902 20.3935 974.529 626.295 1657.38 1657.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 6.4e-05 1024 0.3 2496 423936 36.0169 20.4026 792.537 626.385 1475.51 1475.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 6.4e-05 1024 0.3 2496 421888 36.213 20.3935 697.516 626.472 1380.76 1380.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 6.4e-05 1024 0.3 2496 423936 36.2551 20.4595 1501.56 627.23 2185.66 2185.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 6.4e-05 1024 0.3 2496 423936 36.177 20.4615 1057.11 627.354 1741.28 1741.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 6.4e-05 1024 0.3 2496 421632 36.2563 20.4083 891.147 632.052 1580.04 1580.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 6.4e-05 1024 0.3 2496 419328 36.1787 20.3368 884.958 624.416 1566.06 1566.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 6.4e-05 1024 0.3 2496 424960 36.2235 20.4828 1487.19 634.62 2178.69 2178.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 6.4e-05 1024 0.3 2496 424960 36.1739 20.4688 1074.46 628.368 1759.64 1759.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 6.4e-05 1024 0.3 2496 422400 36.4591 20.4828 886.596 628.476 1572.2 1572.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 6.4e-05 1024 0.3 2496 419840 36.2616 20.3573 823.68 631.336 1511.8 1511.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 6.4e-05 1024 0.3 2500 424960 36.182 20.4633 1325.63 628.82 2011.27 2011.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 6.4e-05 1024 0.3 2500 423936 36.2082 20.4821 854.453 627.554 1538.87 1538.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 6.4e-05 1024 0.3 2500 423936 36.2486 20.4677 702.296 628.922 1388.1 1388.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 6.4e-05 1024 0.3 2500 424960 36.3776 20.4943 1255.75 634.43 1947.22 1947.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 6.4e-05 1024 0.3 2500 424960 36.2512 20.4857 807.45 634.615 1498.97 1499.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 6.4e-05 1024 0.3 2500 424320 36.363 20.5025 672.521 634.639 1364.19 1364.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 6.4e-05 1024 0.3 2500 424960 36.1877 20.474 577.934 634.563 1269.33 1269.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 6.4e-05 1024 0.3 2500 424704 36.2506 20.5252 1726.37 628.254 2411.57 2411.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 6.4e-05 1024 0.3 2500 423936 36.2527 20.4715 1065.58 634.636 1757.12 1757.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 6.4e-05 1024 0.3 2500 423936 36.1864 20.4426 869.369 627.35 1553.52 1553.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 6.4e-05 1024 0.3 2500 420864 36.2933 20.3954 736.368 626.349 1419.57 1419.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 6.4e-05 1024 0.3 2500 424704 36.3476 20.5012 1589.83 634.738 2281.59 2281.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 6.4e-05 1024 0.3 2500 422912 36.2936 20.4389 1001.55 627.28 1685.73 1685.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 6.4e-05 1024 0.3 2500 422016 36.4928 20.4624 816.961 627.998 1502.08 1502.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 6.4e-05 1024 0.3 2500 419328 36.2857 20.3577 730.751 625.056 1412.61 1412.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 6.4e-05 1024 0.3 2500 423936 36.1801 20.4417 1533.56 627.573 2217.92 2218.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 6.4e-05 1024 0.3 2500 421888 36.1883 20.3939 984.022 626.31 1667.08 1667.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 6.4e-05 1024 0.3 2500 420864 36.2955 20.4059 815.684 632.681 1505.24 1505.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 6.4e-05 1024 0.3 2500 421888 36.2225 20.3987 712.604 627.052 1396.45 1396.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 6.4e-05 1024 0.3 2500 423936 36.2656 20.4498 1581.7 627.239 2265.82 2265.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 6.4e-05 1024 0.3 2500 423936 36.1842 20.4541 1127.33 633.616 1817.76 1817.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 6.4e-05 1024 0.3 2500 421632 36.2658 20.4099 928.066 625.906 1610.82 1610.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 6.4e-05 1024 0.3 2500 419328 36.1641 20.3346 876.145 624.45 1557.27 1557.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 6.4e-05 1024 0.3 2500 420480 36.404 20.4165 805.702 632.249 1494.94 1495.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 6.4e-05 1024 0.3 2500 424960 36.2112 20.4804 1539.34 628.305 2224.52 2224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 6.4e-05 1024 0.3 2500 424960 36.1692 20.4706 1064.36 634.562 1755.74 1755.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 6.4e-05 1024 0.3 2500 422400 36.4382 20.5555 896.413 634.682 1588.26 1588.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 6.4e-05 1024 0.3 2500 419840 36.2405 20.3549 822.728 631.466 1510.96 1511.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 6.4e-05 1024 0.3 2500 422400 36.2942 20.4288 790.996 627.033 1474.91 1475.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 6.4e-05 1024 0.3 2460 424448 36.2363 20.4534 1223.24 634.539 1914.64 1914.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 6.4e-05 1024 0.3 2460 423936 36.1912 20.9144 799.224 627.577 1484.07 1484.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 6.4e-05 1024 0.3 2460 423936 36.2569 20.4754 652.006 628.292 1337.2 1337.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 6.4e-05 1024 0.3 2460 421888 36.1849 20.3914 560.436 626.301 1243.48 1243.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 6.4e-05 1024 0.3 2460 424320 36.3598 20.4974 1707.1 634.423 2398.55 2398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 6.4e-05 1024 0.3 2460 423680 36.3329 20.5763 1054.45 634.601 1746.13 1746.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 6.4e-05 1024 0.3 2460 424320 36.3803 20.5028 862.223 634.523 1553.8 1553.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 6.4e-05 1024 0.3 2460 422400 36.3723 20.4717 728.276 634.698 1419.99 1420.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 6.4e-05 1024 0.3 2460 423936 36.2929 20.478 1569.21 634.562 2260.72 2260.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 6.4e-05 1024 0.3 2460 423936 36.2502 20.4664 983.956 628.296 1669.14 1669.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 6.4e-05 1024 0.3 2460 421632 36.4257 20.4444 799.555 633.638 1490.23 1490.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 6.4e-05 1024 0.3 2460 420864 36.2955 20.3939 717.94 626.539 1401.35 1401.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 6.4e-05 1024 0.3 2460 422400 36.4417 20.4863 627.11 634.689 1318.89 1319.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 6.4e-05 1024 0.3 2460 423808 36.4296 20.5005 1487.27 634.594 2178.96 2179.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 6.4e-05 1024 0.3 2460 422912 36.2935 20.437 942.333 633.451 1632.68 1632.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 6.4e-05 1024 0.3 2460 422016 36.4846 20.4656 790.416 627.498 1475.03 1475.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 6.4e-05 1024 0.3 2460 419328 36.2576 20.3527 689.084 631.32 1377.19 1377.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 6.4e-05 1024 0.3 2460 421120 36.2119 20.3858 612.61 625.139 1294.51 1294.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 6.4e-05 1024 0.3 2460 423936 36.2002 20.4431 1379.75 627.568 2064.13 2064.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 6.4e-05 1024 0.3 2460 421888 36.1794 20.5507 907.247 626.385 1590.53 1590.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 6.4e-05 1024 0.3 2460 420864 36.2978 20.3984 750.035 632.67 1439.57 1439.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 6.4e-05 1024 0.3 2460 421888 36.2127 20.3982 675.091 626.494 1358.36 1358.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 6.4e-05 1024 0.3 2460 419840 36.2576 20.358 619.303 625.175 1301.26 1301.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 6.4e-05 1024 0.3 2496 424960 36.2204 20.4554 1220.38 628.225 1905.46 1905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 6.4e-05 1024 0.3 2496 423936 36.2129 20.4386 783.038 627.559 1467.41 1467.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 6.4e-05 1024 0.3 2496 423936 36.253 20.4694 647.847 634.482 1339.22 1339.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 6.4e-05 1024 0.3 2496 421888 36.2004 20.3981 554.316 632.455 1243.54 1243.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 6.4e-05 1024 0.3 2496 424960 36.3004 20.4921 1651.8 628.22 2336.98 2337.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 6.4e-05 1024 0.3 2496 424960 36.2378 20.4886 1012.6 628.915 1698.42 1698.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 6.4e-05 1024 0.3 2496 424320 36.3653 20.501 830.29 628.931 1516.25 1516.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 6.4e-05 1024 0.3 2496 424960 36.1679 20.4644 715.92 634.565 1407.29 1407.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 6.4e-05 1024 0.3 2496 422400 36.3574 20.6087 649.861 633.028 1340.02 1340.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 6.4e-05 1024 0.3 2496 424704 36.2414 20.474 1531.29 634.424 2222.6 2222.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 6.4e-05 1024 0.3 2496 423936 36.2579 20.4671 959.186 634.495 1650.58 1650.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 6.4e-05 1024 0.3 2496 423936 36.2052 20.439 781.139 627.536 1465.49 1465.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 6.4e-05 1024 0.3 2496 420864 36.3062 20.3961 687.196 632.658 1376.73 1376.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 6.4e-05 1024 0.3 2496 422400 36.4236 20.4867 609.177 634.815 1301.07 1301.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 6.4e-05 1024 0.3 2496 424704 36.3522 20.4971 1427.13 628.431 2112.57 2112.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 6.4e-05 1024 0.3 2496 422912 36.2985 20.4416 900.884 627.315 1585.11 1585.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 6.4e-05 1024 0.3 2496 422016 36.4875 20.4548 763.338 627.371 1447.82 1447.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 6.4e-05 1024 0.3 2496 419328 36.2765 20.3489 667.392 631.33 1355.51 1355.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 6.4e-05 1024 0.3 2496 421120 36.2041 20.3919 593.845 631.403 1282.01 1282.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 6.4e-05 1024 0.3 2496 423936 36.1664 20.4411 1376.63 633.762 2067.17 2067.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 6.4e-05 1024 0.3 2496 421888 36.1728 20.394 890.413 632.584 1579.72 1579.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 6.4e-05 1024 0.3 2496 420864 36.306 20.396 733.56 632.696 1423.13 1423.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 6.4e-05 1024 0.3 2496 421888 36.203 20.3975 662.463 627.073 1346.31 1346.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 6.4e-05 1024 0.3 2496 419840 36.2631 21.0499 606.413 631.477 1295.37 1295.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 6.4e-05 1024 0.3 2496 417792 36.562 20.4001 558.57 632.925 1248.62 1248.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 6.4e-05 1024 0.3 2560 422656 36.4218 20.4781 1229.52 634.386 1920.98 1921.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 6.4e-05 1024 0.3 2560 422400 36.3524 20.6287 1399.63 634.532 2091.31 2091.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 6.4e-05 1024 0.3 2560 421888 36.3889 20.4386 903.666 633.769 1594.42 1594.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 6.4e-05 1024 0.3 2560 422400 36.3676 20.4694 734.902 634.484 1426.39 1426.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 6.4e-05 1024 0.3 2560 419840 36.4034 20.4 653.231 632.582 1342.78 1342.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 6.4e-05 1024 0.3 2560 422400 36.3597 20.4638 602.518 629.002 1288.51 1288.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 6.4e-05 1024 0.3 2560 420864 36.2919 20.4018 555.176 626.98 1239.01 1239.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 6.4e-05 1024 0.3 2560 419328 36.2658 20.3612 521.527 631.206 1209.52 1209.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 6.4e-05 1024 0.3 2560 417792 36.5134 20.3946 492.049 632.752 1181.87 1181.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 6.4e-05 1024 0.3 2460 419328 36.2726 20.3545 463.738 631.316 1151.85 1151.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 6.4e-05 1024 0.3 2496 419328 36.2631 20.3548 457.66 631.341 1145.78 1145.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 6.4e-05 1024 0.3 2500 421120 36.2014 20.3836 473.726 631.403 1161.88 1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 6.4e-05 1024 0.3 2496 421120 36.2167 20.3825 470.41 625.129 1152.31 1152.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 6.4e-05 1024 0.3 2464 423936 36.0145 20.3996 535.86 632.449 1224.89 1225.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 6.4e-05 1024 0.3 2464 414720 36.0135 20.1925 796.583 619.148 1472.1 1472.22
