$date
	Sun Oct 23 07:53:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#575370
b10111 &
b10111 %
1$
b10111 !
1"
#575371
0"
#575374
b1000110 &
b1000110 %
#575378
b100011 &
b100011 %
#575382
b1101010 &
b1101010 %
#575386
b110101 &
b110101 %
#575390
b10100000 &
b10100000 %
#575394
b1010000 &
b1010000 %
#575398
b101000 &
b101000 %
#575402
b10100 &
b10100 %
#575406
b1010 &
b1010 %
#575410
b101 &
b101 %
#575414
b10000 &
b10000 %
#575418
b1000 &
b1000 %
#575422
b100 &
b100 %
#575426
b10 &
b10 %
#575430
b1 &
1#
b1 %
#575434
b0 &
b0 %
0#
0$
#1480102
b10 &
b10 %
1$
b10 !
1"
#1480103
0"
#1480106
b1 &
b1 %
1#
#1480110
b0 &
0#
b0 %
0$
#2560645
1"
#2560646
b10 &
b10 %
1$
#2560647
0"
#2560650
b1 &
b1 %
1#
#2560654
b0 &
0#
b0 %
0$
#4500012
