// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_cnn,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.344000,HLS_SYN_LAT=47799,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=0,HLS_SYN_FF=32550,HLS_SYN_LUT=19022,HLS_VERSION=2020_2}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        in_stream_V_TDATA,
        in_stream_V_TVALID,
        in_stream_V_TREADY,
        out_stream_V_TDATA,
        out_stream_V_TVALID,
        out_stream_V_TREADY
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_pp0_stage0 = 12'd16;
parameter    ap_ST_fsm_state8 = 12'd32;
parameter    ap_ST_fsm_pp1_stage0 = 12'd64;
parameter    ap_ST_fsm_state11 = 12'd128;
parameter    ap_ST_fsm_pp2_stage0 = 12'd256;
parameter    ap_ST_fsm_state14 = 12'd512;
parameter    ap_ST_fsm_state15 = 12'd1024;
parameter    ap_ST_fsm_state16 = 12'd2048;

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_V_TDATA;
input   in_stream_V_TVALID;
output   in_stream_V_TREADY;
output  [31:0] out_stream_V_TDATA;
output   out_stream_V_TVALID;
input   out_stream_V_TREADY;

 reg    ap_rst_n_inv;
reg   [7:0] indvar_flatten19_reg_3439;
reg   [3:0] j_reg_3450;
reg   [5:0] indvar_flatten_reg_3461;
reg   [1:0] m_reg_3472;
reg   [3:0] k_reg_3483;
reg   [3:0] channel_reg_3494;
reg   [7:0] indvar_flatten35_reg_3505;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state3;
wire   [4:0] add_ln26_fu_3556_p2;
reg   [4:0] add_ln26_reg_5267;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln26_fu_3562_p2;
wire   [1:0] select_ln20_fu_3574_p3;
reg   [1:0] select_ln20_reg_5276;
wire   [0:0] trunc_ln27_fu_3582_p1;
reg   [0:0] trunc_ln27_reg_5281;
wire   [0:0] cmp27_not_i_fu_3586_p2;
reg   [0:0] cmp27_not_i_reg_5286;
wire   [7:0] add_ln28_fu_3592_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state5_pp0_stage0_iter0;
wire   [31:0] conv1_out_dout;
wire    conv1_out_empty_n;
reg    conv1_out_read;
reg   [0:0] icmp_ln28_reg_5297;
reg    ap_block_state6_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] pool1_out_din;
wire    pool1_out_full_n;
reg    pool1_out_write;
reg   [0:0] select_ln29_2_reg_5312;
reg   [0:0] select_ln29_2_reg_5312_pp0_iter1_reg;
reg    ap_block_state7_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln28_fu_3609_p2;
wire   [3:0] select_ln28_fu_3669_p3;
reg   [3:0] select_ln28_reg_5301;
wire   [0:0] or_ln29_1_fu_3709_p2;
reg   [0:0] or_ln29_1_reg_5307;
wire   [0:0] select_ln29_2_fu_3725_p3;
wire   [1:0] select_ln29_3_fu_3733_p3;
wire   [2:0] empty_42_fu_3741_p1;
reg   [2:0] empty_42_reg_5321;
wire   [3:0] add_ln30_fu_3745_p2;
wire   [5:0] select_ln29_4_fu_3757_p3;
wire   [6:0] p_t_fu_3770_p3;
reg   [6:0] p_t_reg_5336;
wire   [31:0] storemerge_fu_4095_p3;
reg   [31:0] storemerge_reg_5340;
wire   [3:0] channel_1_fu_4106_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state9_pp1_stage0_iter0;
reg   [0:0] icmp_ln48_reg_5462;
reg    ap_block_state10_pp1_stage0_iter1;
reg    ap_enable_reg_pp1_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln48_fu_4112_p2;
wire   [1:0] l_1_fu_4118_p2;
wire    ap_CS_fsm_state11;
wire   [7:0] add_ln52_fu_4123_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state12_pp2_stage0_iter0;
reg   [0:0] icmp_ln52_reg_5476;
reg    ap_block_state13_pp2_stage0_iter1;
reg    ap_enable_reg_pp2_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln52_fu_4129_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
wire    ap_CS_fsm_state8;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state12;
wire   [0:0] pool_buff_val_0_address0;
reg    pool_buff_val_0_ce0;
reg    pool_buff_val_0_we0;
wire   [0:0] pool_buff_val_0_address1;
reg    pool_buff_val_0_ce1;
wire   [31:0] pool_buff_val_0_q1;
wire   [0:0] pool_buff_val_1_address0;
reg    pool_buff_val_1_ce0;
reg    pool_buff_val_1_we0;
wire   [0:0] pool_buff_val_1_address1;
reg    pool_buff_val_1_ce1;
wire   [31:0] pool_buff_val_1_q1;
wire   [0:0] pool_buff_val_2_address0;
reg    pool_buff_val_2_ce0;
reg    pool_buff_val_2_we0;
wire   [0:0] pool_buff_val_2_address1;
reg    pool_buff_val_2_ce1;
wire   [31:0] pool_buff_val_2_q1;
wire   [0:0] pool_buff_val_3_address0;
reg    pool_buff_val_3_ce0;
reg    pool_buff_val_3_we0;
wire   [0:0] pool_buff_val_3_address1;
reg    pool_buff_val_3_ce1;
wire   [31:0] pool_buff_val_3_q1;
wire   [0:0] pool_buff_val_4_address0;
reg    pool_buff_val_4_ce0;
reg    pool_buff_val_4_we0;
wire   [0:0] pool_buff_val_4_address1;
reg    pool_buff_val_4_ce1;
wire   [31:0] pool_buff_val_4_q1;
wire   [0:0] pool_buff_val_5_address0;
reg    pool_buff_val_5_ce0;
reg    pool_buff_val_5_we0;
wire   [0:0] pool_buff_val_5_address1;
reg    pool_buff_val_5_ce1;
wire   [31:0] pool_buff_val_5_q1;
wire   [0:0] pool_buff_val_6_address0;
reg    pool_buff_val_6_ce0;
reg    pool_buff_val_6_we0;
wire   [0:0] pool_buff_val_6_address1;
reg    pool_buff_val_6_ce1;
wire   [31:0] pool_buff_val_6_q1;
wire   [0:0] pool_buff_val_7_address0;
reg    pool_buff_val_7_ce0;
reg    pool_buff_val_7_we0;
wire   [0:0] pool_buff_val_7_address1;
reg    pool_buff_val_7_ce1;
wire   [31:0] pool_buff_val_7_q1;
wire   [0:0] pool_buff_val_8_address0;
reg    pool_buff_val_8_ce0;
reg    pool_buff_val_8_we0;
wire   [0:0] pool_buff_val_8_address1;
reg    pool_buff_val_8_ce1;
wire   [31:0] pool_buff_val_8_q1;
wire   [0:0] pool_buff_val_9_address0;
reg    pool_buff_val_9_ce0;
reg    pool_buff_val_9_we0;
wire   [0:0] pool_buff_val_9_address1;
reg    pool_buff_val_9_ce1;
wire   [31:0] pool_buff_val_9_q1;
wire   [0:0] pool_buff_val_10_address0;
reg    pool_buff_val_10_ce0;
reg    pool_buff_val_10_we0;
wire   [0:0] pool_buff_val_10_address1;
reg    pool_buff_val_10_ce1;
wire   [31:0] pool_buff_val_10_q1;
wire   [0:0] pool_buff_val_11_address0;
reg    pool_buff_val_11_ce0;
reg    pool_buff_val_11_we0;
wire   [0:0] pool_buff_val_11_address1;
reg    pool_buff_val_11_ce1;
wire   [31:0] pool_buff_val_11_q1;
wire   [0:0] pool_buff_val_12_address0;
reg    pool_buff_val_12_ce0;
reg    pool_buff_val_12_we0;
wire   [0:0] pool_buff_val_12_address1;
reg    pool_buff_val_12_ce1;
wire   [31:0] pool_buff_val_12_q1;
wire   [0:0] pool_buff_val_13_address0;
reg    pool_buff_val_13_ce0;
reg    pool_buff_val_13_we0;
wire   [0:0] pool_buff_val_13_address1;
reg    pool_buff_val_13_ce1;
wire   [31:0] pool_buff_val_13_q1;
wire   [0:0] pool_buff_val_14_address0;
reg    pool_buff_val_14_ce0;
reg    pool_buff_val_14_we0;
wire   [0:0] pool_buff_val_14_address1;
reg    pool_buff_val_14_ce1;
wire   [31:0] pool_buff_val_14_q1;
wire   [0:0] pool_buff_val_15_address0;
reg    pool_buff_val_15_ce0;
reg    pool_buff_val_15_we0;
wire   [0:0] pool_buff_val_15_address1;
reg    pool_buff_val_15_ce1;
wire   [31:0] pool_buff_val_15_q1;
wire   [0:0] pool_buff_val_16_address0;
reg    pool_buff_val_16_ce0;
reg    pool_buff_val_16_we0;
wire   [0:0] pool_buff_val_16_address1;
reg    pool_buff_val_16_ce1;
wire   [31:0] pool_buff_val_16_q1;
wire   [0:0] pool_buff_val_17_address0;
reg    pool_buff_val_17_ce0;
reg    pool_buff_val_17_we0;
wire   [0:0] pool_buff_val_17_address1;
reg    pool_buff_val_17_ce1;
wire   [31:0] pool_buff_val_17_q1;
wire   [0:0] pool_buff_val_18_address0;
reg    pool_buff_val_18_ce0;
reg    pool_buff_val_18_we0;
wire   [0:0] pool_buff_val_18_address1;
reg    pool_buff_val_18_ce1;
wire   [31:0] pool_buff_val_18_q1;
wire   [0:0] pool_buff_val_19_address0;
reg    pool_buff_val_19_ce0;
reg    pool_buff_val_19_we0;
wire   [0:0] pool_buff_val_19_address1;
reg    pool_buff_val_19_ce1;
wire   [31:0] pool_buff_val_19_q1;
wire   [0:0] pool_buff_val_20_address0;
reg    pool_buff_val_20_ce0;
reg    pool_buff_val_20_we0;
wire   [0:0] pool_buff_val_20_address1;
reg    pool_buff_val_20_ce1;
wire   [31:0] pool_buff_val_20_q1;
wire   [0:0] pool_buff_val_21_address0;
reg    pool_buff_val_21_ce0;
reg    pool_buff_val_21_we0;
wire   [0:0] pool_buff_val_21_address1;
reg    pool_buff_val_21_ce1;
wire   [31:0] pool_buff_val_21_q1;
wire   [0:0] pool_buff_val_22_address0;
reg    pool_buff_val_22_ce0;
reg    pool_buff_val_22_we0;
wire   [0:0] pool_buff_val_22_address1;
reg    pool_buff_val_22_ce1;
wire   [31:0] pool_buff_val_22_q1;
wire   [0:0] pool_buff_val_23_address0;
reg    pool_buff_val_23_ce0;
reg    pool_buff_val_23_we0;
wire   [0:0] pool_buff_val_23_address1;
reg    pool_buff_val_23_ce1;
wire   [31:0] pool_buff_val_23_q1;
wire   [0:0] pool_buff_val_24_address0;
reg    pool_buff_val_24_ce0;
reg    pool_buff_val_24_we0;
wire   [0:0] pool_buff_val_24_address1;
reg    pool_buff_val_24_ce1;
wire   [31:0] pool_buff_val_24_q1;
wire   [0:0] pool_buff_val_25_address0;
reg    pool_buff_val_25_ce0;
reg    pool_buff_val_25_we0;
wire   [0:0] pool_buff_val_25_address1;
reg    pool_buff_val_25_ce1;
wire   [31:0] pool_buff_val_25_q1;
wire   [0:0] pool_buff_val_26_address0;
reg    pool_buff_val_26_ce0;
reg    pool_buff_val_26_we0;
wire   [0:0] pool_buff_val_26_address1;
reg    pool_buff_val_26_ce1;
wire   [31:0] pool_buff_val_26_q1;
wire   [0:0] pool_buff_val_27_address0;
reg    pool_buff_val_27_ce0;
reg    pool_buff_val_27_we0;
wire   [0:0] pool_buff_val_27_address1;
reg    pool_buff_val_27_ce1;
wire   [31:0] pool_buff_val_27_q1;
wire   [0:0] pool_buff_val_28_address0;
reg    pool_buff_val_28_ce0;
reg    pool_buff_val_28_we0;
wire   [0:0] pool_buff_val_28_address1;
reg    pool_buff_val_28_ce1;
wire   [31:0] pool_buff_val_28_q1;
wire   [0:0] pool_buff_val_29_address0;
reg    pool_buff_val_29_ce0;
reg    pool_buff_val_29_we0;
wire   [0:0] pool_buff_val_29_address1;
reg    pool_buff_val_29_ce1;
wire   [31:0] pool_buff_val_29_q1;
wire   [0:0] pool_buff_val_30_address0;
reg    pool_buff_val_30_ce0;
reg    pool_buff_val_30_we0;
wire   [0:0] pool_buff_val_30_address1;
reg    pool_buff_val_30_ce1;
wire   [31:0] pool_buff_val_30_q1;
wire   [0:0] pool_buff_val_31_address0;
reg    pool_buff_val_31_ce0;
reg    pool_buff_val_31_we0;
wire   [0:0] pool_buff_val_31_address1;
reg    pool_buff_val_31_ce1;
wire   [31:0] pool_buff_val_31_q1;
wire   [0:0] pool_buff_val_32_address0;
reg    pool_buff_val_32_ce0;
reg    pool_buff_val_32_we0;
wire   [0:0] pool_buff_val_32_address1;
reg    pool_buff_val_32_ce1;
wire   [31:0] pool_buff_val_32_q1;
wire   [0:0] pool_buff_val_33_address0;
reg    pool_buff_val_33_ce0;
reg    pool_buff_val_33_we0;
wire   [0:0] pool_buff_val_33_address1;
reg    pool_buff_val_33_ce1;
wire   [31:0] pool_buff_val_33_q1;
wire   [0:0] pool_buff_val_34_address0;
reg    pool_buff_val_34_ce0;
reg    pool_buff_val_34_we0;
wire   [0:0] pool_buff_val_34_address1;
reg    pool_buff_val_34_ce1;
wire   [31:0] pool_buff_val_34_q1;
wire   [0:0] pool_buff_val_35_address0;
reg    pool_buff_val_35_ce0;
reg    pool_buff_val_35_we0;
wire   [0:0] pool_buff_val_35_address1;
reg    pool_buff_val_35_ce1;
wire   [31:0] pool_buff_val_35_q1;
wire   [0:0] pool_buff_val_36_address0;
reg    pool_buff_val_36_ce0;
reg    pool_buff_val_36_we0;
wire   [0:0] pool_buff_val_36_address1;
reg    pool_buff_val_36_ce1;
wire   [31:0] pool_buff_val_36_q1;
wire   [0:0] pool_buff_val_37_address0;
reg    pool_buff_val_37_ce0;
reg    pool_buff_val_37_we0;
wire   [0:0] pool_buff_val_37_address1;
reg    pool_buff_val_37_ce1;
wire   [31:0] pool_buff_val_37_q1;
wire   [0:0] pool_buff_val_38_address0;
reg    pool_buff_val_38_ce0;
reg    pool_buff_val_38_we0;
wire   [0:0] pool_buff_val_38_address1;
reg    pool_buff_val_38_ce1;
wire   [31:0] pool_buff_val_38_q1;
wire   [0:0] pool_buff_val_39_address0;
reg    pool_buff_val_39_ce0;
reg    pool_buff_val_39_we0;
wire   [0:0] pool_buff_val_39_address1;
reg    pool_buff_val_39_ce1;
wire   [31:0] pool_buff_val_39_q1;
wire   [0:0] pool_buff_val_40_address0;
reg    pool_buff_val_40_ce0;
reg    pool_buff_val_40_we0;
wire   [0:0] pool_buff_val_40_address1;
reg    pool_buff_val_40_ce1;
wire   [31:0] pool_buff_val_40_q1;
wire   [0:0] pool_buff_val_41_address0;
reg    pool_buff_val_41_ce0;
reg    pool_buff_val_41_we0;
wire   [0:0] pool_buff_val_41_address1;
reg    pool_buff_val_41_ce1;
wire   [31:0] pool_buff_val_41_q1;
wire   [0:0] pool_buff_val_42_address0;
reg    pool_buff_val_42_ce0;
reg    pool_buff_val_42_we0;
wire   [0:0] pool_buff_val_42_address1;
reg    pool_buff_val_42_ce1;
wire   [31:0] pool_buff_val_42_q1;
wire   [0:0] pool_buff_val_43_address0;
reg    pool_buff_val_43_ce0;
reg    pool_buff_val_43_we0;
wire   [0:0] pool_buff_val_43_address1;
reg    pool_buff_val_43_ce1;
wire   [31:0] pool_buff_val_43_q1;
wire   [0:0] pool_buff_val_44_address0;
reg    pool_buff_val_44_ce0;
reg    pool_buff_val_44_we0;
wire   [0:0] pool_buff_val_44_address1;
reg    pool_buff_val_44_ce1;
wire   [31:0] pool_buff_val_44_q1;
wire   [0:0] pool_buff_val_45_address0;
reg    pool_buff_val_45_ce0;
reg    pool_buff_val_45_we0;
wire   [0:0] pool_buff_val_45_address1;
reg    pool_buff_val_45_ce1;
wire   [31:0] pool_buff_val_45_q1;
wire   [0:0] pool_buff_val_46_address0;
reg    pool_buff_val_46_ce0;
reg    pool_buff_val_46_we0;
wire   [0:0] pool_buff_val_46_address1;
reg    pool_buff_val_46_ce1;
wire   [31:0] pool_buff_val_46_q1;
wire   [0:0] pool_buff_val_47_address0;
reg    pool_buff_val_47_ce0;
reg    pool_buff_val_47_we0;
wire   [0:0] pool_buff_val_47_address1;
reg    pool_buff_val_47_ce1;
wire   [31:0] pool_buff_val_47_q1;
wire   [0:0] pool_buff_val_48_address0;
reg    pool_buff_val_48_ce0;
reg    pool_buff_val_48_we0;
wire   [0:0] pool_buff_val_48_address1;
reg    pool_buff_val_48_ce1;
wire   [31:0] pool_buff_val_48_q1;
wire   [0:0] pool_buff_val_49_address0;
reg    pool_buff_val_49_ce0;
reg    pool_buff_val_49_we0;
wire   [0:0] pool_buff_val_49_address1;
reg    pool_buff_val_49_ce1;
wire   [31:0] pool_buff_val_49_q1;
wire   [0:0] pool_buff_val_50_address0;
reg    pool_buff_val_50_ce0;
reg    pool_buff_val_50_we0;
wire   [0:0] pool_buff_val_50_address1;
reg    pool_buff_val_50_ce1;
wire   [31:0] pool_buff_val_50_q1;
wire   [0:0] pool_buff_val_51_address0;
reg    pool_buff_val_51_ce0;
reg    pool_buff_val_51_we0;
wire   [0:0] pool_buff_val_51_address1;
reg    pool_buff_val_51_ce1;
wire   [31:0] pool_buff_val_51_q1;
wire   [0:0] pool_buff_val_52_address0;
reg    pool_buff_val_52_ce0;
reg    pool_buff_val_52_we0;
wire   [0:0] pool_buff_val_52_address1;
reg    pool_buff_val_52_ce1;
wire   [31:0] pool_buff_val_52_q1;
wire   [0:0] pool_buff_val_53_address0;
reg    pool_buff_val_53_ce0;
reg    pool_buff_val_53_we0;
wire   [0:0] pool_buff_val_53_address1;
reg    pool_buff_val_53_ce1;
wire   [31:0] pool_buff_val_53_q1;
wire   [0:0] pool_buff_val_54_address0;
reg    pool_buff_val_54_ce0;
reg    pool_buff_val_54_we0;
wire   [0:0] pool_buff_val_54_address1;
reg    pool_buff_val_54_ce1;
wire   [31:0] pool_buff_val_54_q1;
wire   [0:0] pool_buff_val_55_address0;
reg    pool_buff_val_55_ce0;
reg    pool_buff_val_55_we0;
wire   [0:0] pool_buff_val_55_address1;
reg    pool_buff_val_55_ce1;
wire   [31:0] pool_buff_val_55_q1;
wire   [0:0] pool_buff_val_56_address0;
reg    pool_buff_val_56_ce0;
reg    pool_buff_val_56_we0;
wire   [0:0] pool_buff_val_56_address1;
reg    pool_buff_val_56_ce1;
wire   [31:0] pool_buff_val_56_q1;
wire   [0:0] pool_buff_val_57_address0;
reg    pool_buff_val_57_ce0;
reg    pool_buff_val_57_we0;
wire   [0:0] pool_buff_val_57_address1;
reg    pool_buff_val_57_ce1;
wire   [31:0] pool_buff_val_57_q1;
wire   [0:0] pool_buff_val_58_address0;
reg    pool_buff_val_58_ce0;
reg    pool_buff_val_58_we0;
wire   [0:0] pool_buff_val_58_address1;
reg    pool_buff_val_58_ce1;
wire   [31:0] pool_buff_val_58_q1;
wire   [0:0] pool_buff_val_59_address0;
reg    pool_buff_val_59_ce0;
reg    pool_buff_val_59_we0;
wire   [0:0] pool_buff_val_59_address1;
reg    pool_buff_val_59_ce1;
wire   [31:0] pool_buff_val_59_q1;
wire   [0:0] pool_buff_val_60_address0;
reg    pool_buff_val_60_ce0;
reg    pool_buff_val_60_we0;
wire   [0:0] pool_buff_val_60_address1;
reg    pool_buff_val_60_ce1;
wire   [31:0] pool_buff_val_60_q1;
wire   [0:0] pool_buff_val_61_address0;
reg    pool_buff_val_61_ce0;
reg    pool_buff_val_61_we0;
wire   [0:0] pool_buff_val_61_address1;
reg    pool_buff_val_61_ce1;
wire   [31:0] pool_buff_val_61_q1;
wire   [0:0] pool_buff_val_62_address0;
reg    pool_buff_val_62_ce0;
reg    pool_buff_val_62_we0;
wire   [0:0] pool_buff_val_62_address1;
reg    pool_buff_val_62_ce1;
wire   [31:0] pool_buff_val_62_q1;
wire   [0:0] pool_buff_val_63_address0;
reg    pool_buff_val_63_ce0;
reg    pool_buff_val_63_we0;
wire   [0:0] pool_buff_val_63_address1;
reg    pool_buff_val_63_ce1;
wire   [31:0] pool_buff_val_63_q1;
wire   [0:0] pool_buff_val_64_address0;
reg    pool_buff_val_64_ce0;
reg    pool_buff_val_64_we0;
wire   [0:0] pool_buff_val_64_address1;
reg    pool_buff_val_64_ce1;
wire   [31:0] pool_buff_val_64_q1;
wire   [0:0] pool_buff_val_65_address0;
reg    pool_buff_val_65_ce0;
reg    pool_buff_val_65_we0;
wire   [0:0] pool_buff_val_65_address1;
reg    pool_buff_val_65_ce1;
wire   [31:0] pool_buff_val_65_q1;
wire   [0:0] pool_buff_val_66_address0;
reg    pool_buff_val_66_ce0;
reg    pool_buff_val_66_we0;
wire   [0:0] pool_buff_val_66_address1;
reg    pool_buff_val_66_ce1;
wire   [31:0] pool_buff_val_66_q1;
wire   [0:0] pool_buff_val_67_address0;
reg    pool_buff_val_67_ce0;
reg    pool_buff_val_67_we0;
wire   [0:0] pool_buff_val_67_address1;
reg    pool_buff_val_67_ce1;
wire   [31:0] pool_buff_val_67_q1;
wire   [0:0] pool_buff_val_68_address0;
reg    pool_buff_val_68_ce0;
reg    pool_buff_val_68_we0;
wire   [0:0] pool_buff_val_68_address1;
reg    pool_buff_val_68_ce1;
wire   [31:0] pool_buff_val_68_q1;
wire   [0:0] pool_buff_val_69_address0;
reg    pool_buff_val_69_ce0;
reg    pool_buff_val_69_we0;
wire   [0:0] pool_buff_val_69_address1;
reg    pool_buff_val_69_ce1;
wire   [31:0] pool_buff_val_69_q1;
wire   [0:0] pool_buff_val_70_address0;
reg    pool_buff_val_70_ce0;
reg    pool_buff_val_70_we0;
wire   [0:0] pool_buff_val_70_address1;
reg    pool_buff_val_70_ce1;
wire   [31:0] pool_buff_val_70_q1;
wire   [0:0] pool_buff_val_71_address0;
reg    pool_buff_val_71_ce0;
reg    pool_buff_val_71_we0;
wire   [0:0] pool_buff_val_71_address1;
reg    pool_buff_val_71_ce1;
wire   [31:0] pool_buff_val_71_q1;
wire   [0:0] pool_buff_val_72_address0;
reg    pool_buff_val_72_ce0;
reg    pool_buff_val_72_we0;
wire   [0:0] pool_buff_val_72_address1;
reg    pool_buff_val_72_ce1;
wire   [31:0] pool_buff_val_72_q1;
wire   [0:0] pool_buff_val_73_address0;
reg    pool_buff_val_73_ce0;
reg    pool_buff_val_73_we0;
wire   [0:0] pool_buff_val_73_address1;
reg    pool_buff_val_73_ce1;
wire   [31:0] pool_buff_val_73_q1;
wire   [0:0] pool_buff_val_74_address0;
reg    pool_buff_val_74_ce0;
reg    pool_buff_val_74_we0;
wire   [0:0] pool_buff_val_74_address1;
reg    pool_buff_val_74_ce1;
wire   [31:0] pool_buff_val_74_q1;
wire   [0:0] pool_buff_val_75_address0;
reg    pool_buff_val_75_ce0;
reg    pool_buff_val_75_we0;
wire   [0:0] pool_buff_val_75_address1;
reg    pool_buff_val_75_ce1;
wire   [31:0] pool_buff_val_75_q1;
wire   [0:0] pool_buff_val_76_address0;
reg    pool_buff_val_76_ce0;
reg    pool_buff_val_76_we0;
wire   [0:0] pool_buff_val_76_address1;
reg    pool_buff_val_76_ce1;
wire   [31:0] pool_buff_val_76_q1;
wire   [0:0] pool_buff_val_77_address0;
reg    pool_buff_val_77_ce0;
reg    pool_buff_val_77_we0;
wire   [0:0] pool_buff_val_77_address1;
reg    pool_buff_val_77_ce1;
wire   [31:0] pool_buff_val_77_q1;
wire   [0:0] pool_buff_val_78_address0;
reg    pool_buff_val_78_ce0;
reg    pool_buff_val_78_we0;
wire   [0:0] pool_buff_val_78_address1;
reg    pool_buff_val_78_ce1;
wire   [31:0] pool_buff_val_78_q1;
wire   [0:0] pool_buff_val_79_address0;
reg    pool_buff_val_79_ce0;
reg    pool_buff_val_79_we0;
wire   [0:0] pool_buff_val_79_address1;
reg    pool_buff_val_79_ce1;
wire   [31:0] pool_buff_val_79_q1;
wire   [0:0] pool_buff_val_80_address0;
reg    pool_buff_val_80_ce0;
reg    pool_buff_val_80_we0;
wire   [0:0] pool_buff_val_80_address1;
reg    pool_buff_val_80_ce1;
wire   [31:0] pool_buff_val_80_q1;
wire   [0:0] pool_buff_val_81_address0;
reg    pool_buff_val_81_ce0;
reg    pool_buff_val_81_we0;
wire   [0:0] pool_buff_val_81_address1;
reg    pool_buff_val_81_ce1;
wire   [31:0] pool_buff_val_81_q1;
wire   [0:0] pool_buff_val_82_address0;
reg    pool_buff_val_82_ce0;
reg    pool_buff_val_82_we0;
wire   [0:0] pool_buff_val_82_address1;
reg    pool_buff_val_82_ce1;
wire   [31:0] pool_buff_val_82_q1;
wire   [0:0] pool_buff_val_83_address0;
reg    pool_buff_val_83_ce0;
reg    pool_buff_val_83_we0;
wire   [0:0] pool_buff_val_83_address1;
reg    pool_buff_val_83_ce1;
wire   [31:0] pool_buff_val_83_q1;
wire   [0:0] pool_buff_val_84_address0;
reg    pool_buff_val_84_ce0;
reg    pool_buff_val_84_we0;
wire   [0:0] pool_buff_val_84_address1;
reg    pool_buff_val_84_ce1;
wire   [31:0] pool_buff_val_84_q1;
wire   [0:0] pool_buff_val_85_address0;
reg    pool_buff_val_85_ce0;
reg    pool_buff_val_85_we0;
wire   [0:0] pool_buff_val_85_address1;
reg    pool_buff_val_85_ce1;
wire   [31:0] pool_buff_val_85_q1;
wire   [0:0] pool_buff_val_86_address0;
reg    pool_buff_val_86_ce0;
reg    pool_buff_val_86_we0;
wire   [0:0] pool_buff_val_86_address1;
reg    pool_buff_val_86_ce1;
wire   [31:0] pool_buff_val_86_q1;
wire   [0:0] pool_buff_val_87_address0;
reg    pool_buff_val_87_ce0;
reg    pool_buff_val_87_we0;
wire   [0:0] pool_buff_val_87_address1;
reg    pool_buff_val_87_ce1;
wire   [31:0] pool_buff_val_87_q1;
wire   [0:0] pool_buff_val_88_address0;
reg    pool_buff_val_88_ce0;
reg    pool_buff_val_88_we0;
wire   [0:0] pool_buff_val_88_address1;
reg    pool_buff_val_88_ce1;
wire   [31:0] pool_buff_val_88_q1;
wire   [0:0] pool_buff_val_89_address0;
reg    pool_buff_val_89_ce0;
reg    pool_buff_val_89_we0;
wire   [0:0] pool_buff_val_89_address1;
reg    pool_buff_val_89_ce1;
wire   [31:0] pool_buff_val_89_q1;
wire   [0:0] pool_buff_val_90_address0;
reg    pool_buff_val_90_ce0;
reg    pool_buff_val_90_we0;
wire   [0:0] pool_buff_val_90_address1;
reg    pool_buff_val_90_ce1;
wire   [31:0] pool_buff_val_90_q1;
wire   [0:0] pool_buff_val_91_address0;
reg    pool_buff_val_91_ce0;
reg    pool_buff_val_91_we0;
wire   [0:0] pool_buff_val_91_address1;
reg    pool_buff_val_91_ce1;
wire   [31:0] pool_buff_val_91_q1;
wire   [0:0] pool_buff_val_92_address0;
reg    pool_buff_val_92_ce0;
reg    pool_buff_val_92_we0;
wire   [0:0] pool_buff_val_92_address1;
reg    pool_buff_val_92_ce1;
wire   [31:0] pool_buff_val_92_q1;
wire   [0:0] pool_buff_val_93_address0;
reg    pool_buff_val_93_ce0;
reg    pool_buff_val_93_we0;
wire   [0:0] pool_buff_val_93_address1;
reg    pool_buff_val_93_ce1;
wire   [31:0] pool_buff_val_93_q1;
wire   [0:0] pool_buff_val_94_address0;
reg    pool_buff_val_94_ce0;
reg    pool_buff_val_94_we0;
wire   [0:0] pool_buff_val_94_address1;
reg    pool_buff_val_94_ce1;
wire   [31:0] pool_buff_val_94_q1;
wire   [0:0] pool_buff_val_95_address0;
reg    pool_buff_val_95_ce0;
reg    pool_buff_val_95_we0;
wire   [0:0] pool_buff_val_95_address1;
reg    pool_buff_val_95_ce1;
wire   [31:0] pool_buff_val_95_q1;
wire   [0:0] pool_buff_val_96_address0;
reg    pool_buff_val_96_ce0;
reg    pool_buff_val_96_we0;
wire   [0:0] pool_buff_val_96_address1;
reg    pool_buff_val_96_ce1;
wire   [31:0] pool_buff_val_96_q1;
wire   [0:0] pool_buff_val_97_address0;
reg    pool_buff_val_97_ce0;
reg    pool_buff_val_97_we0;
wire   [0:0] pool_buff_val_97_address1;
reg    pool_buff_val_97_ce1;
wire   [31:0] pool_buff_val_97_q1;
wire   [0:0] pool_buff_val_98_address0;
reg    pool_buff_val_98_ce0;
reg    pool_buff_val_98_we0;
wire   [0:0] pool_buff_val_98_address1;
reg    pool_buff_val_98_ce1;
wire   [31:0] pool_buff_val_98_q1;
wire   [0:0] pool_buff_val_99_address0;
reg    pool_buff_val_99_ce0;
reg    pool_buff_val_99_we0;
wire   [0:0] pool_buff_val_99_address1;
reg    pool_buff_val_99_ce1;
wire   [31:0] pool_buff_val_99_q1;
wire   [0:0] pool_buff_val_100_address0;
reg    pool_buff_val_100_ce0;
reg    pool_buff_val_100_we0;
wire   [0:0] pool_buff_val_100_address1;
reg    pool_buff_val_100_ce1;
wire   [31:0] pool_buff_val_100_q1;
wire   [0:0] pool_buff_val_101_address0;
reg    pool_buff_val_101_ce0;
reg    pool_buff_val_101_we0;
wire   [0:0] pool_buff_val_101_address1;
reg    pool_buff_val_101_ce1;
wire   [31:0] pool_buff_val_101_q1;
wire   [0:0] pool_buff_val_102_address0;
reg    pool_buff_val_102_ce0;
reg    pool_buff_val_102_we0;
wire   [0:0] pool_buff_val_102_address1;
reg    pool_buff_val_102_ce1;
wire   [31:0] pool_buff_val_102_q1;
wire   [0:0] pool_buff_val_103_address0;
reg    pool_buff_val_103_ce0;
reg    pool_buff_val_103_we0;
wire   [0:0] pool_buff_val_103_address1;
reg    pool_buff_val_103_ce1;
wire   [31:0] pool_buff_val_103_q1;
wire   [0:0] pool_buff_val_104_address0;
reg    pool_buff_val_104_ce0;
reg    pool_buff_val_104_we0;
wire   [0:0] pool_buff_val_104_address1;
reg    pool_buff_val_104_ce1;
wire   [31:0] pool_buff_val_104_q1;
wire   [0:0] pool_buff_val_105_address0;
reg    pool_buff_val_105_ce0;
reg    pool_buff_val_105_we0;
wire   [0:0] pool_buff_val_105_address1;
reg    pool_buff_val_105_ce1;
wire   [31:0] pool_buff_val_105_q1;
wire   [0:0] pool_buff_val_106_address0;
reg    pool_buff_val_106_ce0;
reg    pool_buff_val_106_we0;
wire   [0:0] pool_buff_val_106_address1;
reg    pool_buff_val_106_ce1;
wire   [31:0] pool_buff_val_106_q1;
wire   [0:0] pool_buff_val_107_address0;
reg    pool_buff_val_107_ce0;
reg    pool_buff_val_107_we0;
wire   [0:0] pool_buff_val_107_address1;
reg    pool_buff_val_107_ce1;
wire   [31:0] pool_buff_val_107_q1;
wire   [0:0] pool_buff_val_108_address0;
reg    pool_buff_val_108_ce0;
reg    pool_buff_val_108_we0;
wire   [0:0] pool_buff_val_108_address1;
reg    pool_buff_val_108_ce1;
wire   [31:0] pool_buff_val_108_q1;
wire   [0:0] pool_buff_val_109_address0;
reg    pool_buff_val_109_ce0;
reg    pool_buff_val_109_we0;
wire   [0:0] pool_buff_val_109_address1;
reg    pool_buff_val_109_ce1;
wire   [31:0] pool_buff_val_109_q1;
wire   [0:0] pool_buff_val_110_address0;
reg    pool_buff_val_110_ce0;
reg    pool_buff_val_110_we0;
wire   [0:0] pool_buff_val_110_address1;
reg    pool_buff_val_110_ce1;
wire   [31:0] pool_buff_val_110_q1;
wire   [0:0] pool_buff_val_111_address0;
reg    pool_buff_val_111_ce0;
reg    pool_buff_val_111_we0;
wire   [0:0] pool_buff_val_111_address1;
reg    pool_buff_val_111_ce1;
wire   [31:0] pool_buff_val_111_q1;
wire    grp_conv_layer1_fu_3516_ap_start;
wire    grp_conv_layer1_fu_3516_ap_done;
wire    grp_conv_layer1_fu_3516_ap_idle;
wire    grp_conv_layer1_fu_3516_ap_ready;
wire    grp_conv_layer1_fu_3516_in_stream_V_TREADY;
wire   [31:0] grp_conv_layer1_fu_3516_out_r_din;
wire    grp_conv_layer1_fu_3516_out_r_write;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5480_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5480_p_din1;
wire   [1:0] grp_conv_layer1_fu_3516_grp_fu_5480_p_opcode;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5480_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5480_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5484_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5484_p_din1;
wire   [1:0] grp_conv_layer1_fu_3516_grp_fu_5484_p_opcode;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5484_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5484_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5488_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5488_p_din1;
wire   [1:0] grp_conv_layer1_fu_3516_grp_fu_5488_p_opcode;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5488_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5488_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5492_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5492_p_din1;
wire   [1:0] grp_conv_layer1_fu_3516_grp_fu_5492_p_opcode;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5492_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5492_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5496_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5496_p_din1;
wire   [1:0] grp_conv_layer1_fu_3516_grp_fu_5496_p_opcode;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5496_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5496_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5500_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5500_p_din1;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5500_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5500_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5504_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5504_p_din1;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5504_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5504_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5508_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5508_p_din1;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5508_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5508_p_ce;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5512_p_din0;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5512_p_din1;
wire   [31:0] grp_conv_layer1_fu_3516_grp_fu_5512_p_dout0;
wire    grp_conv_layer1_fu_3516_grp_fu_5512_p_ce;
wire    grp_fc_layer1_fu_3523_ap_start;
wire    grp_fc_layer1_fu_3523_ap_done;
wire    grp_fc_layer1_fu_3523_ap_idle;
wire    grp_fc_layer1_fu_3523_ap_ready;
wire    grp_fc_layer1_fu_3523_pool1_out5_read;
wire   [31:0] grp_fc_layer1_fu_3523_out_stream_V_TDATA;
wire    grp_fc_layer1_fu_3523_out_stream_V_TVALID;
wire    grp_fc_layer1_fu_3523_out_stream_V_TREADY;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5480_p_din0;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5480_p_din1;
wire   [1:0] grp_fc_layer1_fu_3523_grp_fu_5480_p_opcode;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5480_p_dout0;
wire    grp_fc_layer1_fu_3523_grp_fu_5480_p_ce;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5484_p_din0;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5484_p_din1;
wire   [1:0] grp_fc_layer1_fu_3523_grp_fu_5484_p_opcode;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5484_p_dout0;
wire    grp_fc_layer1_fu_3523_grp_fu_5484_p_ce;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5500_p_din0;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5500_p_din1;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5500_p_dout0;
wire    grp_fc_layer1_fu_3523_grp_fu_5500_p_ce;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5504_p_din0;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5504_p_din1;
wire   [31:0] grp_fc_layer1_fu_3523_grp_fu_5504_p_dout0;
wire    grp_fc_layer1_fu_3523_grp_fu_5504_p_ce;
reg   [4:0] indvar_flatten27_reg_3417;
reg   [1:0] l_reg_3428;
reg   [3:0] ap_phi_mux_j_phi_fu_3454_p4;
wire    ap_block_pp0_stage0;
reg    grp_conv_layer1_fu_3516_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    conv1_out_full_n;
reg    conv1_out_write;
reg    grp_fc_layer1_fu_3523_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [31:0] pool1_out_dout;
wire    pool1_out_empty_n;
reg    pool1_out_read;
wire    ap_CS_fsm_state15;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_fu_3776_p114;
wire   [31:0] read_fu_3765_p1;
wire   [0:0] icmp_ln27_fu_3568_p2;
wire   [0:0] cmp28_not_i_fu_3598_p2;
wire   [0:0] icmp_ln29_fu_3615_p2;
wire   [0:0] trunc_ln29_fu_3635_p1;
wire   [0:0] xor_ln20_fu_3629_p2;
wire   [0:0] brmerge27_i_fu_3604_p2;
wire   [0:0] icmp_ln30_fu_3651_p2;
wire   [3:0] add_ln28_1_fu_3663_p2;
wire   [1:0] select_ln20_1_fu_3621_p3;
wire   [0:0] and_ln20_1_fu_3657_p2;
wire   [0:0] or_ln29_fu_3683_p2;
wire   [1:0] m_2_fu_3677_p2;
wire   [0:0] trunc_ln29_1_fu_3697_p1;
wire   [0:0] and_ln20_fu_3639_p2;
wire   [0:0] select_ln29_1_fu_3701_p3;
wire   [0:0] cmp28_not_i_mid1_fu_3714_p2;
wire   [0:0] brmerge27_i_mid1_fu_3720_p2;
wire   [0:0] or_ln20_fu_3645_p2;
wire   [3:0] select_ln29_fu_3689_p3;
wire   [5:0] add_ln29_1_fu_3751_p2;
wire   [6:0] tmp_fu_3776_p113;
wire   [31:0] bitcast_ln37_fu_4007_p1;
wire   [7:0] tmp_s_fu_4011_p4;
wire   [22:0] trunc_ln37_fu_4021_p1;
wire   [0:0] icmp_ln37_1_fu_4045_p2;
wire   [0:0] icmp_ln37_fu_4039_p2;
wire   [7:0] tmp_18_fu_4025_p4;
wire   [22:0] trunc_ln37_1_fu_4035_p1;
wire   [0:0] icmp_ln37_3_fu_4063_p2;
wire   [0:0] icmp_ln37_2_fu_4057_p2;
wire   [0:0] or_ln37_fu_4051_p2;
wire   [0:0] or_ln37_1_fu_4069_p2;
wire   [0:0] and_ln37_fu_4075_p2;
wire   [0:0] tmp_19_fu_3552_p2;
wire   [0:0] and_ln37_1_fu_4081_p2;
wire   [31:0] select_ln37_fu_4087_p3;
wire    ap_block_pp1_stage0;
wire    ap_block_pp2_stage0;
reg    ap_block_pp0_stage0_00001;
wire   [31:0] grp_fu_5480_p2;
reg   [31:0] grp_fu_5480_p0;
reg   [31:0] grp_fu_5480_p1;
reg    grp_fu_5480_ce;
wire   [31:0] grp_fu_5484_p2;
reg   [31:0] grp_fu_5484_p0;
reg   [31:0] grp_fu_5484_p1;
reg    grp_fu_5484_ce;
wire   [31:0] grp_fu_5488_p2;
wire   [31:0] grp_fu_5488_p0;
wire   [31:0] grp_fu_5488_p1;
reg    grp_fu_5488_ce;
wire   [31:0] grp_fu_5492_p2;
wire   [31:0] grp_fu_5492_p0;
wire   [31:0] grp_fu_5492_p1;
reg    grp_fu_5492_ce;
wire   [31:0] grp_fu_5496_p2;
wire   [31:0] grp_fu_5496_p0;
wire   [31:0] grp_fu_5496_p1;
reg    grp_fu_5496_ce;
wire   [31:0] grp_fu_5500_p2;
reg   [31:0] grp_fu_5500_p0;
reg   [31:0] grp_fu_5500_p1;
reg    grp_fu_5500_ce;
wire   [31:0] grp_fu_5504_p2;
reg   [31:0] grp_fu_5504_p0;
reg   [31:0] grp_fu_5504_p1;
reg    grp_fu_5504_ce;
wire   [31:0] grp_fu_5508_p2;
wire   [31:0] grp_fu_5508_p0;
wire   [31:0] grp_fu_5508_p1;
reg    grp_fu_5508_ce;
wire   [31:0] grp_fu_5512_p2;
wire   [31:0] grp_fu_5512_p0;
wire   [31:0] grp_fu_5512_p1;
reg    grp_fu_5512_ce;
reg   [11:0] ap_NS_fsm;
wire    ap_CS_fsm_state16;
wire    regslice_both_out_stream_V_U_apdone_blk;
reg    ap_block_pp0;
reg    ap_block_pp1;
reg    ap_block_pp2;
reg    ap_enable_operation_414;
reg    ap_enable_state5_pp0_iter0_stage0;
reg    ap_enable_operation_539;
reg    ap_enable_state6_pp0_iter1_stage0;
reg    ap_enable_operation_891;
reg    ap_enable_state7_pp0_iter2_stage0;
reg    ap_enable_operation_415;
reg    ap_enable_operation_540;
reg    ap_enable_operation_890;
reg    ap_enable_operation_416;
reg    ap_enable_operation_541;
reg    ap_enable_operation_889;
reg    ap_enable_operation_417;
reg    ap_enable_operation_542;
reg    ap_enable_operation_888;
reg    ap_enable_operation_418;
reg    ap_enable_operation_543;
reg    ap_enable_operation_887;
reg    ap_enable_operation_419;
reg    ap_enable_operation_544;
reg    ap_enable_operation_886;
reg    ap_enable_operation_420;
reg    ap_enable_operation_545;
reg    ap_enable_operation_885;
reg    ap_enable_operation_421;
reg    ap_enable_operation_546;
reg    ap_enable_operation_884;
reg    ap_enable_operation_422;
reg    ap_enable_operation_547;
reg    ap_enable_operation_883;
reg    ap_enable_operation_423;
reg    ap_enable_operation_548;
reg    ap_enable_operation_882;
reg    ap_enable_operation_424;
reg    ap_enable_operation_549;
reg    ap_enable_operation_881;
reg    ap_enable_operation_425;
reg    ap_enable_operation_550;
reg    ap_enable_operation_880;
reg    ap_enable_operation_426;
reg    ap_enable_operation_551;
reg    ap_enable_operation_879;
reg    ap_enable_operation_427;
reg    ap_enable_operation_552;
reg    ap_enable_operation_878;
reg    ap_enable_operation_428;
reg    ap_enable_operation_553;
reg    ap_enable_operation_877;
reg    ap_enable_operation_429;
reg    ap_enable_operation_554;
reg    ap_enable_operation_876;
reg    ap_enable_operation_430;
reg    ap_enable_operation_555;
reg    ap_enable_operation_875;
reg    ap_enable_operation_431;
reg    ap_enable_operation_556;
reg    ap_enable_operation_874;
reg    ap_enable_operation_432;
reg    ap_enable_operation_557;
reg    ap_enable_operation_873;
reg    ap_enable_operation_433;
reg    ap_enable_operation_558;
reg    ap_enable_operation_872;
reg    ap_enable_operation_434;
reg    ap_enable_operation_559;
reg    ap_enable_operation_871;
reg    ap_enable_operation_435;
reg    ap_enable_operation_560;
reg    ap_enable_operation_870;
reg    ap_enable_operation_436;
reg    ap_enable_operation_561;
reg    ap_enable_operation_869;
reg    ap_enable_operation_437;
reg    ap_enable_operation_562;
reg    ap_enable_operation_868;
reg    ap_enable_operation_438;
reg    ap_enable_operation_563;
reg    ap_enable_operation_867;
reg    ap_enable_operation_439;
reg    ap_enable_operation_564;
reg    ap_enable_operation_866;
reg    ap_enable_operation_440;
reg    ap_enable_operation_565;
reg    ap_enable_operation_865;
reg    ap_enable_operation_441;
reg    ap_enable_operation_566;
reg    ap_enable_operation_864;
reg    ap_enable_operation_442;
reg    ap_enable_operation_567;
reg    ap_enable_operation_863;
reg    ap_enable_operation_443;
reg    ap_enable_operation_568;
reg    ap_enable_operation_862;
reg    ap_enable_operation_444;
reg    ap_enable_operation_569;
reg    ap_enable_operation_861;
reg    ap_enable_operation_445;
reg    ap_enable_operation_570;
reg    ap_enable_operation_860;
reg    ap_enable_operation_446;
reg    ap_enable_operation_571;
reg    ap_enable_operation_859;
reg    ap_enable_operation_447;
reg    ap_enable_operation_572;
reg    ap_enable_operation_858;
reg    ap_enable_operation_448;
reg    ap_enable_operation_573;
reg    ap_enable_operation_857;
reg    ap_enable_operation_449;
reg    ap_enable_operation_574;
reg    ap_enable_operation_856;
reg    ap_enable_operation_450;
reg    ap_enable_operation_575;
reg    ap_enable_operation_855;
reg    ap_enable_operation_451;
reg    ap_enable_operation_576;
reg    ap_enable_operation_854;
reg    ap_enable_operation_452;
reg    ap_enable_operation_577;
reg    ap_enable_operation_853;
reg    ap_enable_operation_453;
reg    ap_enable_operation_578;
reg    ap_enable_operation_852;
reg    ap_enable_operation_454;
reg    ap_enable_operation_579;
reg    ap_enable_operation_851;
reg    ap_enable_operation_455;
reg    ap_enable_operation_580;
reg    ap_enable_operation_850;
reg    ap_enable_operation_456;
reg    ap_enable_operation_581;
reg    ap_enable_operation_849;
reg    ap_enable_operation_457;
reg    ap_enable_operation_582;
reg    ap_enable_operation_848;
reg    ap_enable_operation_458;
reg    ap_enable_operation_583;
reg    ap_enable_operation_847;
reg    ap_enable_operation_459;
reg    ap_enable_operation_584;
reg    ap_enable_operation_846;
reg    ap_enable_operation_460;
reg    ap_enable_operation_585;
reg    ap_enable_operation_845;
reg    ap_enable_operation_461;
reg    ap_enable_operation_586;
reg    ap_enable_operation_844;
reg    ap_enable_operation_462;
reg    ap_enable_operation_587;
reg    ap_enable_operation_843;
reg    ap_enable_operation_463;
reg    ap_enable_operation_588;
reg    ap_enable_operation_842;
reg    ap_enable_operation_464;
reg    ap_enable_operation_589;
reg    ap_enable_operation_841;
reg    ap_enable_operation_465;
reg    ap_enable_operation_590;
reg    ap_enable_operation_840;
reg    ap_enable_operation_466;
reg    ap_enable_operation_591;
reg    ap_enable_operation_839;
reg    ap_enable_operation_467;
reg    ap_enable_operation_592;
reg    ap_enable_operation_838;
reg    ap_enable_operation_468;
reg    ap_enable_operation_593;
reg    ap_enable_operation_837;
reg    ap_enable_operation_469;
reg    ap_enable_operation_594;
reg    ap_enable_operation_836;
reg    ap_enable_operation_470;
reg    ap_enable_operation_595;
reg    ap_enable_operation_835;
reg    ap_enable_operation_471;
reg    ap_enable_operation_596;
reg    ap_enable_operation_834;
reg    ap_enable_operation_472;
reg    ap_enable_operation_597;
reg    ap_enable_operation_833;
reg    ap_enable_operation_473;
reg    ap_enable_operation_598;
reg    ap_enable_operation_832;
reg    ap_enable_operation_474;
reg    ap_enable_operation_599;
reg    ap_enable_operation_831;
reg    ap_enable_operation_475;
reg    ap_enable_operation_600;
reg    ap_enable_operation_830;
reg    ap_enable_operation_476;
reg    ap_enable_operation_601;
reg    ap_enable_operation_829;
reg    ap_enable_operation_477;
reg    ap_enable_operation_602;
reg    ap_enable_operation_828;
reg    ap_enable_operation_478;
reg    ap_enable_operation_603;
reg    ap_enable_operation_827;
reg    ap_enable_operation_479;
reg    ap_enable_operation_604;
reg    ap_enable_operation_826;
reg    ap_enable_operation_480;
reg    ap_enable_operation_605;
reg    ap_enable_operation_825;
reg    ap_enable_operation_481;
reg    ap_enable_operation_606;
reg    ap_enable_operation_824;
reg    ap_enable_operation_482;
reg    ap_enable_operation_607;
reg    ap_enable_operation_823;
reg    ap_enable_operation_483;
reg    ap_enable_operation_608;
reg    ap_enable_operation_822;
reg    ap_enable_operation_484;
reg    ap_enable_operation_609;
reg    ap_enable_operation_821;
reg    ap_enable_operation_485;
reg    ap_enable_operation_610;
reg    ap_enable_operation_820;
reg    ap_enable_operation_486;
reg    ap_enable_operation_611;
reg    ap_enable_operation_819;
reg    ap_enable_operation_487;
reg    ap_enable_operation_612;
reg    ap_enable_operation_818;
reg    ap_enable_operation_488;
reg    ap_enable_operation_613;
reg    ap_enable_operation_817;
reg    ap_enable_operation_489;
reg    ap_enable_operation_614;
reg    ap_enable_operation_816;
reg    ap_enable_operation_490;
reg    ap_enable_operation_615;
reg    ap_enable_operation_815;
reg    ap_enable_operation_491;
reg    ap_enable_operation_616;
reg    ap_enable_operation_814;
reg    ap_enable_operation_492;
reg    ap_enable_operation_617;
reg    ap_enable_operation_813;
reg    ap_enable_operation_493;
reg    ap_enable_operation_618;
reg    ap_enable_operation_812;
reg    ap_enable_operation_494;
reg    ap_enable_operation_619;
reg    ap_enable_operation_811;
reg    ap_enable_operation_495;
reg    ap_enable_operation_620;
reg    ap_enable_operation_810;
reg    ap_enable_operation_496;
reg    ap_enable_operation_621;
reg    ap_enable_operation_809;
reg    ap_enable_operation_497;
reg    ap_enable_operation_622;
reg    ap_enable_operation_808;
reg    ap_enable_operation_498;
reg    ap_enable_operation_623;
reg    ap_enable_operation_807;
reg    ap_enable_operation_499;
reg    ap_enable_operation_624;
reg    ap_enable_operation_806;
reg    ap_enable_operation_500;
reg    ap_enable_operation_625;
reg    ap_enable_operation_805;
reg    ap_enable_operation_501;
reg    ap_enable_operation_626;
reg    ap_enable_operation_804;
reg    ap_enable_operation_502;
reg    ap_enable_operation_627;
reg    ap_enable_operation_803;
reg    ap_enable_operation_503;
reg    ap_enable_operation_628;
reg    ap_enable_operation_802;
reg    ap_enable_operation_504;
reg    ap_enable_operation_629;
reg    ap_enable_operation_801;
reg    ap_enable_operation_505;
reg    ap_enable_operation_630;
reg    ap_enable_operation_800;
reg    ap_enable_operation_506;
reg    ap_enable_operation_631;
reg    ap_enable_operation_799;
reg    ap_enable_operation_507;
reg    ap_enable_operation_632;
reg    ap_enable_operation_798;
reg    ap_enable_operation_508;
reg    ap_enable_operation_633;
reg    ap_enable_operation_797;
reg    ap_enable_operation_509;
reg    ap_enable_operation_634;
reg    ap_enable_operation_796;
reg    ap_enable_operation_510;
reg    ap_enable_operation_635;
reg    ap_enable_operation_795;
reg    ap_enable_operation_511;
reg    ap_enable_operation_636;
reg    ap_enable_operation_794;
reg    ap_enable_operation_512;
reg    ap_enable_operation_637;
reg    ap_enable_operation_793;
reg    ap_enable_operation_513;
reg    ap_enable_operation_638;
reg    ap_enable_operation_792;
reg    ap_enable_operation_514;
reg    ap_enable_operation_639;
reg    ap_enable_operation_791;
reg    ap_enable_operation_515;
reg    ap_enable_operation_640;
reg    ap_enable_operation_790;
reg    ap_enable_operation_516;
reg    ap_enable_operation_641;
reg    ap_enable_operation_789;
reg    ap_enable_operation_517;
reg    ap_enable_operation_642;
reg    ap_enable_operation_788;
reg    ap_enable_operation_518;
reg    ap_enable_operation_643;
reg    ap_enable_operation_787;
reg    ap_enable_operation_519;
reg    ap_enable_operation_644;
reg    ap_enable_operation_786;
reg    ap_enable_operation_520;
reg    ap_enable_operation_645;
reg    ap_enable_operation_785;
reg    ap_enable_operation_521;
reg    ap_enable_operation_646;
reg    ap_enable_operation_784;
reg    ap_enable_operation_522;
reg    ap_enable_operation_647;
reg    ap_enable_operation_783;
reg    ap_enable_operation_523;
reg    ap_enable_operation_648;
reg    ap_enable_operation_782;
reg    ap_enable_operation_524;
reg    ap_enable_operation_649;
reg    ap_enable_operation_781;
reg    ap_enable_operation_525;
reg    ap_enable_operation_650;
reg    ap_predicate_op892_store_state7;
reg    ap_enable_operation_892;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    regslice_both_in_stream_V_U_apdone_blk;
wire   [31:0] in_stream_V_TDATA_int_regslice;
wire    in_stream_V_TVALID_int_regslice;
reg    in_stream_V_TREADY_int_regslice;
wire    regslice_both_in_stream_V_U_ack_in;
wire    out_stream_V_TREADY_int_regslice;
wire    regslice_both_out_stream_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 grp_conv_layer1_fu_3516_ap_start_reg = 1'b0;
#0 grp_fc_layer1_fu_3523_ap_start_reg = 1'b0;
end

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_0_address0),
    .ce0(pool_buff_val_0_ce0),
    .we0(pool_buff_val_0_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_0_address1),
    .ce1(pool_buff_val_0_ce1),
    .q1(pool_buff_val_0_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_1_address0),
    .ce0(pool_buff_val_1_ce0),
    .we0(pool_buff_val_1_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_1_address1),
    .ce1(pool_buff_val_1_ce1),
    .q1(pool_buff_val_1_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_2_address0),
    .ce0(pool_buff_val_2_ce0),
    .we0(pool_buff_val_2_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_2_address1),
    .ce1(pool_buff_val_2_ce1),
    .q1(pool_buff_val_2_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_3_address0),
    .ce0(pool_buff_val_3_ce0),
    .we0(pool_buff_val_3_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_3_address1),
    .ce1(pool_buff_val_3_ce1),
    .q1(pool_buff_val_3_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_4_address0),
    .ce0(pool_buff_val_4_ce0),
    .we0(pool_buff_val_4_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_4_address1),
    .ce1(pool_buff_val_4_ce1),
    .q1(pool_buff_val_4_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_5_address0),
    .ce0(pool_buff_val_5_ce0),
    .we0(pool_buff_val_5_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_5_address1),
    .ce1(pool_buff_val_5_ce1),
    .q1(pool_buff_val_5_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_6_address0),
    .ce0(pool_buff_val_6_ce0),
    .we0(pool_buff_val_6_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_6_address1),
    .ce1(pool_buff_val_6_ce1),
    .q1(pool_buff_val_6_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_7_address0),
    .ce0(pool_buff_val_7_ce0),
    .we0(pool_buff_val_7_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_7_address1),
    .ce1(pool_buff_val_7_ce1),
    .q1(pool_buff_val_7_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_8_address0),
    .ce0(pool_buff_val_8_ce0),
    .we0(pool_buff_val_8_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_8_address1),
    .ce1(pool_buff_val_8_ce1),
    .q1(pool_buff_val_8_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_9_address0),
    .ce0(pool_buff_val_9_ce0),
    .we0(pool_buff_val_9_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_9_address1),
    .ce1(pool_buff_val_9_ce1),
    .q1(pool_buff_val_9_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_10_address0),
    .ce0(pool_buff_val_10_ce0),
    .we0(pool_buff_val_10_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_10_address1),
    .ce1(pool_buff_val_10_ce1),
    .q1(pool_buff_val_10_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_11_address0),
    .ce0(pool_buff_val_11_ce0),
    .we0(pool_buff_val_11_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_11_address1),
    .ce1(pool_buff_val_11_ce1),
    .q1(pool_buff_val_11_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_12_address0),
    .ce0(pool_buff_val_12_ce0),
    .we0(pool_buff_val_12_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_12_address1),
    .ce1(pool_buff_val_12_ce1),
    .q1(pool_buff_val_12_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_13_address0),
    .ce0(pool_buff_val_13_ce0),
    .we0(pool_buff_val_13_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_13_address1),
    .ce1(pool_buff_val_13_ce1),
    .q1(pool_buff_val_13_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_14_address0),
    .ce0(pool_buff_val_14_ce0),
    .we0(pool_buff_val_14_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_14_address1),
    .ce1(pool_buff_val_14_ce1),
    .q1(pool_buff_val_14_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_15_address0),
    .ce0(pool_buff_val_15_ce0),
    .we0(pool_buff_val_15_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_15_address1),
    .ce1(pool_buff_val_15_ce1),
    .q1(pool_buff_val_15_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_16_address0),
    .ce0(pool_buff_val_16_ce0),
    .we0(pool_buff_val_16_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_16_address1),
    .ce1(pool_buff_val_16_ce1),
    .q1(pool_buff_val_16_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_17_address0),
    .ce0(pool_buff_val_17_ce0),
    .we0(pool_buff_val_17_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_17_address1),
    .ce1(pool_buff_val_17_ce1),
    .q1(pool_buff_val_17_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_18_address0),
    .ce0(pool_buff_val_18_ce0),
    .we0(pool_buff_val_18_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_18_address1),
    .ce1(pool_buff_val_18_ce1),
    .q1(pool_buff_val_18_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_19_address0),
    .ce0(pool_buff_val_19_ce0),
    .we0(pool_buff_val_19_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_19_address1),
    .ce1(pool_buff_val_19_ce1),
    .q1(pool_buff_val_19_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_20_address0),
    .ce0(pool_buff_val_20_ce0),
    .we0(pool_buff_val_20_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_20_address1),
    .ce1(pool_buff_val_20_ce1),
    .q1(pool_buff_val_20_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_21_address0),
    .ce0(pool_buff_val_21_ce0),
    .we0(pool_buff_val_21_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_21_address1),
    .ce1(pool_buff_val_21_ce1),
    .q1(pool_buff_val_21_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_22_address0),
    .ce0(pool_buff_val_22_ce0),
    .we0(pool_buff_val_22_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_22_address1),
    .ce1(pool_buff_val_22_ce1),
    .q1(pool_buff_val_22_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_23_address0),
    .ce0(pool_buff_val_23_ce0),
    .we0(pool_buff_val_23_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_23_address1),
    .ce1(pool_buff_val_23_ce1),
    .q1(pool_buff_val_23_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_24_address0),
    .ce0(pool_buff_val_24_ce0),
    .we0(pool_buff_val_24_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_24_address1),
    .ce1(pool_buff_val_24_ce1),
    .q1(pool_buff_val_24_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_25_address0),
    .ce0(pool_buff_val_25_ce0),
    .we0(pool_buff_val_25_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_25_address1),
    .ce1(pool_buff_val_25_ce1),
    .q1(pool_buff_val_25_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_26_address0),
    .ce0(pool_buff_val_26_ce0),
    .we0(pool_buff_val_26_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_26_address1),
    .ce1(pool_buff_val_26_ce1),
    .q1(pool_buff_val_26_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_27_address0),
    .ce0(pool_buff_val_27_ce0),
    .we0(pool_buff_val_27_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_27_address1),
    .ce1(pool_buff_val_27_ce1),
    .q1(pool_buff_val_27_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_28_address0),
    .ce0(pool_buff_val_28_ce0),
    .we0(pool_buff_val_28_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_28_address1),
    .ce1(pool_buff_val_28_ce1),
    .q1(pool_buff_val_28_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_29_address0),
    .ce0(pool_buff_val_29_ce0),
    .we0(pool_buff_val_29_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_29_address1),
    .ce1(pool_buff_val_29_ce1),
    .q1(pool_buff_val_29_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_30_address0),
    .ce0(pool_buff_val_30_ce0),
    .we0(pool_buff_val_30_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_30_address1),
    .ce1(pool_buff_val_30_ce1),
    .q1(pool_buff_val_30_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_31_address0),
    .ce0(pool_buff_val_31_ce0),
    .we0(pool_buff_val_31_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_31_address1),
    .ce1(pool_buff_val_31_ce1),
    .q1(pool_buff_val_31_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_32_address0),
    .ce0(pool_buff_val_32_ce0),
    .we0(pool_buff_val_32_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_32_address1),
    .ce1(pool_buff_val_32_ce1),
    .q1(pool_buff_val_32_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_33_address0),
    .ce0(pool_buff_val_33_ce0),
    .we0(pool_buff_val_33_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_33_address1),
    .ce1(pool_buff_val_33_ce1),
    .q1(pool_buff_val_33_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_34_address0),
    .ce0(pool_buff_val_34_ce0),
    .we0(pool_buff_val_34_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_34_address1),
    .ce1(pool_buff_val_34_ce1),
    .q1(pool_buff_val_34_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_35_address0),
    .ce0(pool_buff_val_35_ce0),
    .we0(pool_buff_val_35_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_35_address1),
    .ce1(pool_buff_val_35_ce1),
    .q1(pool_buff_val_35_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_36_address0),
    .ce0(pool_buff_val_36_ce0),
    .we0(pool_buff_val_36_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_36_address1),
    .ce1(pool_buff_val_36_ce1),
    .q1(pool_buff_val_36_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_37_address0),
    .ce0(pool_buff_val_37_ce0),
    .we0(pool_buff_val_37_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_37_address1),
    .ce1(pool_buff_val_37_ce1),
    .q1(pool_buff_val_37_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_38_address0),
    .ce0(pool_buff_val_38_ce0),
    .we0(pool_buff_val_38_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_38_address1),
    .ce1(pool_buff_val_38_ce1),
    .q1(pool_buff_val_38_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_39_address0),
    .ce0(pool_buff_val_39_ce0),
    .we0(pool_buff_val_39_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_39_address1),
    .ce1(pool_buff_val_39_ce1),
    .q1(pool_buff_val_39_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_40_address0),
    .ce0(pool_buff_val_40_ce0),
    .we0(pool_buff_val_40_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_40_address1),
    .ce1(pool_buff_val_40_ce1),
    .q1(pool_buff_val_40_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_41_address0),
    .ce0(pool_buff_val_41_ce0),
    .we0(pool_buff_val_41_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_41_address1),
    .ce1(pool_buff_val_41_ce1),
    .q1(pool_buff_val_41_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_42_address0),
    .ce0(pool_buff_val_42_ce0),
    .we0(pool_buff_val_42_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_42_address1),
    .ce1(pool_buff_val_42_ce1),
    .q1(pool_buff_val_42_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_43_address0),
    .ce0(pool_buff_val_43_ce0),
    .we0(pool_buff_val_43_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_43_address1),
    .ce1(pool_buff_val_43_ce1),
    .q1(pool_buff_val_43_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_44_address0),
    .ce0(pool_buff_val_44_ce0),
    .we0(pool_buff_val_44_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_44_address1),
    .ce1(pool_buff_val_44_ce1),
    .q1(pool_buff_val_44_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_45_address0),
    .ce0(pool_buff_val_45_ce0),
    .we0(pool_buff_val_45_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_45_address1),
    .ce1(pool_buff_val_45_ce1),
    .q1(pool_buff_val_45_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_46_address0),
    .ce0(pool_buff_val_46_ce0),
    .we0(pool_buff_val_46_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_46_address1),
    .ce1(pool_buff_val_46_ce1),
    .q1(pool_buff_val_46_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_47_address0),
    .ce0(pool_buff_val_47_ce0),
    .we0(pool_buff_val_47_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_47_address1),
    .ce1(pool_buff_val_47_ce1),
    .q1(pool_buff_val_47_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_48_address0),
    .ce0(pool_buff_val_48_ce0),
    .we0(pool_buff_val_48_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_48_address1),
    .ce1(pool_buff_val_48_ce1),
    .q1(pool_buff_val_48_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_49_address0),
    .ce0(pool_buff_val_49_ce0),
    .we0(pool_buff_val_49_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_49_address1),
    .ce1(pool_buff_val_49_ce1),
    .q1(pool_buff_val_49_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_50_address0),
    .ce0(pool_buff_val_50_ce0),
    .we0(pool_buff_val_50_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_50_address1),
    .ce1(pool_buff_val_50_ce1),
    .q1(pool_buff_val_50_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_51_address0),
    .ce0(pool_buff_val_51_ce0),
    .we0(pool_buff_val_51_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_51_address1),
    .ce1(pool_buff_val_51_ce1),
    .q1(pool_buff_val_51_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_52_address0),
    .ce0(pool_buff_val_52_ce0),
    .we0(pool_buff_val_52_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_52_address1),
    .ce1(pool_buff_val_52_ce1),
    .q1(pool_buff_val_52_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_53_address0),
    .ce0(pool_buff_val_53_ce0),
    .we0(pool_buff_val_53_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_53_address1),
    .ce1(pool_buff_val_53_ce1),
    .q1(pool_buff_val_53_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_54_address0),
    .ce0(pool_buff_val_54_ce0),
    .we0(pool_buff_val_54_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_54_address1),
    .ce1(pool_buff_val_54_ce1),
    .q1(pool_buff_val_54_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_55_address0),
    .ce0(pool_buff_val_55_ce0),
    .we0(pool_buff_val_55_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_55_address1),
    .ce1(pool_buff_val_55_ce1),
    .q1(pool_buff_val_55_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_56_address0),
    .ce0(pool_buff_val_56_ce0),
    .we0(pool_buff_val_56_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_56_address1),
    .ce1(pool_buff_val_56_ce1),
    .q1(pool_buff_val_56_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_57_address0),
    .ce0(pool_buff_val_57_ce0),
    .we0(pool_buff_val_57_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_57_address1),
    .ce1(pool_buff_val_57_ce1),
    .q1(pool_buff_val_57_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_58_address0),
    .ce0(pool_buff_val_58_ce0),
    .we0(pool_buff_val_58_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_58_address1),
    .ce1(pool_buff_val_58_ce1),
    .q1(pool_buff_val_58_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_59_address0),
    .ce0(pool_buff_val_59_ce0),
    .we0(pool_buff_val_59_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_59_address1),
    .ce1(pool_buff_val_59_ce1),
    .q1(pool_buff_val_59_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_60_address0),
    .ce0(pool_buff_val_60_ce0),
    .we0(pool_buff_val_60_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_60_address1),
    .ce1(pool_buff_val_60_ce1),
    .q1(pool_buff_val_60_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_61_address0),
    .ce0(pool_buff_val_61_ce0),
    .we0(pool_buff_val_61_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_61_address1),
    .ce1(pool_buff_val_61_ce1),
    .q1(pool_buff_val_61_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_62_address0),
    .ce0(pool_buff_val_62_ce0),
    .we0(pool_buff_val_62_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_62_address1),
    .ce1(pool_buff_val_62_ce1),
    .q1(pool_buff_val_62_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_63_address0),
    .ce0(pool_buff_val_63_ce0),
    .we0(pool_buff_val_63_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_63_address1),
    .ce1(pool_buff_val_63_ce1),
    .q1(pool_buff_val_63_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_64_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_64_address0),
    .ce0(pool_buff_val_64_ce0),
    .we0(pool_buff_val_64_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_64_address1),
    .ce1(pool_buff_val_64_ce1),
    .q1(pool_buff_val_64_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_65_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_65_address0),
    .ce0(pool_buff_val_65_ce0),
    .we0(pool_buff_val_65_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_65_address1),
    .ce1(pool_buff_val_65_ce1),
    .q1(pool_buff_val_65_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_66_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_66_address0),
    .ce0(pool_buff_val_66_ce0),
    .we0(pool_buff_val_66_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_66_address1),
    .ce1(pool_buff_val_66_ce1),
    .q1(pool_buff_val_66_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_67_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_67_address0),
    .ce0(pool_buff_val_67_ce0),
    .we0(pool_buff_val_67_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_67_address1),
    .ce1(pool_buff_val_67_ce1),
    .q1(pool_buff_val_67_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_68_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_68_address0),
    .ce0(pool_buff_val_68_ce0),
    .we0(pool_buff_val_68_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_68_address1),
    .ce1(pool_buff_val_68_ce1),
    .q1(pool_buff_val_68_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_69_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_69_address0),
    .ce0(pool_buff_val_69_ce0),
    .we0(pool_buff_val_69_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_69_address1),
    .ce1(pool_buff_val_69_ce1),
    .q1(pool_buff_val_69_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_70_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_70_address0),
    .ce0(pool_buff_val_70_ce0),
    .we0(pool_buff_val_70_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_70_address1),
    .ce1(pool_buff_val_70_ce1),
    .q1(pool_buff_val_70_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_71_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_71_address0),
    .ce0(pool_buff_val_71_ce0),
    .we0(pool_buff_val_71_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_71_address1),
    .ce1(pool_buff_val_71_ce1),
    .q1(pool_buff_val_71_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_72_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_72_address0),
    .ce0(pool_buff_val_72_ce0),
    .we0(pool_buff_val_72_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_72_address1),
    .ce1(pool_buff_val_72_ce1),
    .q1(pool_buff_val_72_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_73_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_73_address0),
    .ce0(pool_buff_val_73_ce0),
    .we0(pool_buff_val_73_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_73_address1),
    .ce1(pool_buff_val_73_ce1),
    .q1(pool_buff_val_73_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_74_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_74_address0),
    .ce0(pool_buff_val_74_ce0),
    .we0(pool_buff_val_74_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_74_address1),
    .ce1(pool_buff_val_74_ce1),
    .q1(pool_buff_val_74_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_75_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_75_address0),
    .ce0(pool_buff_val_75_ce0),
    .we0(pool_buff_val_75_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_75_address1),
    .ce1(pool_buff_val_75_ce1),
    .q1(pool_buff_val_75_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_76_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_76_address0),
    .ce0(pool_buff_val_76_ce0),
    .we0(pool_buff_val_76_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_76_address1),
    .ce1(pool_buff_val_76_ce1),
    .q1(pool_buff_val_76_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_77_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_77_address0),
    .ce0(pool_buff_val_77_ce0),
    .we0(pool_buff_val_77_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_77_address1),
    .ce1(pool_buff_val_77_ce1),
    .q1(pool_buff_val_77_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_78_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_78_address0),
    .ce0(pool_buff_val_78_ce0),
    .we0(pool_buff_val_78_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_78_address1),
    .ce1(pool_buff_val_78_ce1),
    .q1(pool_buff_val_78_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_79_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_79_address0),
    .ce0(pool_buff_val_79_ce0),
    .we0(pool_buff_val_79_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_79_address1),
    .ce1(pool_buff_val_79_ce1),
    .q1(pool_buff_val_79_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_80_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_80_address0),
    .ce0(pool_buff_val_80_ce0),
    .we0(pool_buff_val_80_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_80_address1),
    .ce1(pool_buff_val_80_ce1),
    .q1(pool_buff_val_80_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_81_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_81_address0),
    .ce0(pool_buff_val_81_ce0),
    .we0(pool_buff_val_81_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_81_address1),
    .ce1(pool_buff_val_81_ce1),
    .q1(pool_buff_val_81_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_82_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_82_address0),
    .ce0(pool_buff_val_82_ce0),
    .we0(pool_buff_val_82_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_82_address1),
    .ce1(pool_buff_val_82_ce1),
    .q1(pool_buff_val_82_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_83_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_83_address0),
    .ce0(pool_buff_val_83_ce0),
    .we0(pool_buff_val_83_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_83_address1),
    .ce1(pool_buff_val_83_ce1),
    .q1(pool_buff_val_83_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_84_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_84_address0),
    .ce0(pool_buff_val_84_ce0),
    .we0(pool_buff_val_84_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_84_address1),
    .ce1(pool_buff_val_84_ce1),
    .q1(pool_buff_val_84_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_85_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_85_address0),
    .ce0(pool_buff_val_85_ce0),
    .we0(pool_buff_val_85_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_85_address1),
    .ce1(pool_buff_val_85_ce1),
    .q1(pool_buff_val_85_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_86_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_86_address0),
    .ce0(pool_buff_val_86_ce0),
    .we0(pool_buff_val_86_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_86_address1),
    .ce1(pool_buff_val_86_ce1),
    .q1(pool_buff_val_86_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_87_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_87_address0),
    .ce0(pool_buff_val_87_ce0),
    .we0(pool_buff_val_87_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_87_address1),
    .ce1(pool_buff_val_87_ce1),
    .q1(pool_buff_val_87_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_88_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_88_address0),
    .ce0(pool_buff_val_88_ce0),
    .we0(pool_buff_val_88_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_88_address1),
    .ce1(pool_buff_val_88_ce1),
    .q1(pool_buff_val_88_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_89_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_89_address0),
    .ce0(pool_buff_val_89_ce0),
    .we0(pool_buff_val_89_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_89_address1),
    .ce1(pool_buff_val_89_ce1),
    .q1(pool_buff_val_89_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_90_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_90_address0),
    .ce0(pool_buff_val_90_ce0),
    .we0(pool_buff_val_90_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_90_address1),
    .ce1(pool_buff_val_90_ce1),
    .q1(pool_buff_val_90_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_91_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_91_address0),
    .ce0(pool_buff_val_91_ce0),
    .we0(pool_buff_val_91_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_91_address1),
    .ce1(pool_buff_val_91_ce1),
    .q1(pool_buff_val_91_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_92_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_92_address0),
    .ce0(pool_buff_val_92_ce0),
    .we0(pool_buff_val_92_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_92_address1),
    .ce1(pool_buff_val_92_ce1),
    .q1(pool_buff_val_92_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_93_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_93_address0),
    .ce0(pool_buff_val_93_ce0),
    .we0(pool_buff_val_93_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_93_address1),
    .ce1(pool_buff_val_93_ce1),
    .q1(pool_buff_val_93_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_94_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_94_address0),
    .ce0(pool_buff_val_94_ce0),
    .we0(pool_buff_val_94_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_94_address1),
    .ce1(pool_buff_val_94_ce1),
    .q1(pool_buff_val_94_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_95_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_95_address0),
    .ce0(pool_buff_val_95_ce0),
    .we0(pool_buff_val_95_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_95_address1),
    .ce1(pool_buff_val_95_ce1),
    .q1(pool_buff_val_95_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_96_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_96_address0),
    .ce0(pool_buff_val_96_ce0),
    .we0(pool_buff_val_96_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_96_address1),
    .ce1(pool_buff_val_96_ce1),
    .q1(pool_buff_val_96_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_97_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_97_address0),
    .ce0(pool_buff_val_97_ce0),
    .we0(pool_buff_val_97_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_97_address1),
    .ce1(pool_buff_val_97_ce1),
    .q1(pool_buff_val_97_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_98_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_98_address0),
    .ce0(pool_buff_val_98_ce0),
    .we0(pool_buff_val_98_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_98_address1),
    .ce1(pool_buff_val_98_ce1),
    .q1(pool_buff_val_98_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_99_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_99_address0),
    .ce0(pool_buff_val_99_ce0),
    .we0(pool_buff_val_99_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_99_address1),
    .ce1(pool_buff_val_99_ce1),
    .q1(pool_buff_val_99_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_100_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_100_address0),
    .ce0(pool_buff_val_100_ce0),
    .we0(pool_buff_val_100_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_100_address1),
    .ce1(pool_buff_val_100_ce1),
    .q1(pool_buff_val_100_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_101_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_101_address0),
    .ce0(pool_buff_val_101_ce0),
    .we0(pool_buff_val_101_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_101_address1),
    .ce1(pool_buff_val_101_ce1),
    .q1(pool_buff_val_101_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_102_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_102_address0),
    .ce0(pool_buff_val_102_ce0),
    .we0(pool_buff_val_102_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_102_address1),
    .ce1(pool_buff_val_102_ce1),
    .q1(pool_buff_val_102_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_103_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_103_address0),
    .ce0(pool_buff_val_103_ce0),
    .we0(pool_buff_val_103_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_103_address1),
    .ce1(pool_buff_val_103_ce1),
    .q1(pool_buff_val_103_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_104_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_104_address0),
    .ce0(pool_buff_val_104_ce0),
    .we0(pool_buff_val_104_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_104_address1),
    .ce1(pool_buff_val_104_ce1),
    .q1(pool_buff_val_104_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_105_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_105_address0),
    .ce0(pool_buff_val_105_ce0),
    .we0(pool_buff_val_105_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_105_address1),
    .ce1(pool_buff_val_105_ce1),
    .q1(pool_buff_val_105_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_106_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_106_address0),
    .ce0(pool_buff_val_106_ce0),
    .we0(pool_buff_val_106_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_106_address1),
    .ce1(pool_buff_val_106_ce1),
    .q1(pool_buff_val_106_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_107_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_107_address0),
    .ce0(pool_buff_val_107_ce0),
    .we0(pool_buff_val_107_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_107_address1),
    .ce1(pool_buff_val_107_ce1),
    .q1(pool_buff_val_107_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_108_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_108_address0),
    .ce0(pool_buff_val_108_ce0),
    .we0(pool_buff_val_108_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_108_address1),
    .ce1(pool_buff_val_108_ce1),
    .q1(pool_buff_val_108_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_109_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_109_address0),
    .ce0(pool_buff_val_109_ce0),
    .we0(pool_buff_val_109_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_109_address1),
    .ce1(pool_buff_val_109_ce1),
    .q1(pool_buff_val_109_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_110_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_110_address0),
    .ce0(pool_buff_val_110_ce0),
    .we0(pool_buff_val_110_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_110_address1),
    .ce1(pool_buff_val_110_ce1),
    .q1(pool_buff_val_110_q1)
);

cnn_pool_buff_val_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
pool_buff_val_111_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool_buff_val_111_address0),
    .ce0(pool_buff_val_111_ce0),
    .we0(pool_buff_val_111_we0),
    .d0(storemerge_reg_5340),
    .address1(pool_buff_val_111_address1),
    .ce1(pool_buff_val_111_ce1),
    .q1(pool_buff_val_111_q1)
);

cnn_conv_layer1 grp_conv_layer1_fu_3516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_layer1_fu_3516_ap_start),
    .ap_done(grp_conv_layer1_fu_3516_ap_done),
    .ap_idle(grp_conv_layer1_fu_3516_ap_idle),
    .ap_ready(grp_conv_layer1_fu_3516_ap_ready),
    .in_stream_V_TDATA(in_stream_V_TDATA_int_regslice),
    .in_stream_V_TVALID(in_stream_V_TVALID_int_regslice),
    .in_stream_V_TREADY(grp_conv_layer1_fu_3516_in_stream_V_TREADY),
    .out_r_din(grp_conv_layer1_fu_3516_out_r_din),
    .out_r_full_n(conv1_out_full_n),
    .out_r_write(grp_conv_layer1_fu_3516_out_r_write),
    .grp_fu_5480_p_din0(grp_conv_layer1_fu_3516_grp_fu_5480_p_din0),
    .grp_fu_5480_p_din1(grp_conv_layer1_fu_3516_grp_fu_5480_p_din1),
    .grp_fu_5480_p_opcode(grp_conv_layer1_fu_3516_grp_fu_5480_p_opcode),
    .grp_fu_5480_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5480_p_dout0),
    .grp_fu_5480_p_ce(grp_conv_layer1_fu_3516_grp_fu_5480_p_ce),
    .grp_fu_5484_p_din0(grp_conv_layer1_fu_3516_grp_fu_5484_p_din0),
    .grp_fu_5484_p_din1(grp_conv_layer1_fu_3516_grp_fu_5484_p_din1),
    .grp_fu_5484_p_opcode(grp_conv_layer1_fu_3516_grp_fu_5484_p_opcode),
    .grp_fu_5484_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5484_p_dout0),
    .grp_fu_5484_p_ce(grp_conv_layer1_fu_3516_grp_fu_5484_p_ce),
    .grp_fu_5488_p_din0(grp_conv_layer1_fu_3516_grp_fu_5488_p_din0),
    .grp_fu_5488_p_din1(grp_conv_layer1_fu_3516_grp_fu_5488_p_din1),
    .grp_fu_5488_p_opcode(grp_conv_layer1_fu_3516_grp_fu_5488_p_opcode),
    .grp_fu_5488_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5488_p_dout0),
    .grp_fu_5488_p_ce(grp_conv_layer1_fu_3516_grp_fu_5488_p_ce),
    .grp_fu_5492_p_din0(grp_conv_layer1_fu_3516_grp_fu_5492_p_din0),
    .grp_fu_5492_p_din1(grp_conv_layer1_fu_3516_grp_fu_5492_p_din1),
    .grp_fu_5492_p_opcode(grp_conv_layer1_fu_3516_grp_fu_5492_p_opcode),
    .grp_fu_5492_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5492_p_dout0),
    .grp_fu_5492_p_ce(grp_conv_layer1_fu_3516_grp_fu_5492_p_ce),
    .grp_fu_5496_p_din0(grp_conv_layer1_fu_3516_grp_fu_5496_p_din0),
    .grp_fu_5496_p_din1(grp_conv_layer1_fu_3516_grp_fu_5496_p_din1),
    .grp_fu_5496_p_opcode(grp_conv_layer1_fu_3516_grp_fu_5496_p_opcode),
    .grp_fu_5496_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5496_p_dout0),
    .grp_fu_5496_p_ce(grp_conv_layer1_fu_3516_grp_fu_5496_p_ce),
    .grp_fu_5500_p_din0(grp_conv_layer1_fu_3516_grp_fu_5500_p_din0),
    .grp_fu_5500_p_din1(grp_conv_layer1_fu_3516_grp_fu_5500_p_din1),
    .grp_fu_5500_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5500_p_dout0),
    .grp_fu_5500_p_ce(grp_conv_layer1_fu_3516_grp_fu_5500_p_ce),
    .grp_fu_5504_p_din0(grp_conv_layer1_fu_3516_grp_fu_5504_p_din0),
    .grp_fu_5504_p_din1(grp_conv_layer1_fu_3516_grp_fu_5504_p_din1),
    .grp_fu_5504_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5504_p_dout0),
    .grp_fu_5504_p_ce(grp_conv_layer1_fu_3516_grp_fu_5504_p_ce),
    .grp_fu_5508_p_din0(grp_conv_layer1_fu_3516_grp_fu_5508_p_din0),
    .grp_fu_5508_p_din1(grp_conv_layer1_fu_3516_grp_fu_5508_p_din1),
    .grp_fu_5508_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5508_p_dout0),
    .grp_fu_5508_p_ce(grp_conv_layer1_fu_3516_grp_fu_5508_p_ce),
    .grp_fu_5512_p_din0(grp_conv_layer1_fu_3516_grp_fu_5512_p_din0),
    .grp_fu_5512_p_din1(grp_conv_layer1_fu_3516_grp_fu_5512_p_din1),
    .grp_fu_5512_p_dout0(grp_conv_layer1_fu_3516_grp_fu_5512_p_dout0),
    .grp_fu_5512_p_ce(grp_conv_layer1_fu_3516_grp_fu_5512_p_ce)
);

cnn_fc_layer1 grp_fc_layer1_fu_3523(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fc_layer1_fu_3523_ap_start),
    .ap_done(grp_fc_layer1_fu_3523_ap_done),
    .ap_idle(grp_fc_layer1_fu_3523_ap_idle),
    .ap_ready(grp_fc_layer1_fu_3523_ap_ready),
    .pool1_out5_dout(pool1_out_dout),
    .pool1_out5_empty_n(pool1_out_empty_n),
    .pool1_out5_read(grp_fc_layer1_fu_3523_pool1_out5_read),
    .out_stream_V_TDATA(grp_fc_layer1_fu_3523_out_stream_V_TDATA),
    .out_stream_V_TVALID(grp_fc_layer1_fu_3523_out_stream_V_TVALID),
    .out_stream_V_TREADY(grp_fc_layer1_fu_3523_out_stream_V_TREADY),
    .grp_fu_5480_p_din0(grp_fc_layer1_fu_3523_grp_fu_5480_p_din0),
    .grp_fu_5480_p_din1(grp_fc_layer1_fu_3523_grp_fu_5480_p_din1),
    .grp_fu_5480_p_opcode(grp_fc_layer1_fu_3523_grp_fu_5480_p_opcode),
    .grp_fu_5480_p_dout0(grp_fc_layer1_fu_3523_grp_fu_5480_p_dout0),
    .grp_fu_5480_p_ce(grp_fc_layer1_fu_3523_grp_fu_5480_p_ce),
    .grp_fu_5484_p_din0(grp_fc_layer1_fu_3523_grp_fu_5484_p_din0),
    .grp_fu_5484_p_din1(grp_fc_layer1_fu_3523_grp_fu_5484_p_din1),
    .grp_fu_5484_p_opcode(grp_fc_layer1_fu_3523_grp_fu_5484_p_opcode),
    .grp_fu_5484_p_dout0(grp_fc_layer1_fu_3523_grp_fu_5484_p_dout0),
    .grp_fu_5484_p_ce(grp_fc_layer1_fu_3523_grp_fu_5484_p_ce),
    .grp_fu_5500_p_din0(grp_fc_layer1_fu_3523_grp_fu_5500_p_din0),
    .grp_fu_5500_p_din1(grp_fc_layer1_fu_3523_grp_fu_5500_p_din1),
    .grp_fu_5500_p_dout0(grp_fc_layer1_fu_3523_grp_fu_5500_p_dout0),
    .grp_fu_5500_p_ce(grp_fc_layer1_fu_3523_grp_fu_5500_p_ce),
    .grp_fu_5504_p_din0(grp_fc_layer1_fu_3523_grp_fu_5504_p_din0),
    .grp_fu_5504_p_din1(grp_fc_layer1_fu_3523_grp_fu_5504_p_din1),
    .grp_fu_5504_p_dout0(grp_fc_layer1_fu_3523_grp_fu_5504_p_dout0),
    .grp_fu_5504_p_ce(grp_fc_layer1_fu_3523_grp_fu_5504_p_ce)
);

cnn_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U35(
    .din0(tmp_fu_3776_p114),
    .din1(read_fu_3765_p1),
    .opcode(5'd2),
    .dout(tmp_19_fu_3552_p2)
);

cnn_mux_1127_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_1127_32_1_1_U36(
    .din0(pool_buff_val_0_q1),
    .din1(pool_buff_val_1_q1),
    .din2(pool_buff_val_2_q1),
    .din3(pool_buff_val_3_q1),
    .din4(pool_buff_val_4_q1),
    .din5(pool_buff_val_5_q1),
    .din6(pool_buff_val_6_q1),
    .din7(pool_buff_val_7_q1),
    .din8(pool_buff_val_8_q1),
    .din9(pool_buff_val_9_q1),
    .din10(pool_buff_val_10_q1),
    .din11(pool_buff_val_11_q1),
    .din12(pool_buff_val_12_q1),
    .din13(pool_buff_val_13_q1),
    .din14(pool_buff_val_14_q1),
    .din15(pool_buff_val_15_q1),
    .din16(pool_buff_val_16_q1),
    .din17(pool_buff_val_17_q1),
    .din18(pool_buff_val_18_q1),
    .din19(pool_buff_val_19_q1),
    .din20(pool_buff_val_20_q1),
    .din21(pool_buff_val_21_q1),
    .din22(pool_buff_val_22_q1),
    .din23(pool_buff_val_23_q1),
    .din24(pool_buff_val_24_q1),
    .din25(pool_buff_val_25_q1),
    .din26(pool_buff_val_26_q1),
    .din27(pool_buff_val_27_q1),
    .din28(pool_buff_val_28_q1),
    .din29(pool_buff_val_29_q1),
    .din30(pool_buff_val_30_q1),
    .din31(pool_buff_val_31_q1),
    .din32(pool_buff_val_32_q1),
    .din33(pool_buff_val_33_q1),
    .din34(pool_buff_val_34_q1),
    .din35(pool_buff_val_35_q1),
    .din36(pool_buff_val_36_q1),
    .din37(pool_buff_val_37_q1),
    .din38(pool_buff_val_38_q1),
    .din39(pool_buff_val_39_q1),
    .din40(pool_buff_val_40_q1),
    .din41(pool_buff_val_41_q1),
    .din42(pool_buff_val_42_q1),
    .din43(pool_buff_val_43_q1),
    .din44(pool_buff_val_44_q1),
    .din45(pool_buff_val_45_q1),
    .din46(pool_buff_val_46_q1),
    .din47(pool_buff_val_47_q1),
    .din48(pool_buff_val_48_q1),
    .din49(pool_buff_val_49_q1),
    .din50(pool_buff_val_50_q1),
    .din51(pool_buff_val_51_q1),
    .din52(pool_buff_val_52_q1),
    .din53(pool_buff_val_53_q1),
    .din54(pool_buff_val_54_q1),
    .din55(pool_buff_val_55_q1),
    .din56(pool_buff_val_56_q1),
    .din57(pool_buff_val_57_q1),
    .din58(pool_buff_val_58_q1),
    .din59(pool_buff_val_59_q1),
    .din60(pool_buff_val_60_q1),
    .din61(pool_buff_val_61_q1),
    .din62(pool_buff_val_62_q1),
    .din63(pool_buff_val_63_q1),
    .din64(pool_buff_val_64_q1),
    .din65(pool_buff_val_65_q1),
    .din66(pool_buff_val_66_q1),
    .din67(pool_buff_val_67_q1),
    .din68(pool_buff_val_68_q1),
    .din69(pool_buff_val_69_q1),
    .din70(pool_buff_val_70_q1),
    .din71(pool_buff_val_71_q1),
    .din72(pool_buff_val_72_q1),
    .din73(pool_buff_val_73_q1),
    .din74(pool_buff_val_74_q1),
    .din75(pool_buff_val_75_q1),
    .din76(pool_buff_val_76_q1),
    .din77(pool_buff_val_77_q1),
    .din78(pool_buff_val_78_q1),
    .din79(pool_buff_val_79_q1),
    .din80(pool_buff_val_80_q1),
    .din81(pool_buff_val_81_q1),
    .din82(pool_buff_val_82_q1),
    .din83(pool_buff_val_83_q1),
    .din84(pool_buff_val_84_q1),
    .din85(pool_buff_val_85_q1),
    .din86(pool_buff_val_86_q1),
    .din87(pool_buff_val_87_q1),
    .din88(pool_buff_val_88_q1),
    .din89(pool_buff_val_89_q1),
    .din90(pool_buff_val_90_q1),
    .din91(pool_buff_val_91_q1),
    .din92(pool_buff_val_92_q1),
    .din93(pool_buff_val_93_q1),
    .din94(pool_buff_val_94_q1),
    .din95(pool_buff_val_95_q1),
    .din96(pool_buff_val_96_q1),
    .din97(pool_buff_val_97_q1),
    .din98(pool_buff_val_98_q1),
    .din99(pool_buff_val_99_q1),
    .din100(pool_buff_val_100_q1),
    .din101(pool_buff_val_101_q1),
    .din102(pool_buff_val_102_q1),
    .din103(pool_buff_val_103_q1),
    .din104(pool_buff_val_104_q1),
    .din105(pool_buff_val_105_q1),
    .din106(pool_buff_val_106_q1),
    .din107(pool_buff_val_107_q1),
    .din108(pool_buff_val_108_q1),
    .din109(pool_buff_val_109_q1),
    .din110(pool_buff_val_110_q1),
    .din111(pool_buff_val_111_q1),
    .din112(tmp_fu_3776_p113),
    .dout(tmp_fu_3776_p114)
);

cnn_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5480_p0),
    .din1(grp_fu_5480_p1),
    .ce(grp_fu_5480_ce),
    .dout(grp_fu_5480_p2)
);

cnn_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5484_p0),
    .din1(grp_fu_5484_p1),
    .ce(grp_fu_5484_ce),
    .dout(grp_fu_5484_p2)
);

cnn_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5488_p0),
    .din1(grp_fu_5488_p1),
    .ce(grp_fu_5488_ce),
    .dout(grp_fu_5488_p2)
);

cnn_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5492_p0),
    .din1(grp_fu_5492_p1),
    .ce(grp_fu_5492_ce),
    .dout(grp_fu_5492_p2)
);

cnn_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5496_p0),
    .din1(grp_fu_5496_p1),
    .ce(grp_fu_5496_ce),
    .dout(grp_fu_5496_p2)
);

cnn_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5500_p0),
    .din1(grp_fu_5500_p1),
    .ce(grp_fu_5500_ce),
    .dout(grp_fu_5500_p2)
);

cnn_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5504_p0),
    .din1(grp_fu_5504_p1),
    .ce(grp_fu_5504_ce),
    .dout(grp_fu_5504_p2)
);

cnn_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5508_p0),
    .din1(grp_fu_5508_p1),
    .ce(grp_fu_5508_ce),
    .dout(grp_fu_5508_p2)
);

cnn_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5512_p0),
    .din1(grp_fu_5512_p1),
    .ce(grp_fu_5512_ce),
    .dout(grp_fu_5512_p2)
);

cnn_fifo_w32_d2_S conv1_out_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_conv_layer1_fu_3516_out_r_din),
    .if_full_n(conv1_out_full_n),
    .if_write(conv1_out_write),
    .if_dout(conv1_out_dout),
    .if_empty_n(conv1_out_empty_n),
    .if_read(conv1_out_read)
);

cnn_fifo_w32_d2_S pool1_out_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pool1_out_din),
    .if_full_n(pool1_out_full_n),
    .if_write(pool1_out_write),
    .if_dout(pool1_out_dout),
    .if_empty_n(pool1_out_empty_n),
    .if_read(pool1_out_read)
);

cnn_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_stream_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_V_TDATA),
    .vld_in(in_stream_V_TVALID),
    .ack_in(regslice_both_in_stream_V_U_ack_in),
    .data_out(in_stream_V_TDATA_int_regslice),
    .vld_out(in_stream_V_TVALID_int_regslice),
    .ack_out(in_stream_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_U_apdone_blk)
);

cnn_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_stream_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_fc_layer1_fu_3523_out_stream_V_TDATA),
    .vld_in(grp_fc_layer1_fu_3523_out_stream_V_TVALID),
    .ack_in(out_stream_V_TREADY_int_regslice),
    .data_out(out_stream_V_TDATA),
    .vld_out(regslice_both_out_stream_V_U_vld_out),
    .ack_out(out_stream_V_TREADY),
    .apdone_blk(regslice_both_out_stream_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp_ln26_fu_3562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state12))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state12);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((icmp_ln26_fu_3562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_layer1_fu_3516_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_conv_layer1_fu_3516_ap_start_reg <= 1'b1;
        end else if ((grp_conv_layer1_fu_3516_ap_ready == 1'b1)) begin
            grp_conv_layer1_fu_3516_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fc_layer1_fu_3523_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fc_layer1_fu_3523_ap_start_reg <= 1'b1;
        end else if ((grp_fc_layer1_fu_3523_ap_ready == 1'b1)) begin
            grp_fc_layer1_fu_3523_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        channel_reg_3494 <= 4'd0;
    end else if (((icmp_ln48_fu_4112_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        channel_reg_3494 <= channel_1_fu_4106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_3609_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten19_reg_3439 <= add_ln28_fu_3592_p2;
    end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten19_reg_3439 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten27_reg_3417 <= add_ln26_reg_5267;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_conv_layer1_fu_3516_ap_done == 1'b1))) begin
        indvar_flatten27_reg_3417 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_3562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten35_reg_3505 <= 8'd0;
    end else if (((icmp_ln52_fu_4129_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten35_reg_3505 <= add_ln52_fu_4123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_3609_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_3461 <= select_ln29_4_fu_3757_p3;
    end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten_reg_3461 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_3450 <= select_ln28_reg_5301;
    end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j_reg_3450 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_3609_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_3483 <= add_ln30_fu_3745_p2;
    end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        k_reg_3483 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l_reg_3428 <= l_1_fu_4118_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_conv_layer1_fu_3516_ap_done == 1'b1))) begin
        l_reg_3428 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_3609_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_reg_3472 <= select_ln29_3_fu_3733_p3;
    end else if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        m_reg_3472 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln26_reg_5267 <= add_ln26_fu_3556_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_3562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cmp27_not_i_reg_5286 <= cmp27_not_i_fu_3586_p2;
        select_ln20_reg_5276 <= select_ln20_fu_3574_p3;
        trunc_ln27_reg_5281 <= trunc_ln27_fu_3582_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_3609_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_42_reg_5321 <= empty_42_fu_3741_p1;
        or_ln29_1_reg_5307 <= or_ln29_1_fu_3709_p2;
        select_ln29_2_reg_5312 <= select_ln29_2_fu_3725_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln28_reg_5297 <= icmp_ln28_fu_3609_p2;
        select_ln29_2_reg_5312_pp0_iter1_reg <= select_ln29_2_reg_5312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln48_reg_5462 <= icmp_ln48_fu_4112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln52_reg_5476 <= icmp_ln52_fu_4129_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_reg_5297 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_t_reg_5336 <= p_t_fu_3770_p3;
        storemerge_reg_5340 <= storemerge_fu_4095_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_3609_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln28_reg_5301 <= select_ln28_fu_3669_p3;
    end
end

always @ (*) begin
    if ((icmp_ln28_fu_3609_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln48_fu_4112_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln52_fu_4129_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_3454_p4 = select_ln28_reg_5301;
    end else begin
        ap_phi_mux_j_phi_fu_3454_p4 = j_reg_3450;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln52_reg_5476 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln48_reg_5462 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv1_out_read = 1'b1;
    end else begin
        conv1_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_out_write = grp_conv_layer1_fu_3516_out_r_write;
    end else begin
        conv1_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5480_ce = grp_fc_layer1_fu_3523_grp_fu_5480_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5480_ce = grp_conv_layer1_fu_3516_grp_fu_5480_p_ce;
    end else begin
        grp_fu_5480_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5480_p0 = grp_fc_layer1_fu_3523_grp_fu_5480_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5480_p0 = grp_conv_layer1_fu_3516_grp_fu_5480_p_din0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5480_p1 = grp_fc_layer1_fu_3523_grp_fu_5480_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5480_p1 = grp_conv_layer1_fu_3516_grp_fu_5480_p_din1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5484_ce = grp_fc_layer1_fu_3523_grp_fu_5484_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5484_ce = grp_conv_layer1_fu_3516_grp_fu_5484_p_ce;
    end else begin
        grp_fu_5484_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5484_p0 = grp_fc_layer1_fu_3523_grp_fu_5484_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5484_p0 = grp_conv_layer1_fu_3516_grp_fu_5484_p_din0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5484_p1 = grp_fc_layer1_fu_3523_grp_fu_5484_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5484_p1 = grp_conv_layer1_fu_3516_grp_fu_5484_p_din1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5488_ce = grp_conv_layer1_fu_3516_grp_fu_5488_p_ce;
    end else begin
        grp_fu_5488_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5492_ce = grp_conv_layer1_fu_3516_grp_fu_5492_p_ce;
    end else begin
        grp_fu_5492_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5496_ce = grp_conv_layer1_fu_3516_grp_fu_5496_p_ce;
    end else begin
        grp_fu_5496_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5500_ce = grp_fc_layer1_fu_3523_grp_fu_5500_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5500_ce = grp_conv_layer1_fu_3516_grp_fu_5500_p_ce;
    end else begin
        grp_fu_5500_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5500_p0 = grp_fc_layer1_fu_3523_grp_fu_5500_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5500_p0 = grp_conv_layer1_fu_3516_grp_fu_5500_p_din0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5500_p1 = grp_fc_layer1_fu_3523_grp_fu_5500_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5500_p1 = grp_conv_layer1_fu_3516_grp_fu_5500_p_din1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5504_ce = grp_fc_layer1_fu_3523_grp_fu_5504_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5504_ce = grp_conv_layer1_fu_3516_grp_fu_5504_p_ce;
    end else begin
        grp_fu_5504_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5504_p0 = grp_fc_layer1_fu_3523_grp_fu_5504_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5504_p0 = grp_conv_layer1_fu_3516_grp_fu_5504_p_din0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_5504_p1 = grp_fc_layer1_fu_3523_grp_fu_5504_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5504_p1 = grp_conv_layer1_fu_3516_grp_fu_5504_p_din1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5508_ce = grp_conv_layer1_fu_3516_grp_fu_5508_p_ce;
    end else begin
        grp_fu_5508_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_5512_ce = grp_conv_layer1_fu_3516_grp_fu_5512_p_ce;
    end else begin
        grp_fu_5512_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_V_TREADY_int_regslice = grp_conv_layer1_fu_3516_in_stream_V_TREADY;
    end else begin
        in_stream_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        pool1_out_read = grp_fc_layer1_fu_3523_pool1_out5_read;
    end else begin
        pool1_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln29_2_reg_5312_pp0_iter1_reg == 1'd0))) begin
        pool1_out_write = 1'b1;
    end else begin
        pool1_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_0_ce0 = 1'b1;
    end else begin
        pool_buff_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_0_ce1 = 1'b1;
    end else begin
        pool_buff_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_0_we0 = 1'b1;
    end else begin
        pool_buff_val_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_100_ce0 = 1'b1;
    end else begin
        pool_buff_val_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_100_ce1 = 1'b1;
    end else begin
        pool_buff_val_100_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd100) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_100_we0 = 1'b1;
    end else begin
        pool_buff_val_100_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_101_ce0 = 1'b1;
    end else begin
        pool_buff_val_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_101_ce1 = 1'b1;
    end else begin
        pool_buff_val_101_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd101) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_101_we0 = 1'b1;
    end else begin
        pool_buff_val_101_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_102_ce0 = 1'b1;
    end else begin
        pool_buff_val_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_102_ce1 = 1'b1;
    end else begin
        pool_buff_val_102_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd102) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_102_we0 = 1'b1;
    end else begin
        pool_buff_val_102_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_103_ce0 = 1'b1;
    end else begin
        pool_buff_val_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_103_ce1 = 1'b1;
    end else begin
        pool_buff_val_103_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd103) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_103_we0 = 1'b1;
    end else begin
        pool_buff_val_103_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_104_ce0 = 1'b1;
    end else begin
        pool_buff_val_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_104_ce1 = 1'b1;
    end else begin
        pool_buff_val_104_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd104) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_104_we0 = 1'b1;
    end else begin
        pool_buff_val_104_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_105_ce0 = 1'b1;
    end else begin
        pool_buff_val_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_105_ce1 = 1'b1;
    end else begin
        pool_buff_val_105_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd105) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_105_we0 = 1'b1;
    end else begin
        pool_buff_val_105_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_106_ce0 = 1'b1;
    end else begin
        pool_buff_val_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_106_ce1 = 1'b1;
    end else begin
        pool_buff_val_106_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd106) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_106_we0 = 1'b1;
    end else begin
        pool_buff_val_106_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_107_ce0 = 1'b1;
    end else begin
        pool_buff_val_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_107_ce1 = 1'b1;
    end else begin
        pool_buff_val_107_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd107) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_107_we0 = 1'b1;
    end else begin
        pool_buff_val_107_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_108_ce0 = 1'b1;
    end else begin
        pool_buff_val_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_108_ce1 = 1'b1;
    end else begin
        pool_buff_val_108_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd108) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_108_we0 = 1'b1;
    end else begin
        pool_buff_val_108_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_109_ce0 = 1'b1;
    end else begin
        pool_buff_val_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_109_ce1 = 1'b1;
    end else begin
        pool_buff_val_109_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd109) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_109_we0 = 1'b1;
    end else begin
        pool_buff_val_109_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_10_ce0 = 1'b1;
    end else begin
        pool_buff_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_10_ce1 = 1'b1;
    end else begin
        pool_buff_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_10_we0 = 1'b1;
    end else begin
        pool_buff_val_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_110_ce0 = 1'b1;
    end else begin
        pool_buff_val_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_110_ce1 = 1'b1;
    end else begin
        pool_buff_val_110_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd110) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_110_we0 = 1'b1;
    end else begin
        pool_buff_val_110_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_111_ce0 = 1'b1;
    end else begin
        pool_buff_val_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_111_ce1 = 1'b1;
    end else begin
        pool_buff_val_111_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((p_t_reg_5336 == 7'd111) | ((p_t_reg_5336 == 7'd112) | ((p_t_reg_5336 == 7'd113) | ((p_t_reg_5336 == 7'd114) | ((p_t_reg_5336 == 7'd115) | ((p_t_reg_5336 == 7'd116) | ((p_t_reg_5336 == 7'd117) | ((p_t_reg_5336 == 7'd118) | ((p_t_reg_5336 == 7'd119) | ((p_t_reg_5336 == 7'd120) | ((p_t_reg_5336 == 7'd121) | ((p_t_reg_5336 == 7'd122) | ((p_t_reg_5336 == 7'd123) | ((p_t_reg_5336 == 7'd124) | ((p_t_reg_5336 == 7'd125) | ((p_t_reg_5336 == 7'd126) | (p_t_reg_5336 == 7'd127))))))))))))))))))) begin
        pool_buff_val_111_we0 = 1'b1;
    end else begin
        pool_buff_val_111_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_11_ce0 = 1'b1;
    end else begin
        pool_buff_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_11_ce1 = 1'b1;
    end else begin
        pool_buff_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_11_we0 = 1'b1;
    end else begin
        pool_buff_val_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_12_ce0 = 1'b1;
    end else begin
        pool_buff_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_12_ce1 = 1'b1;
    end else begin
        pool_buff_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_12_we0 = 1'b1;
    end else begin
        pool_buff_val_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_13_ce0 = 1'b1;
    end else begin
        pool_buff_val_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_13_ce1 = 1'b1;
    end else begin
        pool_buff_val_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_13_we0 = 1'b1;
    end else begin
        pool_buff_val_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_14_ce0 = 1'b1;
    end else begin
        pool_buff_val_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_14_ce1 = 1'b1;
    end else begin
        pool_buff_val_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_14_we0 = 1'b1;
    end else begin
        pool_buff_val_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_15_ce0 = 1'b1;
    end else begin
        pool_buff_val_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_15_ce1 = 1'b1;
    end else begin
        pool_buff_val_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_15_we0 = 1'b1;
    end else begin
        pool_buff_val_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_16_ce0 = 1'b1;
    end else begin
        pool_buff_val_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_16_ce1 = 1'b1;
    end else begin
        pool_buff_val_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_16_we0 = 1'b1;
    end else begin
        pool_buff_val_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_17_ce0 = 1'b1;
    end else begin
        pool_buff_val_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_17_ce1 = 1'b1;
    end else begin
        pool_buff_val_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_17_we0 = 1'b1;
    end else begin
        pool_buff_val_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_18_ce0 = 1'b1;
    end else begin
        pool_buff_val_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_18_ce1 = 1'b1;
    end else begin
        pool_buff_val_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_18_we0 = 1'b1;
    end else begin
        pool_buff_val_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_19_ce0 = 1'b1;
    end else begin
        pool_buff_val_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_19_ce1 = 1'b1;
    end else begin
        pool_buff_val_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_19_we0 = 1'b1;
    end else begin
        pool_buff_val_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_1_ce0 = 1'b1;
    end else begin
        pool_buff_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_1_ce1 = 1'b1;
    end else begin
        pool_buff_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_1_we0 = 1'b1;
    end else begin
        pool_buff_val_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_20_ce0 = 1'b1;
    end else begin
        pool_buff_val_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_20_ce1 = 1'b1;
    end else begin
        pool_buff_val_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_20_we0 = 1'b1;
    end else begin
        pool_buff_val_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_21_ce0 = 1'b1;
    end else begin
        pool_buff_val_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_21_ce1 = 1'b1;
    end else begin
        pool_buff_val_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_21_we0 = 1'b1;
    end else begin
        pool_buff_val_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_22_ce0 = 1'b1;
    end else begin
        pool_buff_val_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_22_ce1 = 1'b1;
    end else begin
        pool_buff_val_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_22_we0 = 1'b1;
    end else begin
        pool_buff_val_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_23_ce0 = 1'b1;
    end else begin
        pool_buff_val_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_23_ce1 = 1'b1;
    end else begin
        pool_buff_val_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_23_we0 = 1'b1;
    end else begin
        pool_buff_val_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_24_ce0 = 1'b1;
    end else begin
        pool_buff_val_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_24_ce1 = 1'b1;
    end else begin
        pool_buff_val_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_24_we0 = 1'b1;
    end else begin
        pool_buff_val_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_25_ce0 = 1'b1;
    end else begin
        pool_buff_val_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_25_ce1 = 1'b1;
    end else begin
        pool_buff_val_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_25_we0 = 1'b1;
    end else begin
        pool_buff_val_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_26_ce0 = 1'b1;
    end else begin
        pool_buff_val_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_26_ce1 = 1'b1;
    end else begin
        pool_buff_val_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_26_we0 = 1'b1;
    end else begin
        pool_buff_val_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_27_ce0 = 1'b1;
    end else begin
        pool_buff_val_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_27_ce1 = 1'b1;
    end else begin
        pool_buff_val_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_27_we0 = 1'b1;
    end else begin
        pool_buff_val_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_28_ce0 = 1'b1;
    end else begin
        pool_buff_val_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_28_ce1 = 1'b1;
    end else begin
        pool_buff_val_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_28_we0 = 1'b1;
    end else begin
        pool_buff_val_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_29_ce0 = 1'b1;
    end else begin
        pool_buff_val_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_29_ce1 = 1'b1;
    end else begin
        pool_buff_val_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_29_we0 = 1'b1;
    end else begin
        pool_buff_val_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_2_ce0 = 1'b1;
    end else begin
        pool_buff_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_2_ce1 = 1'b1;
    end else begin
        pool_buff_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_2_we0 = 1'b1;
    end else begin
        pool_buff_val_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_30_ce0 = 1'b1;
    end else begin
        pool_buff_val_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_30_ce1 = 1'b1;
    end else begin
        pool_buff_val_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_30_we0 = 1'b1;
    end else begin
        pool_buff_val_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_31_ce0 = 1'b1;
    end else begin
        pool_buff_val_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_31_ce1 = 1'b1;
    end else begin
        pool_buff_val_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_31_we0 = 1'b1;
    end else begin
        pool_buff_val_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_32_ce0 = 1'b1;
    end else begin
        pool_buff_val_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_32_ce1 = 1'b1;
    end else begin
        pool_buff_val_32_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_32_we0 = 1'b1;
    end else begin
        pool_buff_val_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_33_ce0 = 1'b1;
    end else begin
        pool_buff_val_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_33_ce1 = 1'b1;
    end else begin
        pool_buff_val_33_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_33_we0 = 1'b1;
    end else begin
        pool_buff_val_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_34_ce0 = 1'b1;
    end else begin
        pool_buff_val_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_34_ce1 = 1'b1;
    end else begin
        pool_buff_val_34_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_34_we0 = 1'b1;
    end else begin
        pool_buff_val_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_35_ce0 = 1'b1;
    end else begin
        pool_buff_val_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_35_ce1 = 1'b1;
    end else begin
        pool_buff_val_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_35_we0 = 1'b1;
    end else begin
        pool_buff_val_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_36_ce0 = 1'b1;
    end else begin
        pool_buff_val_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_36_ce1 = 1'b1;
    end else begin
        pool_buff_val_36_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_36_we0 = 1'b1;
    end else begin
        pool_buff_val_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_37_ce0 = 1'b1;
    end else begin
        pool_buff_val_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_37_ce1 = 1'b1;
    end else begin
        pool_buff_val_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_37_we0 = 1'b1;
    end else begin
        pool_buff_val_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_38_ce0 = 1'b1;
    end else begin
        pool_buff_val_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_38_ce1 = 1'b1;
    end else begin
        pool_buff_val_38_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_38_we0 = 1'b1;
    end else begin
        pool_buff_val_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_39_ce0 = 1'b1;
    end else begin
        pool_buff_val_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_39_ce1 = 1'b1;
    end else begin
        pool_buff_val_39_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_39_we0 = 1'b1;
    end else begin
        pool_buff_val_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_3_ce0 = 1'b1;
    end else begin
        pool_buff_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_3_ce1 = 1'b1;
    end else begin
        pool_buff_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_3_we0 = 1'b1;
    end else begin
        pool_buff_val_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_40_ce0 = 1'b1;
    end else begin
        pool_buff_val_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_40_ce1 = 1'b1;
    end else begin
        pool_buff_val_40_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_40_we0 = 1'b1;
    end else begin
        pool_buff_val_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_41_ce0 = 1'b1;
    end else begin
        pool_buff_val_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_41_ce1 = 1'b1;
    end else begin
        pool_buff_val_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_41_we0 = 1'b1;
    end else begin
        pool_buff_val_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_42_ce0 = 1'b1;
    end else begin
        pool_buff_val_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_42_ce1 = 1'b1;
    end else begin
        pool_buff_val_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_42_we0 = 1'b1;
    end else begin
        pool_buff_val_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_43_ce0 = 1'b1;
    end else begin
        pool_buff_val_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_43_ce1 = 1'b1;
    end else begin
        pool_buff_val_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_43_we0 = 1'b1;
    end else begin
        pool_buff_val_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_44_ce0 = 1'b1;
    end else begin
        pool_buff_val_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_44_ce1 = 1'b1;
    end else begin
        pool_buff_val_44_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_44_we0 = 1'b1;
    end else begin
        pool_buff_val_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_45_ce0 = 1'b1;
    end else begin
        pool_buff_val_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_45_ce1 = 1'b1;
    end else begin
        pool_buff_val_45_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_45_we0 = 1'b1;
    end else begin
        pool_buff_val_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_46_ce0 = 1'b1;
    end else begin
        pool_buff_val_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_46_ce1 = 1'b1;
    end else begin
        pool_buff_val_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_46_we0 = 1'b1;
    end else begin
        pool_buff_val_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_47_ce0 = 1'b1;
    end else begin
        pool_buff_val_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_47_ce1 = 1'b1;
    end else begin
        pool_buff_val_47_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_47_we0 = 1'b1;
    end else begin
        pool_buff_val_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_48_ce0 = 1'b1;
    end else begin
        pool_buff_val_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_48_ce1 = 1'b1;
    end else begin
        pool_buff_val_48_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_48_we0 = 1'b1;
    end else begin
        pool_buff_val_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_49_ce0 = 1'b1;
    end else begin
        pool_buff_val_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_49_ce1 = 1'b1;
    end else begin
        pool_buff_val_49_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_49_we0 = 1'b1;
    end else begin
        pool_buff_val_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_4_ce0 = 1'b1;
    end else begin
        pool_buff_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_4_ce1 = 1'b1;
    end else begin
        pool_buff_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_4_we0 = 1'b1;
    end else begin
        pool_buff_val_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_50_ce0 = 1'b1;
    end else begin
        pool_buff_val_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_50_ce1 = 1'b1;
    end else begin
        pool_buff_val_50_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_50_we0 = 1'b1;
    end else begin
        pool_buff_val_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_51_ce0 = 1'b1;
    end else begin
        pool_buff_val_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_51_ce1 = 1'b1;
    end else begin
        pool_buff_val_51_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_51_we0 = 1'b1;
    end else begin
        pool_buff_val_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_52_ce0 = 1'b1;
    end else begin
        pool_buff_val_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_52_ce1 = 1'b1;
    end else begin
        pool_buff_val_52_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_52_we0 = 1'b1;
    end else begin
        pool_buff_val_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_53_ce0 = 1'b1;
    end else begin
        pool_buff_val_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_53_ce1 = 1'b1;
    end else begin
        pool_buff_val_53_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_53_we0 = 1'b1;
    end else begin
        pool_buff_val_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_54_ce0 = 1'b1;
    end else begin
        pool_buff_val_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_54_ce1 = 1'b1;
    end else begin
        pool_buff_val_54_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_54_we0 = 1'b1;
    end else begin
        pool_buff_val_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_55_ce0 = 1'b1;
    end else begin
        pool_buff_val_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_55_ce1 = 1'b1;
    end else begin
        pool_buff_val_55_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_55_we0 = 1'b1;
    end else begin
        pool_buff_val_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_56_ce0 = 1'b1;
    end else begin
        pool_buff_val_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_56_ce1 = 1'b1;
    end else begin
        pool_buff_val_56_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_56_we0 = 1'b1;
    end else begin
        pool_buff_val_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_57_ce0 = 1'b1;
    end else begin
        pool_buff_val_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_57_ce1 = 1'b1;
    end else begin
        pool_buff_val_57_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_57_we0 = 1'b1;
    end else begin
        pool_buff_val_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_58_ce0 = 1'b1;
    end else begin
        pool_buff_val_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_58_ce1 = 1'b1;
    end else begin
        pool_buff_val_58_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_58_we0 = 1'b1;
    end else begin
        pool_buff_val_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_59_ce0 = 1'b1;
    end else begin
        pool_buff_val_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_59_ce1 = 1'b1;
    end else begin
        pool_buff_val_59_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_59_we0 = 1'b1;
    end else begin
        pool_buff_val_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_5_ce0 = 1'b1;
    end else begin
        pool_buff_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_5_ce1 = 1'b1;
    end else begin
        pool_buff_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_5_we0 = 1'b1;
    end else begin
        pool_buff_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_60_ce0 = 1'b1;
    end else begin
        pool_buff_val_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_60_ce1 = 1'b1;
    end else begin
        pool_buff_val_60_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_60_we0 = 1'b1;
    end else begin
        pool_buff_val_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_61_ce0 = 1'b1;
    end else begin
        pool_buff_val_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_61_ce1 = 1'b1;
    end else begin
        pool_buff_val_61_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_61_we0 = 1'b1;
    end else begin
        pool_buff_val_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_62_ce0 = 1'b1;
    end else begin
        pool_buff_val_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_62_ce1 = 1'b1;
    end else begin
        pool_buff_val_62_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_62_we0 = 1'b1;
    end else begin
        pool_buff_val_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_63_ce0 = 1'b1;
    end else begin
        pool_buff_val_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_63_ce1 = 1'b1;
    end else begin
        pool_buff_val_63_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_63_we0 = 1'b1;
    end else begin
        pool_buff_val_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_64_ce0 = 1'b1;
    end else begin
        pool_buff_val_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_64_ce1 = 1'b1;
    end else begin
        pool_buff_val_64_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_64_we0 = 1'b1;
    end else begin
        pool_buff_val_64_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_65_ce0 = 1'b1;
    end else begin
        pool_buff_val_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_65_ce1 = 1'b1;
    end else begin
        pool_buff_val_65_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_65_we0 = 1'b1;
    end else begin
        pool_buff_val_65_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_66_ce0 = 1'b1;
    end else begin
        pool_buff_val_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_66_ce1 = 1'b1;
    end else begin
        pool_buff_val_66_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_66_we0 = 1'b1;
    end else begin
        pool_buff_val_66_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_67_ce0 = 1'b1;
    end else begin
        pool_buff_val_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_67_ce1 = 1'b1;
    end else begin
        pool_buff_val_67_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_67_we0 = 1'b1;
    end else begin
        pool_buff_val_67_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_68_ce0 = 1'b1;
    end else begin
        pool_buff_val_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_68_ce1 = 1'b1;
    end else begin
        pool_buff_val_68_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_68_we0 = 1'b1;
    end else begin
        pool_buff_val_68_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_69_ce0 = 1'b1;
    end else begin
        pool_buff_val_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_69_ce1 = 1'b1;
    end else begin
        pool_buff_val_69_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_69_we0 = 1'b1;
    end else begin
        pool_buff_val_69_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_6_ce0 = 1'b1;
    end else begin
        pool_buff_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_6_ce1 = 1'b1;
    end else begin
        pool_buff_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_6_we0 = 1'b1;
    end else begin
        pool_buff_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_70_ce0 = 1'b1;
    end else begin
        pool_buff_val_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_70_ce1 = 1'b1;
    end else begin
        pool_buff_val_70_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_70_we0 = 1'b1;
    end else begin
        pool_buff_val_70_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_71_ce0 = 1'b1;
    end else begin
        pool_buff_val_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_71_ce1 = 1'b1;
    end else begin
        pool_buff_val_71_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd71) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_71_we0 = 1'b1;
    end else begin
        pool_buff_val_71_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_72_ce0 = 1'b1;
    end else begin
        pool_buff_val_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_72_ce1 = 1'b1;
    end else begin
        pool_buff_val_72_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd72) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_72_we0 = 1'b1;
    end else begin
        pool_buff_val_72_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_73_ce0 = 1'b1;
    end else begin
        pool_buff_val_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_73_ce1 = 1'b1;
    end else begin
        pool_buff_val_73_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd73) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_73_we0 = 1'b1;
    end else begin
        pool_buff_val_73_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_74_ce0 = 1'b1;
    end else begin
        pool_buff_val_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_74_ce1 = 1'b1;
    end else begin
        pool_buff_val_74_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd74) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_74_we0 = 1'b1;
    end else begin
        pool_buff_val_74_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_75_ce0 = 1'b1;
    end else begin
        pool_buff_val_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_75_ce1 = 1'b1;
    end else begin
        pool_buff_val_75_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd75) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_75_we0 = 1'b1;
    end else begin
        pool_buff_val_75_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_76_ce0 = 1'b1;
    end else begin
        pool_buff_val_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_76_ce1 = 1'b1;
    end else begin
        pool_buff_val_76_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd76) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_76_we0 = 1'b1;
    end else begin
        pool_buff_val_76_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_77_ce0 = 1'b1;
    end else begin
        pool_buff_val_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_77_ce1 = 1'b1;
    end else begin
        pool_buff_val_77_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd77) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_77_we0 = 1'b1;
    end else begin
        pool_buff_val_77_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_78_ce0 = 1'b1;
    end else begin
        pool_buff_val_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_78_ce1 = 1'b1;
    end else begin
        pool_buff_val_78_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd78) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_78_we0 = 1'b1;
    end else begin
        pool_buff_val_78_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_79_ce0 = 1'b1;
    end else begin
        pool_buff_val_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_79_ce1 = 1'b1;
    end else begin
        pool_buff_val_79_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd79) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_79_we0 = 1'b1;
    end else begin
        pool_buff_val_79_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_7_ce0 = 1'b1;
    end else begin
        pool_buff_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_7_ce1 = 1'b1;
    end else begin
        pool_buff_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_7_we0 = 1'b1;
    end else begin
        pool_buff_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_80_ce0 = 1'b1;
    end else begin
        pool_buff_val_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_80_ce1 = 1'b1;
    end else begin
        pool_buff_val_80_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd80) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_80_we0 = 1'b1;
    end else begin
        pool_buff_val_80_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_81_ce0 = 1'b1;
    end else begin
        pool_buff_val_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_81_ce1 = 1'b1;
    end else begin
        pool_buff_val_81_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd81) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_81_we0 = 1'b1;
    end else begin
        pool_buff_val_81_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_82_ce0 = 1'b1;
    end else begin
        pool_buff_val_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_82_ce1 = 1'b1;
    end else begin
        pool_buff_val_82_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd82) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_82_we0 = 1'b1;
    end else begin
        pool_buff_val_82_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_83_ce0 = 1'b1;
    end else begin
        pool_buff_val_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_83_ce1 = 1'b1;
    end else begin
        pool_buff_val_83_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd83) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_83_we0 = 1'b1;
    end else begin
        pool_buff_val_83_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_84_ce0 = 1'b1;
    end else begin
        pool_buff_val_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_84_ce1 = 1'b1;
    end else begin
        pool_buff_val_84_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd84) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_84_we0 = 1'b1;
    end else begin
        pool_buff_val_84_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_85_ce0 = 1'b1;
    end else begin
        pool_buff_val_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_85_ce1 = 1'b1;
    end else begin
        pool_buff_val_85_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd85) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_85_we0 = 1'b1;
    end else begin
        pool_buff_val_85_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_86_ce0 = 1'b1;
    end else begin
        pool_buff_val_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_86_ce1 = 1'b1;
    end else begin
        pool_buff_val_86_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd86) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_86_we0 = 1'b1;
    end else begin
        pool_buff_val_86_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_87_ce0 = 1'b1;
    end else begin
        pool_buff_val_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_87_ce1 = 1'b1;
    end else begin
        pool_buff_val_87_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd87) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_87_we0 = 1'b1;
    end else begin
        pool_buff_val_87_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_88_ce0 = 1'b1;
    end else begin
        pool_buff_val_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_88_ce1 = 1'b1;
    end else begin
        pool_buff_val_88_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd88) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_88_we0 = 1'b1;
    end else begin
        pool_buff_val_88_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_89_ce0 = 1'b1;
    end else begin
        pool_buff_val_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_89_ce1 = 1'b1;
    end else begin
        pool_buff_val_89_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd89) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_89_we0 = 1'b1;
    end else begin
        pool_buff_val_89_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_8_ce0 = 1'b1;
    end else begin
        pool_buff_val_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_8_ce1 = 1'b1;
    end else begin
        pool_buff_val_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_8_we0 = 1'b1;
    end else begin
        pool_buff_val_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_90_ce0 = 1'b1;
    end else begin
        pool_buff_val_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_90_ce1 = 1'b1;
    end else begin
        pool_buff_val_90_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd90) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_90_we0 = 1'b1;
    end else begin
        pool_buff_val_90_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_91_ce0 = 1'b1;
    end else begin
        pool_buff_val_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_91_ce1 = 1'b1;
    end else begin
        pool_buff_val_91_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd91) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_91_we0 = 1'b1;
    end else begin
        pool_buff_val_91_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_92_ce0 = 1'b1;
    end else begin
        pool_buff_val_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_92_ce1 = 1'b1;
    end else begin
        pool_buff_val_92_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd92) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_92_we0 = 1'b1;
    end else begin
        pool_buff_val_92_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_93_ce0 = 1'b1;
    end else begin
        pool_buff_val_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_93_ce1 = 1'b1;
    end else begin
        pool_buff_val_93_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd93) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_93_we0 = 1'b1;
    end else begin
        pool_buff_val_93_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_94_ce0 = 1'b1;
    end else begin
        pool_buff_val_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_94_ce1 = 1'b1;
    end else begin
        pool_buff_val_94_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd94) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_94_we0 = 1'b1;
    end else begin
        pool_buff_val_94_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_95_ce0 = 1'b1;
    end else begin
        pool_buff_val_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_95_ce1 = 1'b1;
    end else begin
        pool_buff_val_95_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd95) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_95_we0 = 1'b1;
    end else begin
        pool_buff_val_95_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_96_ce0 = 1'b1;
    end else begin
        pool_buff_val_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_96_ce1 = 1'b1;
    end else begin
        pool_buff_val_96_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd96) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_96_we0 = 1'b1;
    end else begin
        pool_buff_val_96_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_97_ce0 = 1'b1;
    end else begin
        pool_buff_val_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_97_ce1 = 1'b1;
    end else begin
        pool_buff_val_97_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd97) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_97_we0 = 1'b1;
    end else begin
        pool_buff_val_97_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_98_ce0 = 1'b1;
    end else begin
        pool_buff_val_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_98_ce1 = 1'b1;
    end else begin
        pool_buff_val_98_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd98) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_98_we0 = 1'b1;
    end else begin
        pool_buff_val_98_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_99_ce0 = 1'b1;
    end else begin
        pool_buff_val_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_99_ce1 = 1'b1;
    end else begin
        pool_buff_val_99_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd99) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_99_we0 = 1'b1;
    end else begin
        pool_buff_val_99_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_9_ce0 = 1'b1;
    end else begin
        pool_buff_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_buff_val_9_ce1 = 1'b1;
    end else begin
        pool_buff_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_5336 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pool_buff_val_9_we0 = 1'b1;
    end else begin
        pool_buff_val_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_conv_layer1_fu_3516_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln26_fu_3562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln28_fu_3609_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln28_fu_3609_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln48_fu_4112_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln48_fu_4112_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln52_fu_4129_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln52_fu_4129_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_fc_layer1_fu_3523_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((regslice_both_out_stream_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_fu_3556_p2 = (indvar_flatten27_reg_3417 + 5'd1);

assign add_ln28_1_fu_3663_p2 = (ap_phi_mux_j_phi_fu_3454_p4 + 4'd1);

assign add_ln28_fu_3592_p2 = (indvar_flatten19_reg_3439 + 8'd1);

assign add_ln29_1_fu_3751_p2 = (indvar_flatten_reg_3461 + 6'd1);

assign add_ln30_fu_3745_p2 = (select_ln29_fu_3689_p3 + 4'd1);

assign add_ln52_fu_4123_p2 = (indvar_flatten35_reg_3505 + 8'd1);

assign and_ln20_1_fu_3657_p2 = (xor_ln20_fu_3629_p2 & icmp_ln30_fu_3651_p2);

assign and_ln20_fu_3639_p2 = (xor_ln20_fu_3629_p2 & trunc_ln29_fu_3635_p1);

assign and_ln37_1_fu_4081_p2 = (tmp_19_fu_3552_p2 & and_ln37_fu_4075_p2);

assign and_ln37_fu_4075_p2 = (or_ln37_fu_4051_p2 & or_ln37_1_fu_4069_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln29_2_reg_5312_pp0_iter1_reg == 1'd0) & (pool1_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (conv1_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln29_2_reg_5312_pp0_iter1_reg == 1'd0) & (pool1_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (conv1_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln29_2_reg_5312_pp0_iter1_reg == 1'd0) & (pool1_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (conv1_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln29_2_reg_5312_pp0_iter1_reg == 1'd0) & (pool1_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln28_reg_5297 == 1'd0) & (conv1_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln48_reg_5462 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln48_reg_5462 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp2 = ((1'b1 == ap_block_pp2_stage0_subdone) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln52_reg_5476 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln52_reg_5476 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter1 = ((icmp_ln48_reg_5462 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

assign ap_block_state12_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp2_stage0_iter1 = ((icmp_ln52_reg_5476 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter1 = ((icmp_ln28_reg_5297 == 1'd0) & (conv1_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter2 = ((select_ln29_2_reg_5312_pp0_iter1_reg == 1'd0) & (pool1_out_full_n == 1'b0));
end

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_414 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_415 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_416 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_417 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_418 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_419 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_420 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_421 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_422 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_423 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_424 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_425 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_426 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_427 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_428 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_429 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_430 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_431 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_432 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_433 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_434 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_435 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_436 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_437 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_438 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_439 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_440 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_441 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_442 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_443 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_444 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_445 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_446 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_447 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_448 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_449 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_450 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_451 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_452 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_453 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_454 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_455 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_456 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_457 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_458 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_459 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_460 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_461 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_462 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_463 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_464 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_465 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_466 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_467 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_468 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_469 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_470 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_471 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_472 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_473 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_474 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_475 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_476 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_477 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_478 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_479 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_480 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_481 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_482 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_483 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_484 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_485 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_486 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_487 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_488 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_489 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_490 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_491 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_492 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_493 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_494 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_495 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_496 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_497 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_498 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_499 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_500 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_501 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_502 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_503 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_504 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_505 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_506 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_507 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_508 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_509 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_510 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_511 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_512 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_513 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_514 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_515 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_516 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_517 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_518 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_519 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_520 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_521 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_522 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_523 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_524 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_525 = (icmp_ln28_fu_3609_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_539 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_540 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_541 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_542 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_543 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_544 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_545 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_546 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_547 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_548 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_549 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_550 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_551 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_552 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_553 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_554 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_555 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_556 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_557 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_558 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_559 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_560 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_561 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_562 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_563 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_564 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_565 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_566 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_567 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_568 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_569 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_570 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_571 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_572 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_573 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_574 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_575 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_576 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_577 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_578 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_579 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_580 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_581 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_582 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_583 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_584 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_585 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_586 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_587 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_588 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_589 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_590 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_591 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_592 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_593 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_594 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_595 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_596 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_597 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_598 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_599 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_600 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_601 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_602 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_603 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_604 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_605 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_606 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_607 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_608 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_609 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_610 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_611 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_612 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_613 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_614 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_615 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_616 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_617 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_618 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_619 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_620 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_621 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_622 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_623 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_624 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_625 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_626 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_627 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_628 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_629 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_630 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_631 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_632 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_633 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_634 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_635 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_636 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_637 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_638 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_639 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_640 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_641 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_642 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_643 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_644 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_645 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_646 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_647 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_648 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_649 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_650 = (icmp_ln28_reg_5297 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_781 = (p_t_reg_5336 == 7'd110);
end

always @ (*) begin
    ap_enable_operation_782 = (p_t_reg_5336 == 7'd109);
end

always @ (*) begin
    ap_enable_operation_783 = (p_t_reg_5336 == 7'd108);
end

always @ (*) begin
    ap_enable_operation_784 = (p_t_reg_5336 == 7'd107);
end

always @ (*) begin
    ap_enable_operation_785 = (p_t_reg_5336 == 7'd106);
end

always @ (*) begin
    ap_enable_operation_786 = (p_t_reg_5336 == 7'd105);
end

always @ (*) begin
    ap_enable_operation_787 = (p_t_reg_5336 == 7'd104);
end

always @ (*) begin
    ap_enable_operation_788 = (p_t_reg_5336 == 7'd103);
end

always @ (*) begin
    ap_enable_operation_789 = (p_t_reg_5336 == 7'd102);
end

always @ (*) begin
    ap_enable_operation_790 = (p_t_reg_5336 == 7'd101);
end

always @ (*) begin
    ap_enable_operation_791 = (p_t_reg_5336 == 7'd100);
end

always @ (*) begin
    ap_enable_operation_792 = (p_t_reg_5336 == 7'd99);
end

always @ (*) begin
    ap_enable_operation_793 = (p_t_reg_5336 == 7'd98);
end

always @ (*) begin
    ap_enable_operation_794 = (p_t_reg_5336 == 7'd97);
end

always @ (*) begin
    ap_enable_operation_795 = (p_t_reg_5336 == 7'd96);
end

always @ (*) begin
    ap_enable_operation_796 = (p_t_reg_5336 == 7'd95);
end

always @ (*) begin
    ap_enable_operation_797 = (p_t_reg_5336 == 7'd94);
end

always @ (*) begin
    ap_enable_operation_798 = (p_t_reg_5336 == 7'd93);
end

always @ (*) begin
    ap_enable_operation_799 = (p_t_reg_5336 == 7'd92);
end

always @ (*) begin
    ap_enable_operation_800 = (p_t_reg_5336 == 7'd91);
end

always @ (*) begin
    ap_enable_operation_801 = (p_t_reg_5336 == 7'd90);
end

always @ (*) begin
    ap_enable_operation_802 = (p_t_reg_5336 == 7'd89);
end

always @ (*) begin
    ap_enable_operation_803 = (p_t_reg_5336 == 7'd88);
end

always @ (*) begin
    ap_enable_operation_804 = (p_t_reg_5336 == 7'd87);
end

always @ (*) begin
    ap_enable_operation_805 = (p_t_reg_5336 == 7'd86);
end

always @ (*) begin
    ap_enable_operation_806 = (p_t_reg_5336 == 7'd85);
end

always @ (*) begin
    ap_enable_operation_807 = (p_t_reg_5336 == 7'd84);
end

always @ (*) begin
    ap_enable_operation_808 = (p_t_reg_5336 == 7'd83);
end

always @ (*) begin
    ap_enable_operation_809 = (p_t_reg_5336 == 7'd82);
end

always @ (*) begin
    ap_enable_operation_810 = (p_t_reg_5336 == 7'd81);
end

always @ (*) begin
    ap_enable_operation_811 = (p_t_reg_5336 == 7'd80);
end

always @ (*) begin
    ap_enable_operation_812 = (p_t_reg_5336 == 7'd79);
end

always @ (*) begin
    ap_enable_operation_813 = (p_t_reg_5336 == 7'd78);
end

always @ (*) begin
    ap_enable_operation_814 = (p_t_reg_5336 == 7'd77);
end

always @ (*) begin
    ap_enable_operation_815 = (p_t_reg_5336 == 7'd76);
end

always @ (*) begin
    ap_enable_operation_816 = (p_t_reg_5336 == 7'd75);
end

always @ (*) begin
    ap_enable_operation_817 = (p_t_reg_5336 == 7'd74);
end

always @ (*) begin
    ap_enable_operation_818 = (p_t_reg_5336 == 7'd73);
end

always @ (*) begin
    ap_enable_operation_819 = (p_t_reg_5336 == 7'd72);
end

always @ (*) begin
    ap_enable_operation_820 = (p_t_reg_5336 == 7'd71);
end

always @ (*) begin
    ap_enable_operation_821 = (p_t_reg_5336 == 7'd70);
end

always @ (*) begin
    ap_enable_operation_822 = (p_t_reg_5336 == 7'd69);
end

always @ (*) begin
    ap_enable_operation_823 = (p_t_reg_5336 == 7'd68);
end

always @ (*) begin
    ap_enable_operation_824 = (p_t_reg_5336 == 7'd67);
end

always @ (*) begin
    ap_enable_operation_825 = (p_t_reg_5336 == 7'd66);
end

always @ (*) begin
    ap_enable_operation_826 = (p_t_reg_5336 == 7'd65);
end

always @ (*) begin
    ap_enable_operation_827 = (p_t_reg_5336 == 7'd64);
end

always @ (*) begin
    ap_enable_operation_828 = (p_t_reg_5336 == 7'd63);
end

always @ (*) begin
    ap_enable_operation_829 = (p_t_reg_5336 == 7'd62);
end

always @ (*) begin
    ap_enable_operation_830 = (p_t_reg_5336 == 7'd61);
end

always @ (*) begin
    ap_enable_operation_831 = (p_t_reg_5336 == 7'd60);
end

always @ (*) begin
    ap_enable_operation_832 = (p_t_reg_5336 == 7'd59);
end

always @ (*) begin
    ap_enable_operation_833 = (p_t_reg_5336 == 7'd58);
end

always @ (*) begin
    ap_enable_operation_834 = (p_t_reg_5336 == 7'd57);
end

always @ (*) begin
    ap_enable_operation_835 = (p_t_reg_5336 == 7'd56);
end

always @ (*) begin
    ap_enable_operation_836 = (p_t_reg_5336 == 7'd55);
end

always @ (*) begin
    ap_enable_operation_837 = (p_t_reg_5336 == 7'd54);
end

always @ (*) begin
    ap_enable_operation_838 = (p_t_reg_5336 == 7'd53);
end

always @ (*) begin
    ap_enable_operation_839 = (p_t_reg_5336 == 7'd52);
end

always @ (*) begin
    ap_enable_operation_840 = (p_t_reg_5336 == 7'd51);
end

always @ (*) begin
    ap_enable_operation_841 = (p_t_reg_5336 == 7'd50);
end

always @ (*) begin
    ap_enable_operation_842 = (p_t_reg_5336 == 7'd49);
end

always @ (*) begin
    ap_enable_operation_843 = (p_t_reg_5336 == 7'd48);
end

always @ (*) begin
    ap_enable_operation_844 = (p_t_reg_5336 == 7'd47);
end

always @ (*) begin
    ap_enable_operation_845 = (p_t_reg_5336 == 7'd46);
end

always @ (*) begin
    ap_enable_operation_846 = (p_t_reg_5336 == 7'd45);
end

always @ (*) begin
    ap_enable_operation_847 = (p_t_reg_5336 == 7'd44);
end

always @ (*) begin
    ap_enable_operation_848 = (p_t_reg_5336 == 7'd43);
end

always @ (*) begin
    ap_enable_operation_849 = (p_t_reg_5336 == 7'd42);
end

always @ (*) begin
    ap_enable_operation_850 = (p_t_reg_5336 == 7'd41);
end

always @ (*) begin
    ap_enable_operation_851 = (p_t_reg_5336 == 7'd40);
end

always @ (*) begin
    ap_enable_operation_852 = (p_t_reg_5336 == 7'd39);
end

always @ (*) begin
    ap_enable_operation_853 = (p_t_reg_5336 == 7'd38);
end

always @ (*) begin
    ap_enable_operation_854 = (p_t_reg_5336 == 7'd37);
end

always @ (*) begin
    ap_enable_operation_855 = (p_t_reg_5336 == 7'd36);
end

always @ (*) begin
    ap_enable_operation_856 = (p_t_reg_5336 == 7'd35);
end

always @ (*) begin
    ap_enable_operation_857 = (p_t_reg_5336 == 7'd34);
end

always @ (*) begin
    ap_enable_operation_858 = (p_t_reg_5336 == 7'd33);
end

always @ (*) begin
    ap_enable_operation_859 = (p_t_reg_5336 == 7'd32);
end

always @ (*) begin
    ap_enable_operation_860 = (p_t_reg_5336 == 7'd31);
end

always @ (*) begin
    ap_enable_operation_861 = (p_t_reg_5336 == 7'd30);
end

always @ (*) begin
    ap_enable_operation_862 = (p_t_reg_5336 == 7'd29);
end

always @ (*) begin
    ap_enable_operation_863 = (p_t_reg_5336 == 7'd28);
end

always @ (*) begin
    ap_enable_operation_864 = (p_t_reg_5336 == 7'd27);
end

always @ (*) begin
    ap_enable_operation_865 = (p_t_reg_5336 == 7'd26);
end

always @ (*) begin
    ap_enable_operation_866 = (p_t_reg_5336 == 7'd25);
end

always @ (*) begin
    ap_enable_operation_867 = (p_t_reg_5336 == 7'd24);
end

always @ (*) begin
    ap_enable_operation_868 = (p_t_reg_5336 == 7'd23);
end

always @ (*) begin
    ap_enable_operation_869 = (p_t_reg_5336 == 7'd22);
end

always @ (*) begin
    ap_enable_operation_870 = (p_t_reg_5336 == 7'd21);
end

always @ (*) begin
    ap_enable_operation_871 = (p_t_reg_5336 == 7'd20);
end

always @ (*) begin
    ap_enable_operation_872 = (p_t_reg_5336 == 7'd19);
end

always @ (*) begin
    ap_enable_operation_873 = (p_t_reg_5336 == 7'd18);
end

always @ (*) begin
    ap_enable_operation_874 = (p_t_reg_5336 == 7'd17);
end

always @ (*) begin
    ap_enable_operation_875 = (p_t_reg_5336 == 7'd16);
end

always @ (*) begin
    ap_enable_operation_876 = (p_t_reg_5336 == 7'd15);
end

always @ (*) begin
    ap_enable_operation_877 = (p_t_reg_5336 == 7'd14);
end

always @ (*) begin
    ap_enable_operation_878 = (p_t_reg_5336 == 7'd13);
end

always @ (*) begin
    ap_enable_operation_879 = (p_t_reg_5336 == 7'd12);
end

always @ (*) begin
    ap_enable_operation_880 = (p_t_reg_5336 == 7'd11);
end

always @ (*) begin
    ap_enable_operation_881 = (p_t_reg_5336 == 7'd10);
end

always @ (*) begin
    ap_enable_operation_882 = (p_t_reg_5336 == 7'd9);
end

always @ (*) begin
    ap_enable_operation_883 = (p_t_reg_5336 == 7'd8);
end

always @ (*) begin
    ap_enable_operation_884 = (p_t_reg_5336 == 7'd7);
end

always @ (*) begin
    ap_enable_operation_885 = (p_t_reg_5336 == 7'd6);
end

always @ (*) begin
    ap_enable_operation_886 = (p_t_reg_5336 == 7'd5);
end

always @ (*) begin
    ap_enable_operation_887 = (p_t_reg_5336 == 7'd4);
end

always @ (*) begin
    ap_enable_operation_888 = (p_t_reg_5336 == 7'd3);
end

always @ (*) begin
    ap_enable_operation_889 = (p_t_reg_5336 == 7'd2);
end

always @ (*) begin
    ap_enable_operation_890 = (p_t_reg_5336 == 7'd1);
end

always @ (*) begin
    ap_enable_operation_891 = (p_t_reg_5336 == 7'd0);
end

always @ (*) begin
    ap_enable_operation_892 = (ap_predicate_op892_store_state7 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_enable_state5_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state7_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op892_store_state7 = ((p_t_reg_5336 == 7'd111) | ((p_t_reg_5336 == 7'd112) | ((p_t_reg_5336 == 7'd113) | ((p_t_reg_5336 == 7'd114) | ((p_t_reg_5336 == 7'd115) | ((p_t_reg_5336 == 7'd116) | ((p_t_reg_5336 == 7'd117) | ((p_t_reg_5336 == 7'd118) | ((p_t_reg_5336 == 7'd119) | ((p_t_reg_5336 == 7'd120) | ((p_t_reg_5336 == 7'd121) | ((p_t_reg_5336 == 7'd122) | ((p_t_reg_5336 == 7'd123) | ((p_t_reg_5336 == 7'd124) | ((p_t_reg_5336 == 7'd125) | ((p_t_reg_5336 == 7'd126) | (p_t_reg_5336 == 7'd127)))))))))))))))));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln37_fu_4007_p1 = tmp_fu_3776_p114;

assign brmerge27_i_fu_3604_p2 = (cmp28_not_i_fu_3598_p2 | cmp27_not_i_reg_5286);

assign brmerge27_i_mid1_fu_3720_p2 = (cmp28_not_i_mid1_fu_3714_p2 | cmp27_not_i_reg_5286);

assign channel_1_fu_4106_p2 = (channel_reg_3494 + 4'd1);

assign cmp27_not_i_fu_3586_p2 = ((select_ln20_fu_3574_p3 != 2'd1) ? 1'b1 : 1'b0);

assign cmp28_not_i_fu_3598_p2 = ((m_reg_3472 != 2'd1) ? 1'b1 : 1'b0);

assign cmp28_not_i_mid1_fu_3714_p2 = ((select_ln20_1_fu_3621_p3 != 2'd0) ? 1'b1 : 1'b0);

assign empty_42_fu_3741_p1 = select_ln29_fu_3689_p3[2:0];

assign grp_conv_layer1_fu_3516_ap_start = grp_conv_layer1_fu_3516_ap_start_reg;

assign grp_conv_layer1_fu_3516_grp_fu_5480_p_dout0 = grp_fu_5480_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5484_p_dout0 = grp_fu_5484_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5488_p_dout0 = grp_fu_5488_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5492_p_dout0 = grp_fu_5492_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5496_p_dout0 = grp_fu_5496_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5500_p_dout0 = grp_fu_5500_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5504_p_dout0 = grp_fu_5504_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5508_p_dout0 = grp_fu_5508_p2;

assign grp_conv_layer1_fu_3516_grp_fu_5512_p_dout0 = grp_fu_5512_p2;

assign grp_fc_layer1_fu_3523_ap_start = grp_fc_layer1_fu_3523_ap_start_reg;

assign grp_fc_layer1_fu_3523_grp_fu_5480_p_dout0 = grp_fu_5480_p2;

assign grp_fc_layer1_fu_3523_grp_fu_5484_p_dout0 = grp_fu_5484_p2;

assign grp_fc_layer1_fu_3523_grp_fu_5500_p_dout0 = grp_fu_5500_p2;

assign grp_fc_layer1_fu_3523_grp_fu_5504_p_dout0 = grp_fu_5504_p2;

assign grp_fc_layer1_fu_3523_out_stream_V_TREADY = (out_stream_V_TREADY_int_regslice & ap_CS_fsm_state15);

assign grp_fu_5488_p0 = grp_conv_layer1_fu_3516_grp_fu_5488_p_din0;

assign grp_fu_5488_p1 = grp_conv_layer1_fu_3516_grp_fu_5488_p_din1;

assign grp_fu_5492_p0 = grp_conv_layer1_fu_3516_grp_fu_5492_p_din0;

assign grp_fu_5492_p1 = grp_conv_layer1_fu_3516_grp_fu_5492_p_din1;

assign grp_fu_5496_p0 = grp_conv_layer1_fu_3516_grp_fu_5496_p_din0;

assign grp_fu_5496_p1 = grp_conv_layer1_fu_3516_grp_fu_5496_p_din1;

assign grp_fu_5508_p0 = grp_conv_layer1_fu_3516_grp_fu_5508_p_din0;

assign grp_fu_5508_p1 = grp_conv_layer1_fu_3516_grp_fu_5508_p_din1;

assign grp_fu_5512_p0 = grp_conv_layer1_fu_3516_grp_fu_5512_p_din0;

assign grp_fu_5512_p1 = grp_conv_layer1_fu_3516_grp_fu_5512_p_din1;

assign icmp_ln26_fu_3562_p2 = ((indvar_flatten27_reg_3417 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_3568_p2 = ((l_reg_3428 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_3609_p2 = ((indvar_flatten19_reg_3439 == 8'd224) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_3615_p2 = ((indvar_flatten_reg_3461 == 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_3651_p2 = ((k_reg_3483 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln37_1_fu_4045_p2 = ((trunc_ln37_fu_4021_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_4057_p2 = ((tmp_18_fu_4025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln37_3_fu_4063_p2 = ((trunc_ln37_1_fu_4035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_4039_p2 = ((tmp_s_fu_4011_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_4112_p2 = ((channel_reg_3494 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_4129_p2 = ((indvar_flatten35_reg_3505 == 8'd232) ? 1'b1 : 1'b0);

assign in_stream_V_TREADY = regslice_both_in_stream_V_U_ack_in;

assign l_1_fu_4118_p2 = (select_ln20_reg_5276 + 2'd1);

assign m_2_fu_3677_p2 = (select_ln20_1_fu_3621_p3 + 2'd1);

assign or_ln20_fu_3645_p2 = (icmp_ln29_fu_3615_p2 | brmerge27_i_fu_3604_p2);

assign or_ln29_1_fu_3709_p2 = (trunc_ln27_reg_5281 | select_ln29_1_fu_3701_p3);

assign or_ln29_fu_3683_p2 = (icmp_ln29_fu_3615_p2 | and_ln20_1_fu_3657_p2);

assign or_ln37_1_fu_4069_p2 = (icmp_ln37_3_fu_4063_p2 | icmp_ln37_2_fu_4057_p2);

assign or_ln37_fu_4051_p2 = (icmp_ln37_fu_4039_p2 | icmp_ln37_1_fu_4045_p2);

assign out_stream_V_TVALID = regslice_both_out_stream_V_U_vld_out;

assign p_t_fu_3770_p3 = {{select_ln28_reg_5301}, {empty_42_reg_5321}};

assign pool1_out_din = storemerge_reg_5340;

assign pool_buff_val_0_address0 = 64'd0;

assign pool_buff_val_0_address1 = 64'd0;

assign pool_buff_val_100_address0 = 64'd0;

assign pool_buff_val_100_address1 = 64'd0;

assign pool_buff_val_101_address0 = 64'd0;

assign pool_buff_val_101_address1 = 64'd0;

assign pool_buff_val_102_address0 = 64'd0;

assign pool_buff_val_102_address1 = 64'd0;

assign pool_buff_val_103_address0 = 64'd0;

assign pool_buff_val_103_address1 = 64'd0;

assign pool_buff_val_104_address0 = 64'd0;

assign pool_buff_val_104_address1 = 64'd0;

assign pool_buff_val_105_address0 = 64'd0;

assign pool_buff_val_105_address1 = 64'd0;

assign pool_buff_val_106_address0 = 64'd0;

assign pool_buff_val_106_address1 = 64'd0;

assign pool_buff_val_107_address0 = 64'd0;

assign pool_buff_val_107_address1 = 64'd0;

assign pool_buff_val_108_address0 = 64'd0;

assign pool_buff_val_108_address1 = 64'd0;

assign pool_buff_val_109_address0 = 64'd0;

assign pool_buff_val_109_address1 = 64'd0;

assign pool_buff_val_10_address0 = 64'd0;

assign pool_buff_val_10_address1 = 64'd0;

assign pool_buff_val_110_address0 = 64'd0;

assign pool_buff_val_110_address1 = 64'd0;

assign pool_buff_val_111_address0 = 64'd0;

assign pool_buff_val_111_address1 = 64'd0;

assign pool_buff_val_11_address0 = 64'd0;

assign pool_buff_val_11_address1 = 64'd0;

assign pool_buff_val_12_address0 = 64'd0;

assign pool_buff_val_12_address1 = 64'd0;

assign pool_buff_val_13_address0 = 64'd0;

assign pool_buff_val_13_address1 = 64'd0;

assign pool_buff_val_14_address0 = 64'd0;

assign pool_buff_val_14_address1 = 64'd0;

assign pool_buff_val_15_address0 = 64'd0;

assign pool_buff_val_15_address1 = 64'd0;

assign pool_buff_val_16_address0 = 64'd0;

assign pool_buff_val_16_address1 = 64'd0;

assign pool_buff_val_17_address0 = 64'd0;

assign pool_buff_val_17_address1 = 64'd0;

assign pool_buff_val_18_address0 = 64'd0;

assign pool_buff_val_18_address1 = 64'd0;

assign pool_buff_val_19_address0 = 64'd0;

assign pool_buff_val_19_address1 = 64'd0;

assign pool_buff_val_1_address0 = 64'd0;

assign pool_buff_val_1_address1 = 64'd0;

assign pool_buff_val_20_address0 = 64'd0;

assign pool_buff_val_20_address1 = 64'd0;

assign pool_buff_val_21_address0 = 64'd0;

assign pool_buff_val_21_address1 = 64'd0;

assign pool_buff_val_22_address0 = 64'd0;

assign pool_buff_val_22_address1 = 64'd0;

assign pool_buff_val_23_address0 = 64'd0;

assign pool_buff_val_23_address1 = 64'd0;

assign pool_buff_val_24_address0 = 64'd0;

assign pool_buff_val_24_address1 = 64'd0;

assign pool_buff_val_25_address0 = 64'd0;

assign pool_buff_val_25_address1 = 64'd0;

assign pool_buff_val_26_address0 = 64'd0;

assign pool_buff_val_26_address1 = 64'd0;

assign pool_buff_val_27_address0 = 64'd0;

assign pool_buff_val_27_address1 = 64'd0;

assign pool_buff_val_28_address0 = 64'd0;

assign pool_buff_val_28_address1 = 64'd0;

assign pool_buff_val_29_address0 = 64'd0;

assign pool_buff_val_29_address1 = 64'd0;

assign pool_buff_val_2_address0 = 64'd0;

assign pool_buff_val_2_address1 = 64'd0;

assign pool_buff_val_30_address0 = 64'd0;

assign pool_buff_val_30_address1 = 64'd0;

assign pool_buff_val_31_address0 = 64'd0;

assign pool_buff_val_31_address1 = 64'd0;

assign pool_buff_val_32_address0 = 64'd0;

assign pool_buff_val_32_address1 = 64'd0;

assign pool_buff_val_33_address0 = 64'd0;

assign pool_buff_val_33_address1 = 64'd0;

assign pool_buff_val_34_address0 = 64'd0;

assign pool_buff_val_34_address1 = 64'd0;

assign pool_buff_val_35_address0 = 64'd0;

assign pool_buff_val_35_address1 = 64'd0;

assign pool_buff_val_36_address0 = 64'd0;

assign pool_buff_val_36_address1 = 64'd0;

assign pool_buff_val_37_address0 = 64'd0;

assign pool_buff_val_37_address1 = 64'd0;

assign pool_buff_val_38_address0 = 64'd0;

assign pool_buff_val_38_address1 = 64'd0;

assign pool_buff_val_39_address0 = 64'd0;

assign pool_buff_val_39_address1 = 64'd0;

assign pool_buff_val_3_address0 = 64'd0;

assign pool_buff_val_3_address1 = 64'd0;

assign pool_buff_val_40_address0 = 64'd0;

assign pool_buff_val_40_address1 = 64'd0;

assign pool_buff_val_41_address0 = 64'd0;

assign pool_buff_val_41_address1 = 64'd0;

assign pool_buff_val_42_address0 = 64'd0;

assign pool_buff_val_42_address1 = 64'd0;

assign pool_buff_val_43_address0 = 64'd0;

assign pool_buff_val_43_address1 = 64'd0;

assign pool_buff_val_44_address0 = 64'd0;

assign pool_buff_val_44_address1 = 64'd0;

assign pool_buff_val_45_address0 = 64'd0;

assign pool_buff_val_45_address1 = 64'd0;

assign pool_buff_val_46_address0 = 64'd0;

assign pool_buff_val_46_address1 = 64'd0;

assign pool_buff_val_47_address0 = 64'd0;

assign pool_buff_val_47_address1 = 64'd0;

assign pool_buff_val_48_address0 = 64'd0;

assign pool_buff_val_48_address1 = 64'd0;

assign pool_buff_val_49_address0 = 64'd0;

assign pool_buff_val_49_address1 = 64'd0;

assign pool_buff_val_4_address0 = 64'd0;

assign pool_buff_val_4_address1 = 64'd0;

assign pool_buff_val_50_address0 = 64'd0;

assign pool_buff_val_50_address1 = 64'd0;

assign pool_buff_val_51_address0 = 64'd0;

assign pool_buff_val_51_address1 = 64'd0;

assign pool_buff_val_52_address0 = 64'd0;

assign pool_buff_val_52_address1 = 64'd0;

assign pool_buff_val_53_address0 = 64'd0;

assign pool_buff_val_53_address1 = 64'd0;

assign pool_buff_val_54_address0 = 64'd0;

assign pool_buff_val_54_address1 = 64'd0;

assign pool_buff_val_55_address0 = 64'd0;

assign pool_buff_val_55_address1 = 64'd0;

assign pool_buff_val_56_address0 = 64'd0;

assign pool_buff_val_56_address1 = 64'd0;

assign pool_buff_val_57_address0 = 64'd0;

assign pool_buff_val_57_address1 = 64'd0;

assign pool_buff_val_58_address0 = 64'd0;

assign pool_buff_val_58_address1 = 64'd0;

assign pool_buff_val_59_address0 = 64'd0;

assign pool_buff_val_59_address1 = 64'd0;

assign pool_buff_val_5_address0 = 64'd0;

assign pool_buff_val_5_address1 = 64'd0;

assign pool_buff_val_60_address0 = 64'd0;

assign pool_buff_val_60_address1 = 64'd0;

assign pool_buff_val_61_address0 = 64'd0;

assign pool_buff_val_61_address1 = 64'd0;

assign pool_buff_val_62_address0 = 64'd0;

assign pool_buff_val_62_address1 = 64'd0;

assign pool_buff_val_63_address0 = 64'd0;

assign pool_buff_val_63_address1 = 64'd0;

assign pool_buff_val_64_address0 = 64'd0;

assign pool_buff_val_64_address1 = 64'd0;

assign pool_buff_val_65_address0 = 64'd0;

assign pool_buff_val_65_address1 = 64'd0;

assign pool_buff_val_66_address0 = 64'd0;

assign pool_buff_val_66_address1 = 64'd0;

assign pool_buff_val_67_address0 = 64'd0;

assign pool_buff_val_67_address1 = 64'd0;

assign pool_buff_val_68_address0 = 64'd0;

assign pool_buff_val_68_address1 = 64'd0;

assign pool_buff_val_69_address0 = 64'd0;

assign pool_buff_val_69_address1 = 64'd0;

assign pool_buff_val_6_address0 = 64'd0;

assign pool_buff_val_6_address1 = 64'd0;

assign pool_buff_val_70_address0 = 64'd0;

assign pool_buff_val_70_address1 = 64'd0;

assign pool_buff_val_71_address0 = 64'd0;

assign pool_buff_val_71_address1 = 64'd0;

assign pool_buff_val_72_address0 = 64'd0;

assign pool_buff_val_72_address1 = 64'd0;

assign pool_buff_val_73_address0 = 64'd0;

assign pool_buff_val_73_address1 = 64'd0;

assign pool_buff_val_74_address0 = 64'd0;

assign pool_buff_val_74_address1 = 64'd0;

assign pool_buff_val_75_address0 = 64'd0;

assign pool_buff_val_75_address1 = 64'd0;

assign pool_buff_val_76_address0 = 64'd0;

assign pool_buff_val_76_address1 = 64'd0;

assign pool_buff_val_77_address0 = 64'd0;

assign pool_buff_val_77_address1 = 64'd0;

assign pool_buff_val_78_address0 = 64'd0;

assign pool_buff_val_78_address1 = 64'd0;

assign pool_buff_val_79_address0 = 64'd0;

assign pool_buff_val_79_address1 = 64'd0;

assign pool_buff_val_7_address0 = 64'd0;

assign pool_buff_val_7_address1 = 64'd0;

assign pool_buff_val_80_address0 = 64'd0;

assign pool_buff_val_80_address1 = 64'd0;

assign pool_buff_val_81_address0 = 64'd0;

assign pool_buff_val_81_address1 = 64'd0;

assign pool_buff_val_82_address0 = 64'd0;

assign pool_buff_val_82_address1 = 64'd0;

assign pool_buff_val_83_address0 = 64'd0;

assign pool_buff_val_83_address1 = 64'd0;

assign pool_buff_val_84_address0 = 64'd0;

assign pool_buff_val_84_address1 = 64'd0;

assign pool_buff_val_85_address0 = 64'd0;

assign pool_buff_val_85_address1 = 64'd0;

assign pool_buff_val_86_address0 = 64'd0;

assign pool_buff_val_86_address1 = 64'd0;

assign pool_buff_val_87_address0 = 64'd0;

assign pool_buff_val_87_address1 = 64'd0;

assign pool_buff_val_88_address0 = 64'd0;

assign pool_buff_val_88_address1 = 64'd0;

assign pool_buff_val_89_address0 = 64'd0;

assign pool_buff_val_89_address1 = 64'd0;

assign pool_buff_val_8_address0 = 64'd0;

assign pool_buff_val_8_address1 = 64'd0;

assign pool_buff_val_90_address0 = 64'd0;

assign pool_buff_val_90_address1 = 64'd0;

assign pool_buff_val_91_address0 = 64'd0;

assign pool_buff_val_91_address1 = 64'd0;

assign pool_buff_val_92_address0 = 64'd0;

assign pool_buff_val_92_address1 = 64'd0;

assign pool_buff_val_93_address0 = 64'd0;

assign pool_buff_val_93_address1 = 64'd0;

assign pool_buff_val_94_address0 = 64'd0;

assign pool_buff_val_94_address1 = 64'd0;

assign pool_buff_val_95_address0 = 64'd0;

assign pool_buff_val_95_address1 = 64'd0;

assign pool_buff_val_96_address0 = 64'd0;

assign pool_buff_val_96_address1 = 64'd0;

assign pool_buff_val_97_address0 = 64'd0;

assign pool_buff_val_97_address1 = 64'd0;

assign pool_buff_val_98_address0 = 64'd0;

assign pool_buff_val_98_address1 = 64'd0;

assign pool_buff_val_99_address0 = 64'd0;

assign pool_buff_val_99_address1 = 64'd0;

assign pool_buff_val_9_address0 = 64'd0;

assign pool_buff_val_9_address1 = 64'd0;

assign read_fu_3765_p1 = conv1_out_dout;

assign select_ln20_1_fu_3621_p3 = ((icmp_ln29_fu_3615_p2[0:0] == 1'b1) ? 2'd0 : m_reg_3472);

assign select_ln20_fu_3574_p3 = ((icmp_ln27_fu_3568_p2[0:0] == 1'b1) ? 2'd0 : l_reg_3428);

assign select_ln28_fu_3669_p3 = ((icmp_ln29_fu_3615_p2[0:0] == 1'b1) ? add_ln28_1_fu_3663_p2 : ap_phi_mux_j_phi_fu_3454_p4);

assign select_ln29_1_fu_3701_p3 = ((and_ln20_1_fu_3657_p2[0:0] == 1'b1) ? trunc_ln29_1_fu_3697_p1 : and_ln20_fu_3639_p2);

assign select_ln29_2_fu_3725_p3 = ((and_ln20_1_fu_3657_p2[0:0] == 1'b1) ? brmerge27_i_mid1_fu_3720_p2 : or_ln20_fu_3645_p2);

assign select_ln29_3_fu_3733_p3 = ((and_ln20_1_fu_3657_p2[0:0] == 1'b1) ? m_2_fu_3677_p2 : select_ln20_1_fu_3621_p3);

assign select_ln29_4_fu_3757_p3 = ((icmp_ln29_fu_3615_p2[0:0] == 1'b1) ? 6'd1 : add_ln29_1_fu_3751_p2);

assign select_ln29_fu_3689_p3 = ((or_ln29_fu_3683_p2[0:0] == 1'b1) ? 4'd0 : k_reg_3483);

assign select_ln37_fu_4087_p3 = ((and_ln37_1_fu_4081_p2[0:0] == 1'b1) ? tmp_fu_3776_p114 : read_fu_3765_p1);

assign storemerge_fu_4095_p3 = ((or_ln29_1_reg_5307[0:0] == 1'b1) ? select_ln37_fu_4087_p3 : read_fu_3765_p1);

assign tmp_18_fu_4025_p4 = {{conv1_out_dout[30:23]}};

assign tmp_fu_3776_p113 = {{select_ln28_reg_5301}, {empty_42_reg_5321}};

assign tmp_s_fu_4011_p4 = {{bitcast_ln37_fu_4007_p1[30:23]}};

assign trunc_ln27_fu_3582_p1 = select_ln20_fu_3574_p3[0:0];

assign trunc_ln29_1_fu_3697_p1 = m_2_fu_3677_p2[0:0];

assign trunc_ln29_fu_3635_p1 = m_reg_3472[0:0];

assign trunc_ln37_1_fu_4035_p1 = conv1_out_dout[22:0];

assign trunc_ln37_fu_4021_p1 = bitcast_ln37_fu_4007_p1[22:0];

assign xor_ln20_fu_3629_p2 = (icmp_ln29_fu_3615_p2 ^ 1'd1);

endmodule //cnn
