Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Apr  4 18:56:54 2023
| Host         : Xilinx-Omniverse running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file kria_eth_top_wrapper_methodology_drc_routed.rpt -pb kria_eth_top_wrapper_methodology_drc_routed.pb -rpx kria_eth_top_wrapper_methodology_drc_routed.rpx
| Design       : kria_eth_top_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                                                           | Violations |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                                                                          | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                                                                     | 1          |
| TIMING-18 | Warning  | Missing input or output delay                                                                         | 5          |
| TIMING-47 | Warning  | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 8          |
| RTGT-1    | Advisory | RAM retargeting possibility                                                                           | 3          |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE
kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell kria_eth_top_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst0_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst1_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst2_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst3_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_stats_reset/async_rst4_reg/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_reg/CLR,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst1_reg/CLR,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst2_reg/CLR,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst3_reg/CLR,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg/CLR,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
 (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on som240_2_connector_pl_gem3_rgmii_td[0] relative to clock(s) kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on som240_2_connector_pl_gem3_rgmii_td[1] relative to clock(s) kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on som240_2_connector_pl_gem3_rgmii_td[2] relative to clock(s) kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on som240_2_connector_pl_gem3_rgmii_td[3] relative to clock(s) kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on som240_2_connector_pl_gem3_rgmii_tx_ctl relative to clock(s) kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_125_kria_eth_top_clk_wiz_2 and kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk (see constraint position 70 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_125_kria_eth_top_clk_wiz_2 and kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk (see constraint position 71 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_125_kria_eth_top_clk_wiz_2 and kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk (see constraint position 72 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks clk_125_kria_eth_top_clk_wiz_2 and kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk (see constraint position 73 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk and som240_2_connector_pl_gem3_rgmii_rxc (see constraint position 59 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk and som240_2_connector_pl_gem3_rgmii_rxc (see constraint position 60 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk and som240_2_connector_pl_gem3_rgmii_rxc (see constraint position 61 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks kria_eth_top_i/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk and som240_2_connector_pl_gem3_rgmii_rxc (see constraint position 62 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 7 RAM64X1D primitives that could be retargeted to RAM64M8. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram
Related violations: <none>

RTGT-1#2 Advisory
RAM retargeting possibility  
Identified 7 RAM64X1D primitives that could be retargeted to RAM64M8. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram
Related violations: <none>

RTGT-1#3 Advisory
RAM retargeting possibility  
Identified 7 RAM64X1D primitives that could be retargeted to RAM64M8. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst,
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst
kria_eth_top_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_17e7_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst
Related violations: <none>


