/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef NIXL_SRC_UTILS_DEVICE_PROXY_PROXY_PROTOCOL_H
#define NIXL_SRC_UTILS_DEVICE_PROXY_PROXY_PROTOCOL_H

#include <cstddef>
#include <cstdint>

#include <nixl_types.h>

// The accessors below have to be callable from device code, but this header
// must not include a CUDA header to say so.
#ifdef __CUDACC__
#define NIXL_PROXY_PROTO_FN __host__ __device__ inline
#else
#define NIXL_PROXY_PROTO_FN inline
#endif

enum class nixl_proxy_opcode_t : uint8_t {
    PUT = 0,
    ATOMIC_ADD = 1,
};

enum class nixl_proxy_control_state_t : uint32_t {
    RUNNING = 0,
    SHUTDOWN = 1,
};

struct nixlProxyDeviceContextData;

/** A prepared memory view as device code sees it; `direct_ptr_count` pointers follow it. */
struct nixlProxyDeviceMemView {
    uint64_t host_view = 0;
    const nixlProxyDeviceContextData *context = nullptr;
    uint32_t direct_ptr_count = 0;
    uint32_t reserved = 0;
};

NIXL_PROXY_PROTO_FN void **
nixlProxyDeviceMemViewDirectPtrs(nixlProxyDeviceMemView *view) {
    return reinterpret_cast<void **>(view + 1);
}

NIXL_PROXY_PROTO_FN void *const *
nixlProxyDeviceMemViewDirectPtrs(const nixlProxyDeviceMemView *view) {
    return reinterpret_cast<void *const *>(view + 1);
}

/** Bytes to allocate for a view carrying `count` direct pointers. */
NIXL_PROXY_PROTO_FN size_t
nixlProxyDeviceMemViewBytes(size_t count) {
    return sizeof(nixlProxyDeviceMemView) + count * sizeof(void *);
}

/**
 * A GPU-submitted PUT or atomic-add operation for the CPU proxy to execute.
 *
 * What each field means, by opcode:
 *
 *   | field      | PUT                     | ATOMIC_ADD          |
 *   |------------|-------------------------|---------------------|
 *   | operand    | source offset           | value to add        |
 *   | dst_offset | destination offset      | counter offset      |
 *   | size       | bytes                   | unused              |
 *   | src_view   | source view token       | unused              |
 *   | src_index  | source descriptor       | unused              |
 *   | dst_view   | destination view token  | counter view token  |
 *   | dst_index  | destination descriptor  | counter descriptor  |
 *
 * The destination descriptor index is also the peer slot the command goes to.
 * The ring the command is written into implies its channel.
 * For ATOMIC_ADD the size field is unused and the host uses 8 bytes.
 */
struct alignas(64) nixlProxyCommand {
    uint64_t op_idx = 0;
    uint64_t operand = 0; // PUT: source offset; ATOMIC_ADD: value.
    uint64_t dst_offset = 0;
    uint64_t size = 0;
    uint64_t src_view = 0;
    uint64_t dst_view = 0;
    uint32_t src_index = 0;
    uint32_t dst_index = 0;
    nixl_proxy_opcode_t opcode = nixl_proxy_opcode_t::PUT;
    /** Reserved. Keeps the command 64 bytes. */
    uint8_t reserved[7] = {};

    /** PUT: byte offset into the source descriptor. */
    NIXL_PROXY_PROTO_FN uint64_t
    sourceOffset() const {
        return operand;
    }

    /** ATOMIC_ADD: the value to add to the counter. */
    NIXL_PROXY_PROTO_FN uint64_t
    atomicValue() const {
        return operand;
    }

    /** The peer slot the command goes to. */
    NIXL_PROXY_PROTO_FN uint32_t
    peerIndex() const {
        return dst_index;
    }
};

struct nixlProxyWorkRing {
    /** Mapped host commands: GPU writes via device alias; CPU worker reads host alias. */
    nixlProxyCommand *commands = nullptr;
    /** Device-resident producer index; only the GPU updates it. */
    uint64_t *producer_idx = nullptr;
    /** Authoritative consumer index. The CPU publishes it through host-published device memory. */
    uint64_t *consumer_idx = nullptr;
    /** Device-resident cached consumer index; GPU refreshes from consumer_idx only when full. */
    uint64_t *consumer_idx_cache = nullptr;
    /** The depth of the work ring. */
    uint32_t depth = 0;
};

struct alignas(16) nixlProxyCompletionSlot {
    uint64_t completed_idx = 0;
    /** Status of the op at completed_idx; an error stays latched. */
    nixl_status_t completion_status = NIXL_IN_PROG;
};

struct nixlProxyRingDesc {
    nixlProxyWorkRing *work_ring = nullptr;
    /** Mapped pinned host memory (device alias); host writes via host pointer with atomics. */
    nixlProxyCompletionSlot *completion_slot = nullptr;
};

struct nixlProxyDeviceContextData {
    nixlProxyRingDesc *rings = nullptr;
    uint32_t max_peers = 0;
    uint32_t num_channels = 0;
    uint64_t *shutdown_word = nullptr;
};

static_assert(sizeof(nixlProxyCommand) == 64, "nixlProxyCommand must be 64 bytes");
static_assert(offsetof(nixlProxyCommand, op_idx) == 0,
              "op_idx must be the first word because it publishes command readiness");
static_assert(alignof(nixlProxyCommand) == 64, "nixlProxyCommand must be cache-line aligned");

static_assert(sizeof(nixlProxyDeviceMemView) == 24, "nixlProxyDeviceMemView layout changed");
static_assert(offsetof(nixlProxyDeviceMemView, host_view) == 0,
              "nixlProxyDeviceMemView layout changed");
static_assert(sizeof(nixlProxyDeviceMemView) % alignof(void *) == 0,
              "the trailing direct-pointer run must start aligned");

static_assert(sizeof(nixlProxyWorkRing) == 40, "nixlProxyWorkRing layout changed");
static_assert(sizeof(nixlProxyCompletionSlot) == 16, "nixlProxyCompletionSlot layout changed");
static_assert(offsetof(nixlProxyCompletionSlot, completed_idx) == 0,
              "nixlProxyCompletionSlot layout changed");
static_assert(sizeof(nixl_status_t) == 4, "nixl_status_t must be 4 bytes in a completion slot");
static_assert(sizeof(nixlProxyRingDesc) == 16, "nixlProxyRingDesc layout changed");
static_assert(sizeof(nixlProxyDeviceContextData) == 24,
              "nixlProxyDeviceContextData layout changed");
static_assert(offsetof(nixlProxyDeviceContextData, rings) == 0,
              "nixlProxyDeviceContextData layout changed");

#endif // NIXL_SRC_UTILS_DEVICE_PROXY_PROXY_PROTOCOL_H
