
musynth_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005610  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080058a8  080058a8  000068a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058b8  080058b8  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080058b8  080058b8  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080058b8  080058b8  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058b8  080058b8  000068b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058bc  080058bc  000068bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  080058c0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  24000010  080058d0  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000118  080058d0  00007118  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d397  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dc7  00000000  00000000  000143d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  000161a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000084e  00000000  00000000  00016c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ed67  00000000  00000000  000174e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d63e  00000000  00000000  0005624d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00195b21  00000000  00000000  0006388b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f93ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c88  00000000  00000000  001f93f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001fc078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005890 	.word	0x08005890

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08005890 	.word	0x08005890

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b49      	ldr	r3, [pc, #292]	@ (8000404 <SystemInit+0x12c>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a48      	ldr	r2, [pc, #288]	@ (8000404 <SystemInit+0x12c>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b45      	ldr	r3, [pc, #276]	@ (8000404 <SystemInit+0x12c>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a44      	ldr	r2, [pc, #272]	@ (8000404 <SystemInit+0x12c>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b43      	ldr	r3, [pc, #268]	@ (8000408 <SystemInit+0x130>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b40      	ldr	r3, [pc, #256]	@ (8000408 <SystemInit+0x130>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a3e      	ldr	r2, [pc, #248]	@ (8000408 <SystemInit+0x130>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b3d      	ldr	r3, [pc, #244]	@ (800040c <SystemInit+0x134>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <SystemInit+0x134>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b3a      	ldr	r3, [pc, #232]	@ (800040c <SystemInit+0x134>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <SystemInit+0x134>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4938      	ldr	r1, [pc, #224]	@ (800040c <SystemInit+0x134>)
 800032c:	4b38      	ldr	r3, [pc, #224]	@ (8000410 <SystemInit+0x138>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b35      	ldr	r3, [pc, #212]	@ (8000408 <SystemInit+0x130>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b32      	ldr	r3, [pc, #200]	@ (8000408 <SystemInit+0x130>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a30      	ldr	r2, [pc, #192]	@ (8000408 <SystemInit+0x130>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b2f      	ldr	r3, [pc, #188]	@ (800040c <SystemInit+0x134>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b2d      	ldr	r3, [pc, #180]	@ (800040c <SystemInit+0x134>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b2c      	ldr	r3, [pc, #176]	@ (800040c <SystemInit+0x134>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b2a      	ldr	r3, [pc, #168]	@ (800040c <SystemInit+0x134>)
 8000362:	4a2c      	ldr	r2, [pc, #176]	@ (8000414 <SystemInit+0x13c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b29      	ldr	r3, [pc, #164]	@ (800040c <SystemInit+0x134>)
 8000368:	4a2b      	ldr	r2, [pc, #172]	@ (8000418 <SystemInit+0x140>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b27      	ldr	r3, [pc, #156]	@ (800040c <SystemInit+0x134>)
 800036e:	4a2b      	ldr	r2, [pc, #172]	@ (800041c <SystemInit+0x144>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <SystemInit+0x134>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b24      	ldr	r3, [pc, #144]	@ (800040c <SystemInit+0x134>)
 800037a:	4a28      	ldr	r2, [pc, #160]	@ (800041c <SystemInit+0x144>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b23      	ldr	r3, [pc, #140]	@ (800040c <SystemInit+0x134>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b21      	ldr	r3, [pc, #132]	@ (800040c <SystemInit+0x134>)
 8000386:	4a25      	ldr	r2, [pc, #148]	@ (800041c <SystemInit+0x144>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b20      	ldr	r3, [pc, #128]	@ (800040c <SystemInit+0x134>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b1e      	ldr	r3, [pc, #120]	@ (800040c <SystemInit+0x134>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a1d      	ldr	r2, [pc, #116]	@ (800040c <SystemInit+0x134>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b1b      	ldr	r3, [pc, #108]	@ (800040c <SystemInit+0x134>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000420 <SystemInit+0x148>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000420 <SystemInit+0x148>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000424 <SystemInit+0x14c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000428 <SystemInit+0x150>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b1b      	ldr	r3, [pc, #108]	@ (800042c <SystemInit+0x154>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003c2:	4b12      	ldr	r3, [pc, #72]	@ (800040c <SystemInit+0x134>)
 80003c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d113      	bne.n	80003f8 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003d0:	4b0e      	ldr	r3, [pc, #56]	@ (800040c <SystemInit+0x134>)
 80003d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d6:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <SystemInit+0x134>)
 80003d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003e0:	4b13      	ldr	r3, [pc, #76]	@ (8000430 <SystemInit+0x158>)
 80003e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003e8:	4b08      	ldr	r3, [pc, #32]	@ (800040c <SystemInit+0x134>)
 80003ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003ee:	4a07      	ldr	r2, [pc, #28]	@ (800040c <SystemInit+0x134>)
 80003f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00
 8000408:	52002000 	.word	0x52002000
 800040c:	58024400 	.word	0x58024400
 8000410:	eaf6ed7f 	.word	0xeaf6ed7f
 8000414:	02020200 	.word	0x02020200
 8000418:	01ff0000 	.word	0x01ff0000
 800041c:	01010280 	.word	0x01010280
 8000420:	580000c0 	.word	0x580000c0
 8000424:	5c001000 	.word	0x5c001000
 8000428:	ffff0000 	.word	0xffff0000
 800042c:	51008108 	.word	0x51008108
 8000430:	52004000 	.word	0x52004000

08000434 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8000438:	4b0a      	ldr	r3, [pc, #40]	@ (8000464 <ExitRun0Mode+0x30>)
 800043a:	68db      	ldr	r3, [r3, #12]
 800043c:	f023 0306 	bic.w	r3, r3, #6
 8000440:	4a08      	ldr	r2, [pc, #32]	@ (8000464 <ExitRun0Mode+0x30>)
 8000442:	f043 0302 	orr.w	r3, r3, #2
 8000446:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000448:	bf00      	nop
 800044a:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <ExitRun0Mode+0x30>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0f9      	beq.n	800044a <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000456:	bf00      	nop
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	58024800 	.word	0x58024800

08000468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800046e:	f000 f98f 	bl	8000790 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000472:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000476:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000478:	bf00      	nop
 800047a:	4b23      	ldr	r3, [pc, #140]	@ (8000508 <main+0xa0>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000482:	2b00      	cmp	r3, #0
 8000484:	d004      	beq.n	8000490 <main+0x28>
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	1e5a      	subs	r2, r3, #1
 800048a:	607a      	str	r2, [r7, #4]
 800048c:	2b00      	cmp	r3, #0
 800048e:	dcf4      	bgt.n	800047a <main+0x12>
  if ( timeout < 0 )
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b00      	cmp	r3, #0
 8000494:	da01      	bge.n	800049a <main+0x32>
  {
  Error_Handler();
 8000496:	f000 f9a7 	bl	80007e8 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049a:	f000 fb89 	bl	8000bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800049e:	f000 f835 	bl	800050c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80004a2:	4b19      	ldr	r3, [pc, #100]	@ (8000508 <main+0xa0>)
 80004a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004a8:	4a17      	ldr	r2, [pc, #92]	@ (8000508 <main+0xa0>)
 80004aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b2:	4b15      	ldr	r3, [pc, #84]	@ (8000508 <main+0xa0>)
 80004b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80004bc:	603b      	str	r3, [r7, #0]
 80004be:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80004c0:	2000      	movs	r0, #0
 80004c2:	f000 ff1f 	bl	8001304 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80004c6:	2100      	movs	r1, #0
 80004c8:	2000      	movs	r0, #0
 80004ca:	f000 ff35 	bl	8001338 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80004ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80004d2:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80004d4:	bf00      	nop
 80004d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000508 <main+0xa0>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d104      	bne.n	80004ec <main+0x84>
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	1e5a      	subs	r2, r3, #1
 80004e6:	607a      	str	r2, [r7, #4]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	dcf4      	bgt.n	80004d6 <main+0x6e>
if ( timeout < 0 )
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	da01      	bge.n	80004f6 <main+0x8e>
{
Error_Handler();
 80004f2:	f000 f979 	bl	80007e8 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f6:	f000 f8e5 	bl	80006c4 <MX_GPIO_Init>
  MX_SAI1_Init();
 80004fa:	f000 f8a9 	bl	8000650 <MX_SAI1_Init>
  MX_QUADSPI_Init();
 80004fe:	f000 f87f 	bl	8000600 <MX_QUADSPI_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000502:	bf00      	nop
 8000504:	e7fd      	b.n	8000502 <main+0x9a>
 8000506:	bf00      	nop
 8000508:	58024400 	.word	0x58024400

0800050c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b09c      	sub	sp, #112	@ 0x70
 8000510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000516:	224c      	movs	r2, #76	@ 0x4c
 8000518:	2100      	movs	r1, #0
 800051a:	4618      	mov	r0, r3
 800051c:	f005 f98c 	bl	8005838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	2220      	movs	r2, #32
 8000524:	2100      	movs	r1, #0
 8000526:	4618      	mov	r0, r3
 8000528:	f005 f986 	bl	8005838 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800052c:	2002      	movs	r0, #2
 800052e:	f000 ff17 	bl	8001360 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000532:	2300      	movs	r3, #0
 8000534:	603b      	str	r3, [r7, #0]
 8000536:	4b30      	ldr	r3, [pc, #192]	@ (80005f8 <SystemClock_Config+0xec>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	4a2f      	ldr	r2, [pc, #188]	@ (80005f8 <SystemClock_Config+0xec>)
 800053c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000540:	6193      	str	r3, [r2, #24]
 8000542:	4b2d      	ldr	r3, [pc, #180]	@ (80005f8 <SystemClock_Config+0xec>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800054a:	603b      	str	r3, [r7, #0]
 800054c:	4b2b      	ldr	r3, [pc, #172]	@ (80005fc <SystemClock_Config+0xf0>)
 800054e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000550:	4a2a      	ldr	r2, [pc, #168]	@ (80005fc <SystemClock_Config+0xf0>)
 8000552:	f043 0301 	orr.w	r3, r3, #1
 8000556:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000558:	4b28      	ldr	r3, [pc, #160]	@ (80005fc <SystemClock_Config+0xf0>)
 800055a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	603b      	str	r3, [r7, #0]
 8000562:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000564:	bf00      	nop
 8000566:	4b24      	ldr	r3, [pc, #144]	@ (80005f8 <SystemClock_Config+0xec>)
 8000568:	699b      	ldr	r3, [r3, #24]
 800056a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800056e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000572:	d1f8      	bne.n	8000566 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000574:	2301      	movs	r3, #1
 8000576:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000578:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800057c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000582:	2302      	movs	r3, #2
 8000584:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000586:	2301      	movs	r3, #1
 8000588:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 800058a:	233c      	movs	r3, #60	@ 0x3c
 800058c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800058e:	2302      	movs	r3, #2
 8000590:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000592:	2302      	movs	r3, #2
 8000594:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000596:	2302      	movs	r3, #2
 8000598:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800059a:	230c      	movs	r3, #12
 800059c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800059e:	2300      	movs	r3, #0
 80005a0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 ffec 	bl	8001588 <HAL_RCC_OscConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005b6:	f000 f917 	bl	80007e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ba:	233f      	movs	r3, #63	@ 0x3f
 80005bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005be:	2303      	movs	r3, #3
 80005c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005c2:	2300      	movs	r3, #0
 80005c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80005c6:	2308      	movs	r3, #8
 80005c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80005ca:	2340      	movs	r3, #64	@ 0x40
 80005cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80005ce:	2340      	movs	r3, #64	@ 0x40
 80005d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80005d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005d6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005d8:	2340      	movs	r3, #64	@ 0x40
 80005da:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2104      	movs	r1, #4
 80005e0:	4618      	mov	r0, r3
 80005e2:	f001 fc2b 	bl	8001e3c <HAL_RCC_ClockConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80005ec:	f000 f8fc 	bl	80007e8 <Error_Handler>
  }
}
 80005f0:	bf00      	nop
 80005f2:	3770      	adds	r7, #112	@ 0x70
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	58024800 	.word	0x58024800
 80005fc:	58000400 	.word	0x58000400

08000600 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000604:	4b10      	ldr	r3, [pc, #64]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 8000606:	4a11      	ldr	r2, [pc, #68]	@ (800064c <MX_QUADSPI_Init+0x4c>)
 8000608:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 800060c:	22ff      	movs	r2, #255	@ 0xff
 800060e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000610:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 8000612:	2201      	movs	r2, #1
 8000614:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000616:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 8000618:	2200      	movs	r2, #0
 800061a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 800061c:	4b0a      	ldr	r3, [pc, #40]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 800061e:	2201      	movs	r2, #1
 8000620:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000622:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 8000624:	2200      	movs	r2, #0
 8000626:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 800062a:	2200      	movs	r2, #0
 800062c:	619a      	str	r2, [r3, #24]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 800062e:	4b06      	ldr	r3, [pc, #24]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 8000630:	2240      	movs	r2, #64	@ 0x40
 8000632:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000634:	4804      	ldr	r0, [pc, #16]	@ (8000648 <MX_QUADSPI_Init+0x48>)
 8000636:	f000 feed 	bl	8001414 <HAL_QSPI_Init>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_QUADSPI_Init+0x44>
  {
    Error_Handler();
 8000640:	f000 f8d2 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}
 8000648:	2400002c 	.word	0x2400002c
 800064c:	52005000 	.word	0x52005000

08000650 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000654:	4b19      	ldr	r3, [pc, #100]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000656:	4a1a      	ldr	r2, [pc, #104]	@ (80006c0 <MX_SAI1_Init+0x70>)
 8000658:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800065a:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <MX_SAI1_Init+0x6c>)
 800065c:	2200      	movs	r2, #0
 800065e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000660:	4b16      	ldr	r3, [pc, #88]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8000666:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000668:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800066c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 800066e:	4b13      	ldr	r3, [pc, #76]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000670:	2200      	movs	r2, #0
 8000672:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000674:	4b11      	ldr	r3, [pc, #68]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000676:	2200      	movs	r2, #0
 8000678:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_HF;
 800067a:	4b10      	ldr	r3, [pc, #64]	@ (80006bc <MX_SAI1_Init+0x6c>)
 800067c:	2202      	movs	r2, #2
 800067e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000680:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000682:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000686:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000688:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <MX_SAI1_Init+0x6c>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800068e:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000690:	2200      	movs	r2, #0
 8000692:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000694:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <MX_SAI1_Init+0x6c>)
 8000696:	2200      	movs	r2, #0
 8000698:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800069a:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <MX_SAI1_Init+0x6c>)
 800069c:	2200      	movs	r2, #0
 800069e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80006a0:	2302      	movs	r3, #2
 80006a2:	2200      	movs	r2, #0
 80006a4:	2100      	movs	r1, #0
 80006a6:	4805      	ldr	r0, [pc, #20]	@ (80006bc <MX_SAI1_Init+0x6c>)
 80006a8:	f004 fc7c 	bl	8004fa4 <HAL_SAI_InitProtocol>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_SAI1_Init+0x66>
  {
    Error_Handler();
 80006b2:	f000 f899 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	24000078 	.word	0x24000078
 80006c0:	40015804 	.word	0x40015804

080006c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b087      	sub	sp, #28
 80006c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006ca:	4b30      	ldr	r3, [pc, #192]	@ (800078c <MX_GPIO_Init+0xc8>)
 80006cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d0:	4a2e      	ldr	r2, [pc, #184]	@ (800078c <MX_GPIO_Init+0xc8>)
 80006d2:	f043 0310 	orr.w	r3, r3, #16
 80006d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006da:	4b2c      	ldr	r3, [pc, #176]	@ (800078c <MX_GPIO_Init+0xc8>)
 80006dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e0:	f003 0310 	and.w	r3, r3, #16
 80006e4:	617b      	str	r3, [r7, #20]
 80006e6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006e8:	4b28      	ldr	r3, [pc, #160]	@ (800078c <MX_GPIO_Init+0xc8>)
 80006ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ee:	4a27      	ldr	r2, [pc, #156]	@ (800078c <MX_GPIO_Init+0xc8>)
 80006f0:	f043 0320 	orr.w	r3, r3, #32
 80006f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006f8:	4b24      	ldr	r3, [pc, #144]	@ (800078c <MX_GPIO_Init+0xc8>)
 80006fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006fe:	f003 0320 	and.w	r3, r3, #32
 8000702:	613b      	str	r3, [r7, #16]
 8000704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b21      	ldr	r3, [pc, #132]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800070c:	4a1f      	ldr	r2, [pc, #124]	@ (800078c <MX_GPIO_Init+0xc8>)
 800070e:	f043 0304 	orr.w	r3, r3, #4
 8000712:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000716:	4b1d      	ldr	r3, [pc, #116]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800071c:	f003 0304 	and.w	r3, r3, #4
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800072a:	4a18      	ldr	r2, [pc, #96]	@ (800078c <MX_GPIO_Init+0xc8>)
 800072c:	f043 0302 	orr.w	r3, r3, #2
 8000730:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000734:	4b15      	ldr	r3, [pc, #84]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800073a:	f003 0302 	and.w	r3, r3, #2
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b12      	ldr	r3, [pc, #72]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000748:	4a10      	ldr	r2, [pc, #64]	@ (800078c <MX_GPIO_Init+0xc8>)
 800074a:	f043 0301 	orr.w	r3, r3, #1
 800074e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000752:	4b0e      	ldr	r3, [pc, #56]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000760:	4b0a      	ldr	r3, [pc, #40]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000766:	4a09      	ldr	r2, [pc, #36]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000768:	f043 0308 	orr.w	r3, r3, #8
 800076c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <MX_GPIO_Init+0xc8>)
 8000772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000776:	f003 0308 	and.w	r3, r3, #8
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800077e:	bf00      	nop
 8000780:	371c      	adds	r7, #28
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024400 	.word	0x58024400

08000790 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000796:	463b      	mov	r3, r7
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80007a2:	f000 fb87 	bl	8000eb4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007a6:	2301      	movs	r3, #1
 80007a8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80007b2:	231f      	movs	r3, #31
 80007b4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80007b6:	2387      	movs	r3, #135	@ 0x87
 80007b8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80007be:	2300      	movs	r3, #0
 80007c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80007c2:	2301      	movs	r3, #1
 80007c4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80007c6:	2301      	movs	r3, #1
 80007c8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80007ce:	2300      	movs	r3, #0
 80007d0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80007d2:	463b      	mov	r3, r7
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 fba5 	bl	8000f24 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80007da:	2004      	movs	r0, #4
 80007dc:	f000 fb82 	bl	8000ee4 <HAL_MPU_Enable>

}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ec:	b672      	cpsid	i
}
 80007ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <Error_Handler+0x8>

080007f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_MspInit+0x30>)
 80007fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000800:	4a08      	ldr	r2, [pc, #32]	@ (8000824 <HAL_MspInit+0x30>)
 8000802:	f043 0302 	orr.w	r3, r3, #2
 8000806:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <HAL_MspInit+0x30>)
 800080c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000810:	f003 0302 	and.w	r3, r3, #2
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	58024400 	.word	0x58024400

08000828 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b0c0      	sub	sp, #256	@ 0x100
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000830:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000840:	f107 0320 	add.w	r3, r7, #32
 8000844:	22c8      	movs	r2, #200	@ 0xc8
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f004 fff5 	bl	8005838 <memset>
  if(hqspi->Instance==QUADSPI)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a6a      	ldr	r2, [pc, #424]	@ (80009fc <HAL_QSPI_MspInit+0x1d4>)
 8000854:	4293      	cmp	r3, r2
 8000856:	f040 80cb 	bne.w	80009f0 <HAL_QSPI_MspInit+0x1c8>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 800085a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800085e:	f04f 0300 	mov.w	r3, #0
 8000862:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000866:	2300      	movs	r3, #0
 8000868:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800086a:	f107 0320 	add.w	r3, r7, #32
 800086e:	4618      	mov	r0, r3
 8000870:	f001 fe5a 	bl	8002528 <HAL_RCCEx_PeriphCLKConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 800087a:	f7ff ffb5 	bl	80007e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800087e:	4b60      	ldr	r3, [pc, #384]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 8000880:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000884:	4a5e      	ldr	r2, [pc, #376]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 8000886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800088a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800088e:	4b5c      	ldr	r3, [pc, #368]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 8000890:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000894:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000898:	61fb      	str	r3, [r7, #28]
 800089a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800089c:	4b58      	ldr	r3, [pc, #352]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 800089e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a2:	4a57      	ldr	r2, [pc, #348]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008a4:	f043 0320 	orr.w	r3, r3, #32
 80008a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008ac:	4b54      	ldr	r3, [pc, #336]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b2:	f003 0320 	and.w	r3, r3, #32
 80008b6:	61bb      	str	r3, [r7, #24]
 80008b8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ba:	4b51      	ldr	r3, [pc, #324]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c0:	4a4f      	ldr	r2, [pc, #316]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008c2:	f043 0310 	orr.w	r3, r3, #16
 80008c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008ca:	4b4d      	ldr	r3, [pc, #308]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d0:	f003 0310 	and.w	r3, r3, #16
 80008d4:	617b      	str	r3, [r7, #20]
 80008d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d8:	4b49      	ldr	r3, [pc, #292]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008de:	4a48      	ldr	r2, [pc, #288]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008e8:	4b45      	ldr	r3, [pc, #276]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f6:	4b42      	ldr	r3, [pc, #264]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008fc:	4a40      	ldr	r2, [pc, #256]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 80008fe:	f043 0304 	orr.w	r3, r3, #4
 8000902:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000906:	4b3e      	ldr	r3, [pc, #248]	@ (8000a00 <HAL_QSPI_MspInit+0x1d8>)
 8000908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800090c:	f003 0304 	and.w	r3, r3, #4
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	68fb      	ldr	r3, [r7, #12]
    PE9     ------> QUADSPI_BK2_IO2
    PE10     ------> QUADSPI_BK2_IO3
    PB10     ------> QUADSPI_BK1_NCS
    PC11     ------> QUADSPI_BK2_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8000914:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000918:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091c:	2302      	movs	r3, #2
 800091e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800092e:	2309      	movs	r3, #9
 8000930:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000934:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000938:	4619      	mov	r1, r3
 800093a:	4832      	ldr	r0, [pc, #200]	@ (8000a04 <HAL_QSPI_MspInit+0x1dc>)
 800093c:	f000 fb32 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000940:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000944:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000948:	2302      	movs	r3, #2
 800094a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800095a:	230a      	movs	r3, #10
 800095c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000960:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000964:	4619      	mov	r1, r3
 8000966:	4827      	ldr	r0, [pc, #156]	@ (8000a04 <HAL_QSPI_MspInit+0x1dc>)
 8000968:	f000 fb1c 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800096c:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8000970:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	2302      	movs	r3, #2
 8000976:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	2300      	movs	r3, #0
 8000982:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000986:	230a      	movs	r3, #10
 8000988:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800098c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000990:	4619      	mov	r1, r3
 8000992:	481d      	ldr	r0, [pc, #116]	@ (8000a08 <HAL_QSPI_MspInit+0x1e0>)
 8000994:	f000 fb06 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800099c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	2302      	movs	r3, #2
 80009a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ac:	2300      	movs	r3, #0
 80009ae:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009b2:	2309      	movs	r3, #9
 80009b4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80009bc:	4619      	mov	r1, r3
 80009be:	4813      	ldr	r0, [pc, #76]	@ (8000a0c <HAL_QSPI_MspInit+0x1e4>)
 80009c0:	f000 faf0 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009cc:	2302      	movs	r3, #2
 80009ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	2300      	movs	r3, #0
 80009da:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009de:	2309      	movs	r3, #9
 80009e0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009e4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80009e8:	4619      	mov	r1, r3
 80009ea:	4809      	ldr	r0, [pc, #36]	@ (8000a10 <HAL_QSPI_MspInit+0x1e8>)
 80009ec:	f000 fada 	bl	8000fa4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80009f0:	bf00      	nop
 80009f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	52005000 	.word	0x52005000
 8000a00:	58024400 	.word	0x58024400
 8000a04:	58021400 	.word	0x58021400
 8000a08:	58021000 	.word	0x58021000
 8000a0c:	58020400 	.word	0x58020400
 8000a10:	58020800 	.word	0x58020800

08000a14 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b0bc      	sub	sp, #240	@ 0xf0
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a1c:	f107 0310 	add.w	r3, r7, #16
 8000a20:	22c8      	movs	r2, #200	@ 0xc8
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f004 ff07 	bl	8005838 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a2d      	ldr	r2, [pc, #180]	@ (8000ae4 <HAL_SAI_MspInit+0xd0>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d153      	bne.n	8000adc <HAL_SAI_MspInit+0xc8>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000a34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a38:	f04f 0300 	mov.w	r3, #0
 8000a3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PIN;
 8000a40:	2303      	movs	r3, #3
 8000a42:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 fd6d 	bl	8002528 <HAL_RCCEx_PeriphCLKConfig>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 8000a54:	f7ff fec8 	bl	80007e8 <Error_Handler>
    }

    if (SAI1_client == 0)
 8000a58:	4b23      	ldr	r3, [pc, #140]	@ (8000ae8 <HAL_SAI_MspInit+0xd4>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d10e      	bne.n	8000a7e <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000a60:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <HAL_SAI_MspInit+0xd8>)
 8000a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a66:	4a21      	ldr	r2, [pc, #132]	@ (8000aec <HAL_SAI_MspInit+0xd8>)
 8000a68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000a70:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <HAL_SAI_MspInit+0xd8>)
 8000a72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae8 <HAL_SAI_MspInit+0xd4>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	3301      	adds	r3, #1
 8000a84:	4a18      	ldr	r2, [pc, #96]	@ (8000ae8 <HAL_SAI_MspInit+0xd4>)
 8000a86:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PC1     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a88:	2330      	movs	r3, #48	@ 0x30
 8000a8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000aa0:	2306      	movs	r3, #6
 8000aa2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000aa6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4810      	ldr	r0, [pc, #64]	@ (8000af0 <HAL_SAI_MspInit+0xdc>)
 8000aae:	f000 fa79 	bl	8000fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000aca:	2306      	movs	r3, #6
 8000acc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4807      	ldr	r0, [pc, #28]	@ (8000af4 <HAL_SAI_MspInit+0xe0>)
 8000ad8:	f000 fa64 	bl	8000fa4 <HAL_GPIO_Init>

    }
}
 8000adc:	bf00      	nop
 8000ade:	37f0      	adds	r7, #240	@ 0xf0
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40015804 	.word	0x40015804
 8000ae8:	24000110 	.word	0x24000110
 8000aec:	58024400 	.word	0x58024400
 8000af0:	58021000 	.word	0x58021000
 8000af4:	58020800 	.word	0x58020800

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <NMI_Handler+0x4>

08000b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <HardFault_Handler+0x4>

08000b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <MemManage_Handler+0x4>

08000b10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <BusFault_Handler+0x4>

08000b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <UsageFault_Handler+0x4>

08000b20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b4e:	f000 f8a1 	bl	8000c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b58:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b94 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b5c:	f7ff fc6a 	bl	8000434 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b60:	f7ff fbba 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b64:	480c      	ldr	r0, [pc, #48]	@ (8000b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b66:	490d      	ldr	r1, [pc, #52]	@ (8000b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b6c:	e002      	b.n	8000b74 <LoopCopyDataInit>

08000b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b72:	3304      	adds	r3, #4

08000b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b78:	d3f9      	bcc.n	8000b6e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b80:	e001      	b.n	8000b86 <LoopFillZerobss>

08000b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b84:	3204      	adds	r2, #4

08000b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b88:	d3fb      	bcc.n	8000b82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b8a:	f004 fe5d 	bl	8005848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b8e:	f7ff fc6b 	bl	8000468 <main>
  bx  lr
 8000b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b94:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000b98:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b9c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000ba0:	080058c0 	.word	0x080058c0
  ldr r2, =_sbss
 8000ba4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000ba8:	24000118 	.word	0x24000118

08000bac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bac:	e7fe      	b.n	8000bac <ADC3_IRQHandler>
	...

08000bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb6:	2003      	movs	r0, #3
 8000bb8:	f000 f94a 	bl	8000e50 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000bbc:	f001 faf4 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	4b15      	ldr	r3, [pc, #84]	@ (8000c18 <HAL_Init+0x68>)
 8000bc4:	699b      	ldr	r3, [r3, #24]
 8000bc6:	0a1b      	lsrs	r3, r3, #8
 8000bc8:	f003 030f 	and.w	r3, r3, #15
 8000bcc:	4913      	ldr	r1, [pc, #76]	@ (8000c1c <HAL_Init+0x6c>)
 8000bce:	5ccb      	ldrb	r3, [r1, r3]
 8000bd0:	f003 031f 	and.w	r3, r3, #31
 8000bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bd8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000bda:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <HAL_Init+0x68>)
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	f003 030f 	and.w	r3, r3, #15
 8000be2:	4a0e      	ldr	r2, [pc, #56]	@ (8000c1c <HAL_Init+0x6c>)
 8000be4:	5cd3      	ldrb	r3, [r2, r3]
 8000be6:	f003 031f 	and.w	r3, r3, #31
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	fa22 f303 	lsr.w	r3, r2, r3
 8000bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8000c20 <HAL_Init+0x70>)
 8000bf2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8000c24 <HAL_Init+0x74>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bfa:	200f      	movs	r0, #15
 8000bfc:	f000 f814 	bl	8000c28 <HAL_InitTick>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	e002      	b.n	8000c10 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c0a:	f7ff fdf3 	bl	80007f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c0e:	2300      	movs	r3, #0
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	58024400 	.word	0x58024400
 8000c1c:	080058a8 	.word	0x080058a8
 8000c20:	24000004 	.word	0x24000004
 8000c24:	24000000 	.word	0x24000000

08000c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c30:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <HAL_InitTick+0x60>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d101      	bne.n	8000c3c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e021      	b.n	8000c80 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c3c:	4b13      	ldr	r3, [pc, #76]	@ (8000c8c <HAL_InitTick+0x64>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4b11      	ldr	r3, [pc, #68]	@ (8000c88 <HAL_InitTick+0x60>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4619      	mov	r1, r3
 8000c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f921 	bl	8000e9a <HAL_SYSTICK_Config>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e00e      	b.n	8000c80 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2b0f      	cmp	r3, #15
 8000c66:	d80a      	bhi.n	8000c7e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c70:	f000 f8f9 	bl	8000e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c74:	4a06      	ldr	r2, [pc, #24]	@ (8000c90 <HAL_InitTick+0x68>)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e000      	b.n	8000c80 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	2400000c 	.word	0x2400000c
 8000c8c:	24000000 	.word	0x24000000
 8000c90:	24000008 	.word	0x24000008

08000c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_IncTick+0x20>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <HAL_IncTick+0x24>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4a04      	ldr	r2, [pc, #16]	@ (8000cb8 <HAL_IncTick+0x24>)
 8000ca6:	6013      	str	r3, [r2, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	2400000c 	.word	0x2400000c
 8000cb8:	24000114 	.word	0x24000114

08000cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc0:	4b03      	ldr	r3, [pc, #12]	@ (8000cd0 <HAL_GetTick+0x14>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	24000114 	.word	0x24000114

08000cd4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000cd8:	4b03      	ldr	r3, [pc, #12]	@ (8000ce8 <HAL_GetREVID+0x14>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	0c1b      	lsrs	r3, r3, #16
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	5c001000 	.word	0x5c001000

08000cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d2c <__NVIC_SetPriorityGrouping+0x40>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d02:	68ba      	ldr	r2, [r7, #8]
 8000d04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <__NVIC_SetPriorityGrouping+0x44>)
 8000d16:	4313      	orrs	r3, r2
 8000d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1a:	4a04      	ldr	r2, [pc, #16]	@ (8000d2c <__NVIC_SetPriorityGrouping+0x40>)
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	60d3      	str	r3, [r2, #12]
}
 8000d20:	bf00      	nop
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000ed00 	.word	0xe000ed00
 8000d30:	05fa0000 	.word	0x05fa0000

08000d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d38:	4b04      	ldr	r3, [pc, #16]	@ (8000d4c <__NVIC_GetPriorityGrouping+0x18>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	0a1b      	lsrs	r3, r3, #8
 8000d3e:	f003 0307 	and.w	r3, r3, #7
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	db0a      	blt.n	8000d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	b2da      	uxtb	r2, r3
 8000d68:	490c      	ldr	r1, [pc, #48]	@ (8000d9c <__NVIC_SetPriority+0x4c>)
 8000d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d6e:	0112      	lsls	r2, r2, #4
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	440b      	add	r3, r1
 8000d74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d78:	e00a      	b.n	8000d90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	4908      	ldr	r1, [pc, #32]	@ (8000da0 <__NVIC_SetPriority+0x50>)
 8000d80:	88fb      	ldrh	r3, [r7, #6]
 8000d82:	f003 030f 	and.w	r3, r3, #15
 8000d86:	3b04      	subs	r3, #4
 8000d88:	0112      	lsls	r2, r2, #4
 8000d8a:	b2d2      	uxtb	r2, r2
 8000d8c:	440b      	add	r3, r1
 8000d8e:	761a      	strb	r2, [r3, #24]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000e100 	.word	0xe000e100
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b089      	sub	sp, #36	@ 0x24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	f1c3 0307 	rsb	r3, r3, #7
 8000dbe:	2b04      	cmp	r3, #4
 8000dc0:	bf28      	it	cs
 8000dc2:	2304      	movcs	r3, #4
 8000dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3304      	adds	r3, #4
 8000dca:	2b06      	cmp	r3, #6
 8000dcc:	d902      	bls.n	8000dd4 <NVIC_EncodePriority+0x30>
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3b03      	subs	r3, #3
 8000dd2:	e000      	b.n	8000dd6 <NVIC_EncodePriority+0x32>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	43da      	mvns	r2, r3
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	401a      	ands	r2, r3
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa01 f303 	lsl.w	r3, r1, r3
 8000df6:	43d9      	mvns	r1, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfc:	4313      	orrs	r3, r2
         );
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3724      	adds	r7, #36	@ 0x24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
	...

08000e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e1c:	d301      	bcc.n	8000e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e00f      	b.n	8000e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e22:	4a0a      	ldr	r2, [pc, #40]	@ (8000e4c <SysTick_Config+0x40>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	3b01      	subs	r3, #1
 8000e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e2a:	210f      	movs	r1, #15
 8000e2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e30:	f7ff ff8e 	bl	8000d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e34:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <SysTick_Config+0x40>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e3a:	4b04      	ldr	r3, [pc, #16]	@ (8000e4c <SysTick_Config+0x40>)
 8000e3c:	2207      	movs	r2, #7
 8000e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e40:	2300      	movs	r3, #0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	e000e010 	.word	0xe000e010

08000e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff ff47 	bl	8000cec <__NVIC_SetPriorityGrouping>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b086      	sub	sp, #24
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	60b9      	str	r1, [r7, #8]
 8000e70:	607a      	str	r2, [r7, #4]
 8000e72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e74:	f7ff ff5e 	bl	8000d34 <__NVIC_GetPriorityGrouping>
 8000e78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	68b9      	ldr	r1, [r7, #8]
 8000e7e:	6978      	ldr	r0, [r7, #20]
 8000e80:	f7ff ff90 	bl	8000da4 <NVIC_EncodePriority>
 8000e84:	4602      	mov	r2, r0
 8000e86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff ff5f 	bl	8000d50 <__NVIC_SetPriority>
}
 8000e92:	bf00      	nop
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ffb2 	bl	8000e0c <SysTick_Config>
 8000ea8:	4603      	mov	r3, r0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000eb8:	f3bf 8f5f 	dmb	sy
}
 8000ebc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000ebe:	4b07      	ldr	r3, [pc, #28]	@ (8000edc <HAL_MPU_Disable+0x28>)
 8000ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ec2:	4a06      	ldr	r2, [pc, #24]	@ (8000edc <HAL_MPU_Disable+0x28>)
 8000ec4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ec8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000eca:	4b05      	ldr	r3, [pc, #20]	@ (8000ee0 <HAL_MPU_Disable+0x2c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	605a      	str	r2, [r3, #4]
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	e000ed00 	.word	0xe000ed00
 8000ee0:	e000ed90 	.word	0xe000ed90

08000ee4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000eec:	4a0b      	ldr	r2, [pc, #44]	@ (8000f1c <HAL_MPU_Enable+0x38>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f20 <HAL_MPU_Enable+0x3c>)
 8000ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000efa:	4a09      	ldr	r2, [pc, #36]	@ (8000f20 <HAL_MPU_Enable+0x3c>)
 8000efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f00:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000f02:	f3bf 8f4f 	dsb	sy
}
 8000f06:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f08:	f3bf 8f6f 	isb	sy
}
 8000f0c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000ed90 	.word	0xe000ed90
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	785a      	ldrb	r2, [r3, #1]
 8000f30:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa0 <HAL_MPU_ConfigRegion+0x7c>)
 8000f32:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000f34:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <HAL_MPU_ConfigRegion+0x7c>)
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	4a19      	ldr	r2, [pc, #100]	@ (8000fa0 <HAL_MPU_ConfigRegion+0x7c>)
 8000f3a:	f023 0301 	bic.w	r3, r3, #1
 8000f3e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000f40:	4a17      	ldr	r2, [pc, #92]	@ (8000fa0 <HAL_MPU_ConfigRegion+0x7c>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	7b1b      	ldrb	r3, [r3, #12]
 8000f4c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	7adb      	ldrb	r3, [r3, #11]
 8000f52:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	7a9b      	ldrb	r3, [r3, #10]
 8000f5a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7b5b      	ldrb	r3, [r3, #13]
 8000f62:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	7b9b      	ldrb	r3, [r3, #14]
 8000f6a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7bdb      	ldrb	r3, [r3, #15]
 8000f72:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	7a5b      	ldrb	r3, [r3, #9]
 8000f7a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	7a1b      	ldrb	r3, [r3, #8]
 8000f82:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f84:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	7812      	ldrb	r2, [r2, #0]
 8000f8a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f8c:	4a04      	ldr	r2, [pc, #16]	@ (8000fa0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f8e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f90:	6113      	str	r3, [r2, #16]
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000ed90 	.word	0xe000ed90

08000fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000fb2:	4b89      	ldr	r3, [pc, #548]	@ (80011d8 <HAL_GPIO_Init+0x234>)
 8000fb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000fb6:	e194      	b.n	80012e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f000 8186 	beq.w	80012dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d005      	beq.n	8000fe8 <HAL_GPIO_Init+0x44>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d130      	bne.n	800104a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800101e:	2201      	movs	r2, #1
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4013      	ands	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	091b      	lsrs	r3, r3, #4
 8001034:	f003 0201 	and.w	r2, r3, #1
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b03      	cmp	r3, #3
 8001054:	d017      	beq.n	8001086 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	2203      	movs	r2, #3
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4013      	ands	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	689a      	ldr	r2, [r3, #8]
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 0303 	and.w	r3, r3, #3
 800108e:	2b02      	cmp	r3, #2
 8001090:	d123      	bne.n	80010da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	08da      	lsrs	r2, r3, #3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3208      	adds	r2, #8
 800109a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	220f      	movs	r2, #15
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	691a      	ldr	r2, [r3, #16]
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	f003 0307 	and.w	r3, r3, #7
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	08da      	lsrs	r2, r3, #3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3208      	adds	r2, #8
 80010d4:	69b9      	ldr	r1, [r7, #24]
 80010d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f003 0203 	and.w	r2, r3, #3
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 80e0 	beq.w	80012dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111c:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <HAL_GPIO_Init+0x238>)
 800111e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001122:	4a2e      	ldr	r2, [pc, #184]	@ (80011dc <HAL_GPIO_Init+0x238>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800112c:	4b2b      	ldr	r3, [pc, #172]	@ (80011dc <HAL_GPIO_Init+0x238>)
 800112e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800113a:	4a29      	ldr	r2, [pc, #164]	@ (80011e0 <HAL_GPIO_Init+0x23c>)
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	089b      	lsrs	r3, r3, #2
 8001140:	3302      	adds	r3, #2
 8001142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001146:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f003 0303 	and.w	r3, r3, #3
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	220f      	movs	r2, #15
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a20      	ldr	r2, [pc, #128]	@ (80011e4 <HAL_GPIO_Init+0x240>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d052      	beq.n	800120c <HAL_GPIO_Init+0x268>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a1f      	ldr	r2, [pc, #124]	@ (80011e8 <HAL_GPIO_Init+0x244>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d031      	beq.n	80011d2 <HAL_GPIO_Init+0x22e>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a1e      	ldr	r2, [pc, #120]	@ (80011ec <HAL_GPIO_Init+0x248>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d02b      	beq.n	80011ce <HAL_GPIO_Init+0x22a>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <HAL_GPIO_Init+0x24c>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d025      	beq.n	80011ca <HAL_GPIO_Init+0x226>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a1c      	ldr	r2, [pc, #112]	@ (80011f4 <HAL_GPIO_Init+0x250>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d01f      	beq.n	80011c6 <HAL_GPIO_Init+0x222>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a1b      	ldr	r2, [pc, #108]	@ (80011f8 <HAL_GPIO_Init+0x254>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d019      	beq.n	80011c2 <HAL_GPIO_Init+0x21e>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a1a      	ldr	r2, [pc, #104]	@ (80011fc <HAL_GPIO_Init+0x258>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d013      	beq.n	80011be <HAL_GPIO_Init+0x21a>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a19      	ldr	r2, [pc, #100]	@ (8001200 <HAL_GPIO_Init+0x25c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d00d      	beq.n	80011ba <HAL_GPIO_Init+0x216>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a18      	ldr	r2, [pc, #96]	@ (8001204 <HAL_GPIO_Init+0x260>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d007      	beq.n	80011b6 <HAL_GPIO_Init+0x212>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a17      	ldr	r2, [pc, #92]	@ (8001208 <HAL_GPIO_Init+0x264>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d101      	bne.n	80011b2 <HAL_GPIO_Init+0x20e>
 80011ae:	2309      	movs	r3, #9
 80011b0:	e02d      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011b2:	230a      	movs	r3, #10
 80011b4:	e02b      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011b6:	2308      	movs	r3, #8
 80011b8:	e029      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011ba:	2307      	movs	r3, #7
 80011bc:	e027      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011be:	2306      	movs	r3, #6
 80011c0:	e025      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011c2:	2305      	movs	r3, #5
 80011c4:	e023      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011c6:	2304      	movs	r3, #4
 80011c8:	e021      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011ca:	2303      	movs	r3, #3
 80011cc:	e01f      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011ce:	2302      	movs	r3, #2
 80011d0:	e01d      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011d2:	2301      	movs	r3, #1
 80011d4:	e01b      	b.n	800120e <HAL_GPIO_Init+0x26a>
 80011d6:	bf00      	nop
 80011d8:	58000080 	.word	0x58000080
 80011dc:	58024400 	.word	0x58024400
 80011e0:	58000400 	.word	0x58000400
 80011e4:	58020000 	.word	0x58020000
 80011e8:	58020400 	.word	0x58020400
 80011ec:	58020800 	.word	0x58020800
 80011f0:	58020c00 	.word	0x58020c00
 80011f4:	58021000 	.word	0x58021000
 80011f8:	58021400 	.word	0x58021400
 80011fc:	58021800 	.word	0x58021800
 8001200:	58021c00 	.word	0x58021c00
 8001204:	58022000 	.word	0x58022000
 8001208:	58022400 	.word	0x58022400
 800120c:	2300      	movs	r3, #0
 800120e:	69fa      	ldr	r2, [r7, #28]
 8001210:	f002 0203 	and.w	r2, r2, #3
 8001214:	0092      	lsls	r2, r2, #2
 8001216:	4093      	lsls	r3, r2
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4313      	orrs	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800121e:	4938      	ldr	r1, [pc, #224]	@ (8001300 <HAL_GPIO_Init+0x35c>)
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	3302      	adds	r3, #2
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800122c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001252:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800125a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001280:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4013      	ands	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	3301      	adds	r3, #1
 80012e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	fa22 f303 	lsr.w	r3, r2, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	f47f ae63 	bne.w	8000fb8 <HAL_GPIO_Init+0x14>
  }
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	3724      	adds	r7, #36	@ 0x24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	58000400 	.word	0x58000400

08001304 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800130c:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <HAL_HSEM_FastTake+0x2c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3320      	adds	r3, #32
 8001312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001316:	4a07      	ldr	r2, [pc, #28]	@ (8001334 <HAL_HSEM_FastTake+0x30>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d101      	bne.n	8001320 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	e000      	b.n	8001322 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
}
 8001322:	4618      	mov	r0, r3
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	58026400 	.word	0x58026400
 8001334:	80000300 	.word	0x80000300

08001338 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001342:	4906      	ldr	r1, [pc, #24]	@ (800135c <HAL_HSEM_Release+0x24>)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	58026400 	.word	0x58026400

08001360 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001368:	4b29      	ldr	r3, [pc, #164]	@ (8001410 <HAL_PWREx_ConfigSupply+0xb0>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	f003 0307 	and.w	r3, r3, #7
 8001370:	2b06      	cmp	r3, #6
 8001372:	d00a      	beq.n	800138a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001374:	4b26      	ldr	r3, [pc, #152]	@ (8001410 <HAL_PWREx_ConfigSupply+0xb0>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	429a      	cmp	r2, r3
 8001380:	d001      	beq.n	8001386 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e040      	b.n	8001408 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e03e      	b.n	8001408 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800138a:	4b21      	ldr	r3, [pc, #132]	@ (8001410 <HAL_PWREx_ConfigSupply+0xb0>)
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001392:	491f      	ldr	r1, [pc, #124]	@ (8001410 <HAL_PWREx_ConfigSupply+0xb0>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4313      	orrs	r3, r2
 8001398:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800139a:	f7ff fc8f 	bl	8000cbc <HAL_GetTick>
 800139e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80013a0:	e009      	b.n	80013b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80013a2:	f7ff fc8b 	bl	8000cbc <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013b0:	d901      	bls.n	80013b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e028      	b.n	8001408 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <HAL_PWREx_ConfigSupply+0xb0>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013c2:	d1ee      	bne.n	80013a2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b1e      	cmp	r3, #30
 80013c8:	d008      	beq.n	80013dc <HAL_PWREx_ConfigSupply+0x7c>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80013ce:	d005      	beq.n	80013dc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b1d      	cmp	r3, #29
 80013d4:	d002      	beq.n	80013dc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b2d      	cmp	r3, #45	@ 0x2d
 80013da:	d114      	bne.n	8001406 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80013dc:	f7ff fc6e 	bl	8000cbc <HAL_GetTick>
 80013e0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80013e2:	e009      	b.n	80013f8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80013e4:	f7ff fc6a 	bl	8000cbc <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013f2:	d901      	bls.n	80013f8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e007      	b.n	8001408 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_PWREx_ConfigSupply+0xb0>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001404:	d1ee      	bne.n	80013e4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	58024800 	.word	0x58024800

08001414 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af02      	add	r7, sp, #8
 800141a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800141c:	f7ff fc4e 	bl	8000cbc <HAL_GetTick>
 8001420:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e05f      	b.n	80014ec <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b00      	cmp	r3, #0
 8001436:	d107      	bne.n	8001448 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff f9f5 	bl	8000828 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800143e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f85a 	bl	80014fc <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	3b01      	subs	r3, #1
 8001458:	021a      	lsls	r2, r3, #8
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	430a      	orrs	r2, r1
 8001460:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2200      	movs	r2, #0
 800146c:	2120      	movs	r1, #32
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 f852 	bl	8001518 <QSPI_WaitFlagStateUntilTimeout>
 8001474:	4603      	mov	r3, r0
 8001476:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001478:	7afb      	ldrb	r3, [r7, #11]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d135      	bne.n	80014ea <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <HAL_QSPI_Init+0xe0>)
 8001486:	4013      	ands	r3, r2
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6852      	ldr	r2, [r2, #4]
 800148c:	0611      	lsls	r1, r2, #24
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68d2      	ldr	r2, [r2, #12]
 8001492:	4311      	orrs	r1, r2
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	69d2      	ldr	r2, [r2, #28]
 8001498:	4311      	orrs	r1, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6a12      	ldr	r2, [r2, #32]
 800149e:	4311      	orrs	r1, r2
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	430b      	orrs	r3, r1
 80014a6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	4b12      	ldr	r3, [pc, #72]	@ (80014f8 <HAL_QSPI_Init+0xe4>)
 80014b0:	4013      	ands	r3, r2
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6912      	ldr	r2, [r2, #16]
 80014b6:	0411      	lsls	r1, r2, #16
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6952      	ldr	r2, [r2, #20]
 80014bc:	4311      	orrs	r1, r2
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6992      	ldr	r2, [r2, #24]
 80014c2:	4311      	orrs	r1, r2
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	6812      	ldr	r2, [r2, #0]
 80014c8:	430b      	orrs	r3, r1
 80014ca:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f042 0201 	orr.w	r2, r2, #1
 80014da:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2201      	movs	r2, #1
 80014e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80014ea:	7afb      	ldrb	r3, [r7, #11]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	00ffff2f 	.word	0x00ffff2f
 80014f8:	ffe0f8fe 	.word	0xffe0f8fe

080014fc <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	4613      	mov	r3, r2
 8001526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001528:	e01a      	b.n	8001560 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001530:	d016      	beq.n	8001560 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001532:	f7ff fbc3 	bl	8000cbc <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	429a      	cmp	r2, r3
 8001540:	d302      	bcc.n	8001548 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10b      	bne.n	8001560 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2204      	movs	r2, #4
 800154c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001554:	f043 0201 	orr.w	r2, r3, #1
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e00e      	b.n	800157e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	689a      	ldr	r2, [r3, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	4013      	ands	r3, r2
 800156a:	2b00      	cmp	r3, #0
 800156c:	bf14      	ite	ne
 800156e:	2301      	movne	r3, #1
 8001570:	2300      	moveq	r3, #0
 8001572:	b2db      	uxtb	r3, r3
 8001574:	461a      	mov	r2, r3
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	429a      	cmp	r2, r3
 800157a:	d1d6      	bne.n	800152a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08c      	sub	sp, #48	@ 0x30
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d102      	bne.n	800159c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	f000 bc48 	b.w	8001e2c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 8088 	beq.w	80016ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015aa:	4b99      	ldr	r3, [pc, #612]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015b4:	4b96      	ldr	r3, [pc, #600]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80015ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015bc:	2b10      	cmp	r3, #16
 80015be:	d007      	beq.n	80015d0 <HAL_RCC_OscConfig+0x48>
 80015c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015c2:	2b18      	cmp	r3, #24
 80015c4:	d111      	bne.n	80015ea <HAL_RCC_OscConfig+0x62>
 80015c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d10c      	bne.n	80015ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d0:	4b8f      	ldr	r3, [pc, #572]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d06d      	beq.n	80016b8 <HAL_RCC_OscConfig+0x130>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d169      	bne.n	80016b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	f000 bc21 	b.w	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015f2:	d106      	bne.n	8001602 <HAL_RCC_OscConfig+0x7a>
 80015f4:	4b86      	ldr	r3, [pc, #536]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a85      	ldr	r2, [pc, #532]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	e02e      	b.n	8001660 <HAL_RCC_OscConfig+0xd8>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10c      	bne.n	8001624 <HAL_RCC_OscConfig+0x9c>
 800160a:	4b81      	ldr	r3, [pc, #516]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a80      	ldr	r2, [pc, #512]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001610:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	4b7e      	ldr	r3, [pc, #504]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a7d      	ldr	r2, [pc, #500]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800161c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e01d      	b.n	8001660 <HAL_RCC_OscConfig+0xd8>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800162c:	d10c      	bne.n	8001648 <HAL_RCC_OscConfig+0xc0>
 800162e:	4b78      	ldr	r3, [pc, #480]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a77      	ldr	r2, [pc, #476]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001638:	6013      	str	r3, [r2, #0]
 800163a:	4b75      	ldr	r3, [pc, #468]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a74      	ldr	r2, [pc, #464]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001644:	6013      	str	r3, [r2, #0]
 8001646:	e00b      	b.n	8001660 <HAL_RCC_OscConfig+0xd8>
 8001648:	4b71      	ldr	r3, [pc, #452]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800164e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	4b6e      	ldr	r3, [pc, #440]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6d      	ldr	r2, [pc, #436]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800165a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800165e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d013      	beq.n	8001690 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001668:	f7ff fb28 	bl	8000cbc <HAL_GetTick>
 800166c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001670:	f7ff fb24 	bl	8000cbc <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b64      	cmp	r3, #100	@ 0x64
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e3d4      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001682:	4b63      	ldr	r3, [pc, #396]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0f0      	beq.n	8001670 <HAL_RCC_OscConfig+0xe8>
 800168e:	e014      	b.n	80016ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001690:	f7ff fb14 	bl	8000cbc <HAL_GetTick>
 8001694:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001698:	f7ff fb10 	bl	8000cbc <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b64      	cmp	r3, #100	@ 0x64
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e3c0      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016aa:	4b59      	ldr	r3, [pc, #356]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1f0      	bne.n	8001698 <HAL_RCC_OscConfig+0x110>
 80016b6:	e000      	b.n	80016ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80ca 	beq.w	800185c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016c8:	4b51      	ldr	r3, [pc, #324]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80016d2:	4b4f      	ldr	r3, [pc, #316]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <HAL_RCC_OscConfig+0x166>
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	2b18      	cmp	r3, #24
 80016e2:	d156      	bne.n	8001792 <HAL_RCC_OscConfig+0x20a>
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f003 0303 	and.w	r3, r3, #3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d151      	bne.n	8001792 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016ee:	4b48      	ldr	r3, [pc, #288]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d005      	beq.n	8001706 <HAL_RCC_OscConfig+0x17e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e392      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001706:	4b42      	ldr	r3, [pc, #264]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f023 0219 	bic.w	r2, r3, #25
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	493f      	ldr	r1, [pc, #252]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001714:	4313      	orrs	r3, r2
 8001716:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001718:	f7ff fad0 	bl	8000cbc <HAL_GetTick>
 800171c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001720:	f7ff facc 	bl	8000cbc <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e37c      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001732:	4b37      	ldr	r3, [pc, #220]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173e:	f7ff fac9 	bl	8000cd4 <HAL_GetREVID>
 8001742:	4603      	mov	r3, r0
 8001744:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001748:	4293      	cmp	r3, r2
 800174a:	d817      	bhi.n	800177c <HAL_RCC_OscConfig+0x1f4>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	2b40      	cmp	r3, #64	@ 0x40
 8001752:	d108      	bne.n	8001766 <HAL_RCC_OscConfig+0x1de>
 8001754:	4b2e      	ldr	r3, [pc, #184]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800175c:	4a2c      	ldr	r2, [pc, #176]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800175e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001762:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001764:	e07a      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001766:	4b2a      	ldr	r3, [pc, #168]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	031b      	lsls	r3, r3, #12
 8001774:	4926      	ldr	r1, [pc, #152]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001776:	4313      	orrs	r3, r2
 8001778:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800177a:	e06f      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177c:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	691b      	ldr	r3, [r3, #16]
 8001788:	061b      	lsls	r3, r3, #24
 800178a:	4921      	ldr	r1, [pc, #132]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001790:	e064      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d047      	beq.n	800182a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f023 0219 	bic.w	r2, r3, #25
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	491a      	ldr	r1, [pc, #104]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017a8:	4313      	orrs	r3, r2
 80017aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ac:	f7ff fa86 	bl	8000cbc <HAL_GetTick>
 80017b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017b4:	f7ff fa82 	bl	8000cbc <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e332      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017c6:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0f0      	beq.n	80017b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d2:	f7ff fa7f 	bl	8000cd4 <HAL_GetREVID>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80017dc:	4293      	cmp	r3, r2
 80017de:	d819      	bhi.n	8001814 <HAL_RCC_OscConfig+0x28c>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	2b40      	cmp	r3, #64	@ 0x40
 80017e6:	d108      	bne.n	80017fa <HAL_RCC_OscConfig+0x272>
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80017f0:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f6:	6053      	str	r3, [r2, #4]
 80017f8:	e030      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
 80017fa:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	031b      	lsls	r3, r3, #12
 8001808:	4901      	ldr	r1, [pc, #4]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800180a:	4313      	orrs	r3, r2
 800180c:	604b      	str	r3, [r1, #4]
 800180e:	e025      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
 8001810:	58024400 	.word	0x58024400
 8001814:	4b9a      	ldr	r3, [pc, #616]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	4997      	ldr	r1, [pc, #604]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
 8001828:	e018      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800182a:	4b95      	ldr	r3, [pc, #596]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a94      	ldr	r2, [pc, #592]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f7ff fa41 	bl	8000cbc <HAL_GetTick>
 800183a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183e:	f7ff fa3d 	bl	8000cbc <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e2ed      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001850:	4b8b      	ldr	r3, [pc, #556]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f0      	bne.n	800183e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0310 	and.w	r3, r3, #16
 8001864:	2b00      	cmp	r3, #0
 8001866:	f000 80a9 	beq.w	80019bc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800186a:	4b85      	ldr	r3, [pc, #532]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001872:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001874:	4b82      	ldr	r3, [pc, #520]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001878:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b08      	cmp	r3, #8
 800187e:	d007      	beq.n	8001890 <HAL_RCC_OscConfig+0x308>
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2b18      	cmp	r3, #24
 8001884:	d13a      	bne.n	80018fc <HAL_RCC_OscConfig+0x374>
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	2b01      	cmp	r3, #1
 800188e:	d135      	bne.n	80018fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001890:	4b7b      	ldr	r3, [pc, #492]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <HAL_RCC_OscConfig+0x320>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	2b80      	cmp	r3, #128	@ 0x80
 80018a2:	d001      	beq.n	80018a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e2c1      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018a8:	f7ff fa14 	bl	8000cd4 <HAL_GetREVID>
 80018ac:	4603      	mov	r3, r0
 80018ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d817      	bhi.n	80018e6 <HAL_RCC_OscConfig+0x35e>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a1b      	ldr	r3, [r3, #32]
 80018ba:	2b20      	cmp	r3, #32
 80018bc:	d108      	bne.n	80018d0 <HAL_RCC_OscConfig+0x348>
 80018be:	4b70      	ldr	r3, [pc, #448]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80018c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80018cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018ce:	e075      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	069b      	lsls	r3, r3, #26
 80018de:	4968      	ldr	r1, [pc, #416]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018e4:	e06a      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018e6:	4b66      	ldr	r3, [pc, #408]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	061b      	lsls	r3, r3, #24
 80018f4:	4962      	ldr	r1, [pc, #392]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018fa:	e05f      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d042      	beq.n	800198a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001904:	4b5e      	ldr	r3, [pc, #376]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a5d      	ldr	r2, [pc, #372]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800190a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800190e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001910:	f7ff f9d4 	bl	8000cbc <HAL_GetTick>
 8001914:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001918:	f7ff f9d0 	bl	8000cbc <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e280      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800192a:	4b55      	ldr	r3, [pc, #340]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001936:	f7ff f9cd 	bl	8000cd4 <HAL_GetREVID>
 800193a:	4603      	mov	r3, r0
 800193c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001940:	4293      	cmp	r3, r2
 8001942:	d817      	bhi.n	8001974 <HAL_RCC_OscConfig+0x3ec>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	2b20      	cmp	r3, #32
 800194a:	d108      	bne.n	800195e <HAL_RCC_OscConfig+0x3d6>
 800194c:	4b4c      	ldr	r3, [pc, #304]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001954:	4a4a      	ldr	r2, [pc, #296]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001956:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800195a:	6053      	str	r3, [r2, #4]
 800195c:	e02e      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
 800195e:	4b48      	ldr	r3, [pc, #288]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	069b      	lsls	r3, r3, #26
 800196c:	4944      	ldr	r1, [pc, #272]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800196e:	4313      	orrs	r3, r2
 8001970:	604b      	str	r3, [r1, #4]
 8001972:	e023      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
 8001974:	4b42      	ldr	r3, [pc, #264]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	061b      	lsls	r3, r3, #24
 8001982:	493f      	ldr	r1, [pc, #252]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001984:	4313      	orrs	r3, r2
 8001986:	60cb      	str	r3, [r1, #12]
 8001988:	e018      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800198a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a3c      	ldr	r2, [pc, #240]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001996:	f7ff f991 	bl	8000cbc <HAL_GetTick>
 800199a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800199e:	f7ff f98d 	bl	8000cbc <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e23d      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80019b0:	4b33      	ldr	r3, [pc, #204]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1f0      	bne.n	800199e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d036      	beq.n	8001a36 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d019      	beq.n	8001a04 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019dc:	f7ff f96e 	bl	8000cbc <HAL_GetTick>
 80019e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e4:	f7ff f96a 	bl	8000cbc <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e21a      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019f6:	4b22      	ldr	r3, [pc, #136]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x45c>
 8001a02:	e018      	b.n	8001a36 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a04:	4b1e      	ldr	r3, [pc, #120]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a08:	4a1d      	ldr	r2, [pc, #116]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a0a:	f023 0301 	bic.w	r3, r3, #1
 8001a0e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a10:	f7ff f954 	bl	8000cbc <HAL_GetTick>
 8001a14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a18:	f7ff f950 	bl	8000cbc <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e200      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a2a:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0320 	and.w	r3, r3, #32
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d039      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d01c      	beq.n	8001a84 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a54:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001a56:	f7ff f931 	bl	8000cbc <HAL_GetTick>
 8001a5a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a5e:	f7ff f92d 	bl	8000cbc <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e1dd      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f0      	beq.n	8001a5e <HAL_RCC_OscConfig+0x4d6>
 8001a7c:	e01b      	b.n	8001ab6 <HAL_RCC_OscConfig+0x52e>
 8001a7e:	bf00      	nop
 8001a80:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a84:	4b9b      	ldr	r3, [pc, #620]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a9a      	ldr	r2, [pc, #616]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001a8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a8e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001a90:	f7ff f914 	bl	8000cbc <HAL_GetTick>
 8001a94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a98:	f7ff f910 	bl	8000cbc <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e1c0      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001aaa:	4b92      	ldr	r3, [pc, #584]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f000 8081 	beq.w	8001bc6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8001cf8 <HAL_RCC_OscConfig+0x770>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a8b      	ldr	r2, [pc, #556]	@ (8001cf8 <HAL_RCC_OscConfig+0x770>)
 8001aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ace:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ad0:	f7ff f8f4 	bl	8000cbc <HAL_GetTick>
 8001ad4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad8:	f7ff f8f0 	bl	8000cbc <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b64      	cmp	r3, #100	@ 0x64
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e1a0      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001aea:	4b83      	ldr	r3, [pc, #524]	@ (8001cf8 <HAL_RCC_OscConfig+0x770>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d106      	bne.n	8001b0c <HAL_RCC_OscConfig+0x584>
 8001afe:	4b7d      	ldr	r3, [pc, #500]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b02:	4a7c      	ldr	r2, [pc, #496]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b0a:	e02d      	b.n	8001b68 <HAL_RCC_OscConfig+0x5e0>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10c      	bne.n	8001b2e <HAL_RCC_OscConfig+0x5a6>
 8001b14:	4b77      	ldr	r3, [pc, #476]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b18:	4a76      	ldr	r2, [pc, #472]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b20:	4b74      	ldr	r3, [pc, #464]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b24:	4a73      	ldr	r2, [pc, #460]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b26:	f023 0304 	bic.w	r3, r3, #4
 8001b2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b2c:	e01c      	b.n	8001b68 <HAL_RCC_OscConfig+0x5e0>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b05      	cmp	r3, #5
 8001b34:	d10c      	bne.n	8001b50 <HAL_RCC_OscConfig+0x5c8>
 8001b36:	4b6f      	ldr	r3, [pc, #444]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b3c:	f043 0304 	orr.w	r3, r3, #4
 8001b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b42:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b46:	4a6b      	ldr	r2, [pc, #428]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b4e:	e00b      	b.n	8001b68 <HAL_RCC_OscConfig+0x5e0>
 8001b50:	4b68      	ldr	r3, [pc, #416]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b54:	4a67      	ldr	r2, [pc, #412]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b56:	f023 0301 	bic.w	r3, r3, #1
 8001b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b5c:	4b65      	ldr	r3, [pc, #404]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b60:	4a64      	ldr	r2, [pc, #400]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b62:	f023 0304 	bic.w	r3, r3, #4
 8001b66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d015      	beq.n	8001b9c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b70:	f7ff f8a4 	bl	8000cbc <HAL_GetTick>
 8001b74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b76:	e00a      	b.n	8001b8e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b78:	f7ff f8a0 	bl	8000cbc <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e14e      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b8e:	4b59      	ldr	r3, [pc, #356]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0ee      	beq.n	8001b78 <HAL_RCC_OscConfig+0x5f0>
 8001b9a:	e014      	b.n	8001bc6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9c:	f7ff f88e 	bl	8000cbc <HAL_GetTick>
 8001ba0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ba2:	e00a      	b.n	8001bba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba4:	f7ff f88a 	bl	8000cbc <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e138      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bba:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1ee      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 812d 	beq.w	8001e2a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001bd0:	4b48      	ldr	r3, [pc, #288]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001bd8:	2b18      	cmp	r3, #24
 8001bda:	f000 80bd 	beq.w	8001d58 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	f040 809e 	bne.w	8001d24 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be8:	4b42      	ldr	r3, [pc, #264]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a41      	ldr	r2, [pc, #260]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001bf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf4:	f7ff f862 	bl	8000cbc <HAL_GetTick>
 8001bf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bfc:	f7ff f85e 	bl	8000cbc <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e10e      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c0e:	4b39      	ldr	r3, [pc, #228]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c1a:	4b36      	ldr	r3, [pc, #216]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c1e:	4b37      	ldr	r3, [pc, #220]	@ (8001cfc <HAL_RCC_OscConfig+0x774>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c2a:	0112      	lsls	r2, r2, #4
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	4931      	ldr	r1, [pc, #196]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	628b      	str	r3, [r1, #40]	@ 0x28
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c42:	3b01      	subs	r3, #1
 8001c44:	025b      	lsls	r3, r3, #9
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	041b      	lsls	r3, r3, #16
 8001c52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001c56:	431a      	orrs	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	061b      	lsls	r3, r3, #24
 8001c60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001c64:	4923      	ldr	r1, [pc, #140]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001c6a:	4b22      	ldr	r3, [pc, #136]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6e:	4a21      	ldr	r2, [pc, #132]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c70:	f023 0301 	bic.w	r3, r3, #1
 8001c74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001c76:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c7a:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <HAL_RCC_OscConfig+0x778>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c82:	00d2      	lsls	r2, r2, #3
 8001c84:	491b      	ldr	r1, [pc, #108]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c8e:	f023 020c 	bic.w	r2, r3, #12
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	4917      	ldr	r1, [pc, #92]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001c9c:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	f023 0202 	bic.w	r2, r3, #2
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca8:	4912      	ldr	r1, [pc, #72]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001cae:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb2:	4a10      	ldr	r2, [pc, #64]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001cba:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cbe:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001cd2:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd6:	4a07      	ldr	r2, [pc, #28]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cde:	4b05      	ldr	r3, [pc, #20]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001ce4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7fe ffe7 	bl	8000cbc <HAL_GetTick>
 8001cee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001cf0:	e011      	b.n	8001d16 <HAL_RCC_OscConfig+0x78e>
 8001cf2:	bf00      	nop
 8001cf4:	58024400 	.word	0x58024400
 8001cf8:	58024800 	.word	0x58024800
 8001cfc:	fffffc0c 	.word	0xfffffc0c
 8001d00:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d04:	f7fe ffda 	bl	8000cbc <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e08a      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d16:	4b47      	ldr	r3, [pc, #284]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d0f0      	beq.n	8001d04 <HAL_RCC_OscConfig+0x77c>
 8001d22:	e082      	b.n	8001e2a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d24:	4b43      	ldr	r3, [pc, #268]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a42      	ldr	r2, [pc, #264]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d30:	f7fe ffc4 	bl	8000cbc <HAL_GetTick>
 8001d34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d38:	f7fe ffc0 	bl	8000cbc <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e070      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x7b0>
 8001d56:	e068      	b.n	8001e2a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001d58:	4b36      	ldr	r3, [pc, #216]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001d5e:	4b35      	ldr	r3, [pc, #212]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d031      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	f003 0203 	and.w	r2, r3, #3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d12a      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d122      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d94:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d11a      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	0a5b      	lsrs	r3, r3, #9
 8001d9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d111      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	0c1b      	lsrs	r3, r3, #16
 8001db0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001db8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d108      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	0e1b      	lsrs	r3, r3, #24
 8001dc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d001      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e02b      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001dd4:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dd8:	08db      	lsrs	r3, r3, #3
 8001dda:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001dde:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d01f      	beq.n	8001e2a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001dea:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dee:	4a11      	ldr	r2, [pc, #68]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001df0:	f023 0301 	bic.w	r3, r3, #1
 8001df4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001df6:	f7fe ff61 	bl	8000cbc <HAL_GetTick>
 8001dfa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001dfc:	bf00      	nop
 8001dfe:	f7fe ff5d 	bl	8000cbc <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d0f9      	beq.n	8001dfe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <HAL_RCC_OscConfig+0x8b0>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e16:	00d2      	lsls	r2, r2, #3
 8001e18:	4906      	ldr	r1, [pc, #24]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001e1e:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e22:	4a04      	ldr	r2, [pc, #16]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3730      	adds	r7, #48	@ 0x30
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	58024400 	.word	0x58024400
 8001e38:	ffff0007 	.word	0xffff0007

08001e3c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e19c      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e50:	4b8a      	ldr	r3, [pc, #552]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 030f 	and.w	r3, r3, #15
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d910      	bls.n	8001e80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5e:	4b87      	ldr	r3, [pc, #540]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f023 020f 	bic.w	r2, r3, #15
 8001e66:	4985      	ldr	r1, [pc, #532]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6e:	4b83      	ldr	r3, [pc, #524]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d001      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e184      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d010      	beq.n	8001eae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691a      	ldr	r2, [r3, #16]
 8001e90:	4b7b      	ldr	r3, [pc, #492]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d908      	bls.n	8001eae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e9c:	4b78      	ldr	r3, [pc, #480]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	4975      	ldr	r1, [pc, #468]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d010      	beq.n	8001edc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	695a      	ldr	r2, [r3, #20]
 8001ebe:	4b70      	ldr	r3, [pc, #448]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d908      	bls.n	8001edc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001eca:	4b6d      	ldr	r3, [pc, #436]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	496a      	ldr	r1, [pc, #424]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0310 	and.w	r3, r3, #16
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d010      	beq.n	8001f0a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	699a      	ldr	r2, [r3, #24]
 8001eec:	4b64      	ldr	r3, [pc, #400]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d908      	bls.n	8001f0a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ef8:	4b61      	ldr	r3, [pc, #388]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	495e      	ldr	r1, [pc, #376]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0320 	and.w	r3, r3, #32
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d010      	beq.n	8001f38 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69da      	ldr	r2, [r3, #28]
 8001f1a:	4b59      	ldr	r3, [pc, #356]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d908      	bls.n	8001f38 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001f26:	4b56      	ldr	r3, [pc, #344]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	4953      	ldr	r1, [pc, #332]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d010      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68da      	ldr	r2, [r3, #12]
 8001f48:	4b4d      	ldr	r3, [pc, #308]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	f003 030f 	and.w	r3, r3, #15
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d908      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f54:	4b4a      	ldr	r3, [pc, #296]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f023 020f 	bic.w	r2, r3, #15
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4947      	ldr	r1, [pc, #284]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d055      	beq.n	800201e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001f72:	4b43      	ldr	r3, [pc, #268]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4940      	ldr	r1, [pc, #256]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d107      	bne.n	8001f9c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d121      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0f6      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b03      	cmp	r3, #3
 8001fa2:	d107      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fa4:	4b36      	ldr	r3, [pc, #216]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d115      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0ea      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d107      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fbc:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d109      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0de      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fcc:	4b2c      	ldr	r3, [pc, #176]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e0d6      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fdc:	4b28      	ldr	r3, [pc, #160]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	f023 0207 	bic.w	r2, r3, #7
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	4925      	ldr	r1, [pc, #148]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fee:	f7fe fe65 	bl	8000cbc <HAL_GetTick>
 8001ff2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff4:	e00a      	b.n	800200c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff6:	f7fe fe61 	bl	8000cbc <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002004:	4293      	cmp	r3, r2
 8002006:	d901      	bls.n	800200c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e0be      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800200c:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	429a      	cmp	r2, r3
 800201c:	d1eb      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d010      	beq.n	800204c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	4b14      	ldr	r3, [pc, #80]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	429a      	cmp	r2, r3
 8002038:	d208      	bcs.n	800204c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203a:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	f023 020f 	bic.w	r2, r3, #15
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	490e      	ldr	r1, [pc, #56]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8002048:	4313      	orrs	r3, r2
 800204a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800204c:	4b0b      	ldr	r3, [pc, #44]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	d214      	bcs.n	8002084 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205a:	4b08      	ldr	r3, [pc, #32]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f023 020f 	bic.w	r2, r3, #15
 8002062:	4906      	ldr	r1, [pc, #24]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206a:	4b04      	ldr	r3, [pc, #16]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	d005      	beq.n	8002084 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e086      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
 800207c:	52002000 	.word	0x52002000
 8002080:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d010      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691a      	ldr	r2, [r3, #16]
 8002094:	4b3f      	ldr	r3, [pc, #252]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800209c:	429a      	cmp	r2, r3
 800209e:	d208      	bcs.n	80020b2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80020a0:	4b3c      	ldr	r3, [pc, #240]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	4939      	ldr	r1, [pc, #228]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d010      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	695a      	ldr	r2, [r3, #20]
 80020c2:	4b34      	ldr	r3, [pc, #208]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d208      	bcs.n	80020e0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020ce:	4b31      	ldr	r3, [pc, #196]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	492e      	ldr	r1, [pc, #184]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0310 	and.w	r3, r3, #16
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d010      	beq.n	800210e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699a      	ldr	r2, [r3, #24]
 80020f0:	4b28      	ldr	r3, [pc, #160]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d208      	bcs.n	800210e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020fc:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	4922      	ldr	r1, [pc, #136]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 800210a:	4313      	orrs	r3, r2
 800210c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0320 	and.w	r3, r3, #32
 8002116:	2b00      	cmp	r3, #0
 8002118:	d010      	beq.n	800213c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69da      	ldr	r2, [r3, #28]
 800211e:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002126:	429a      	cmp	r2, r3
 8002128:	d208      	bcs.n	800213c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800212a:	4b1a      	ldr	r3, [pc, #104]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	4917      	ldr	r1, [pc, #92]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002138:	4313      	orrs	r3, r2
 800213a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800213c:	f000 f834 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 8002140:	4602      	mov	r2, r0
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	0a1b      	lsrs	r3, r3, #8
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	4912      	ldr	r1, [pc, #72]	@ (8002198 <HAL_RCC_ClockConfig+0x35c>)
 800214e:	5ccb      	ldrb	r3, [r1, r3]
 8002150:	f003 031f 	and.w	r3, r3, #31
 8002154:	fa22 f303 	lsr.w	r3, r2, r3
 8002158:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	4a0d      	ldr	r2, [pc, #52]	@ (8002198 <HAL_RCC_ClockConfig+0x35c>)
 8002164:	5cd3      	ldrb	r3, [r2, r3]
 8002166:	f003 031f 	and.w	r3, r3, #31
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
 8002170:	4a0a      	ldr	r2, [pc, #40]	@ (800219c <HAL_RCC_ClockConfig+0x360>)
 8002172:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002174:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <HAL_RCC_ClockConfig+0x364>)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800217a:	4b0a      	ldr	r3, [pc, #40]	@ (80021a4 <HAL_RCC_ClockConfig+0x368>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fd52 	bl	8000c28 <HAL_InitTick>
 8002184:	4603      	mov	r3, r0
 8002186:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	58024400 	.word	0x58024400
 8002198:	080058a8 	.word	0x080058a8
 800219c:	24000004 	.word	0x24000004
 80021a0:	24000000 	.word	0x24000000
 80021a4:	24000008 	.word	0x24000008

080021a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	@ 0x24
 80021ac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021ae:	4bb3      	ldr	r3, [pc, #716]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021b6:	2b18      	cmp	r3, #24
 80021b8:	f200 8155 	bhi.w	8002466 <HAL_RCC_GetSysClockFreq+0x2be>
 80021bc:	a201      	add	r2, pc, #4	@ (adr r2, 80021c4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80021be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c2:	bf00      	nop
 80021c4:	08002229 	.word	0x08002229
 80021c8:	08002467 	.word	0x08002467
 80021cc:	08002467 	.word	0x08002467
 80021d0:	08002467 	.word	0x08002467
 80021d4:	08002467 	.word	0x08002467
 80021d8:	08002467 	.word	0x08002467
 80021dc:	08002467 	.word	0x08002467
 80021e0:	08002467 	.word	0x08002467
 80021e4:	0800224f 	.word	0x0800224f
 80021e8:	08002467 	.word	0x08002467
 80021ec:	08002467 	.word	0x08002467
 80021f0:	08002467 	.word	0x08002467
 80021f4:	08002467 	.word	0x08002467
 80021f8:	08002467 	.word	0x08002467
 80021fc:	08002467 	.word	0x08002467
 8002200:	08002467 	.word	0x08002467
 8002204:	08002255 	.word	0x08002255
 8002208:	08002467 	.word	0x08002467
 800220c:	08002467 	.word	0x08002467
 8002210:	08002467 	.word	0x08002467
 8002214:	08002467 	.word	0x08002467
 8002218:	08002467 	.word	0x08002467
 800221c:	08002467 	.word	0x08002467
 8002220:	08002467 	.word	0x08002467
 8002224:	0800225b 	.word	0x0800225b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002228:	4b94      	ldr	r3, [pc, #592]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0320 	and.w	r3, r3, #32
 8002230:	2b00      	cmp	r3, #0
 8002232:	d009      	beq.n	8002248 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002234:	4b91      	ldr	r3, [pc, #580]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	4a90      	ldr	r2, [pc, #576]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002240:	fa22 f303 	lsr.w	r3, r2, r3
 8002244:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002246:	e111      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002248:	4b8d      	ldr	r3, [pc, #564]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800224a:	61bb      	str	r3, [r7, #24]
      break;
 800224c:	e10e      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800224e:	4b8d      	ldr	r3, [pc, #564]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002250:	61bb      	str	r3, [r7, #24]
      break;
 8002252:	e10b      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002254:	4b8c      	ldr	r3, [pc, #560]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002256:	61bb      	str	r3, [r7, #24]
      break;
 8002258:	e108      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800225a:	4b88      	ldr	r3, [pc, #544]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800225c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002264:	4b85      	ldr	r3, [pc, #532]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	091b      	lsrs	r3, r3, #4
 800226a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800226e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002270:	4b82      	ldr	r3, [pc, #520]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800227a:	4b80      	ldr	r3, [pc, #512]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800227c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227e:	08db      	lsrs	r3, r3, #3
 8002280:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	fb02 f303 	mul.w	r3, r2, r3
 800228a:	ee07 3a90 	vmov	s15, r3
 800228e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002292:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 80e1 	beq.w	8002460 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	f000 8083 	beq.w	80023ac <HAL_RCC_GetSysClockFreq+0x204>
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	f200 80a1 	bhi.w	80023f0 <HAL_RCC_GetSysClockFreq+0x248>
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0x114>
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d056      	beq.n	8002368 <HAL_RCC_GetSysClockFreq+0x1c0>
 80022ba:	e099      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022bc:	4b6f      	ldr	r3, [pc, #444]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0320 	and.w	r3, r3, #32
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d02d      	beq.n	8002324 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80022c8:	4b6c      	ldr	r3, [pc, #432]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	08db      	lsrs	r3, r3, #3
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	4a6b      	ldr	r2, [pc, #428]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
 80022d8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	ee07 3a90 	vmov	s15, r3
 80022e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	ee07 3a90 	vmov	s15, r3
 80022ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022f2:	4b62      	ldr	r3, [pc, #392]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022fa:	ee07 3a90 	vmov	s15, r3
 80022fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002302:	ed97 6a02 	vldr	s12, [r7, #8]
 8002306:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 800230a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800230e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800231a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800231e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002322:	e087      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	ee07 3a90 	vmov	s15, r3
 800232a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800232e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002490 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002336:	4b51      	ldr	r3, [pc, #324]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800233e:	ee07 3a90 	vmov	s15, r3
 8002342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002346:	ed97 6a02 	vldr	s12, [r7, #8]
 800234a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 800234e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800235a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800235e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002362:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002366:	e065      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002372:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002494 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800237a:	4b40      	ldr	r3, [pc, #256]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002382:	ee07 3a90 	vmov	s15, r3
 8002386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800238a:	ed97 6a02 	vldr	s12, [r7, #8]
 800238e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800239a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800239e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023aa:	e043      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023b6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002498 <HAL_RCC_GetSysClockFreq+0x2f0>
 80023ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023be:	4b2f      	ldr	r3, [pc, #188]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023c6:	ee07 3a90 	vmov	s15, r3
 80023ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80023d2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 80023d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80023da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023ee:	e021      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002494 <HAL_RCC_GetSysClockFreq+0x2ec>
 80023fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002402:	4b1e      	ldr	r3, [pc, #120]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002412:	ed97 6a02 	vldr	s12, [r7, #8]
 8002416:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 800241a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800241e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002422:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800242a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002432:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002434:	4b11      	ldr	r3, [pc, #68]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002438:	0a5b      	lsrs	r3, r3, #9
 800243a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800243e:	3301      	adds	r3, #1
 8002440:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	ee07 3a90 	vmov	s15, r3
 8002448:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800244c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002458:	ee17 3a90 	vmov	r3, s15
 800245c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800245e:	e005      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	61bb      	str	r3, [r7, #24]
      break;
 8002464:	e002      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002466:	4b07      	ldr	r3, [pc, #28]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002468:	61bb      	str	r3, [r7, #24]
      break;
 800246a:	bf00      	nop
  }

  return sysclockfreq;
 800246c:	69bb      	ldr	r3, [r7, #24]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3724      	adds	r7, #36	@ 0x24
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	58024400 	.word	0x58024400
 8002480:	03d09000 	.word	0x03d09000
 8002484:	003d0900 	.word	0x003d0900
 8002488:	00f42400 	.word	0x00f42400
 800248c:	46000000 	.word	0x46000000
 8002490:	4c742400 	.word	0x4c742400
 8002494:	4a742400 	.word	0x4a742400
 8002498:	4b742400 	.word	0x4b742400

0800249c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80024a2:	f7ff fe81 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 80024a6:	4602      	mov	r2, r0
 80024a8:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_RCC_GetHCLKFreq+0x50>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	490f      	ldr	r1, [pc, #60]	@ (80024f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80024b4:	5ccb      	ldrb	r3, [r1, r3]
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	fa22 f303 	lsr.w	r3, r2, r3
 80024be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024c0:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <HAL_RCC_GetHCLKFreq+0x50>)
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f003 030f 	and.w	r3, r3, #15
 80024c8:	4a09      	ldr	r2, [pc, #36]	@ (80024f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80024ca:	5cd3      	ldrb	r3, [r2, r3]
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	fa22 f303 	lsr.w	r3, r2, r3
 80024d6:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80024d8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024da:	4a07      	ldr	r2, [pc, #28]	@ (80024f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80024e0:	4b04      	ldr	r3, [pc, #16]	@ (80024f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80024e2:	681b      	ldr	r3, [r3, #0]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	58024400 	.word	0x58024400
 80024f0:	080058a8 	.word	0x080058a8
 80024f4:	24000004 	.word	0x24000004
 80024f8:	24000000 	.word	0x24000000

080024fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002500:	f7ff ffcc 	bl	800249c <HAL_RCC_GetHCLKFreq>
 8002504:	4602      	mov	r2, r0
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	4904      	ldr	r1, [pc, #16]	@ (8002524 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002512:	5ccb      	ldrb	r3, [r1, r3]
 8002514:	f003 031f 	and.w	r3, r3, #31
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd80      	pop	{r7, pc}
 8002520:	58024400 	.word	0x58024400
 8002524:	080058a8 	.word	0x080058a8

08002528 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800252c:	b0cc      	sub	sp, #304	@ 0x130
 800252e:	af00      	add	r7, sp, #0
 8002530:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002534:	2300      	movs	r3, #0
 8002536:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800253a:	2300      	movs	r3, #0
 800253c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002540:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002548:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800254c:	2500      	movs	r5, #0
 800254e:	ea54 0305 	orrs.w	r3, r4, r5
 8002552:	d049      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002554:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002558:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800255a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800255e:	d02f      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002560:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002564:	d828      	bhi.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002566:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800256a:	d01a      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800256c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002570:	d822      	bhi.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800257a:	d007      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800257c:	e01c      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800257e:	4bb8      	ldr	r3, [pc, #736]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002582:	4ab7      	ldr	r2, [pc, #732]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002588:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800258a:	e01a      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800258c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002590:	3308      	adds	r3, #8
 8002592:	2102      	movs	r1, #2
 8002594:	4618      	mov	r0, r3
 8002596:	f002 fba1 	bl	8004cdc <RCCEx_PLL2_Config>
 800259a:	4603      	mov	r3, r0
 800259c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025a0:	e00f      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80025a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025a6:	3328      	adds	r3, #40	@ 0x28
 80025a8:	2102      	movs	r1, #2
 80025aa:	4618      	mov	r0, r3
 80025ac:	f002 fc48 	bl	8004e40 <RCCEx_PLL3_Config>
 80025b0:	4603      	mov	r3, r0
 80025b2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025b6:	e004      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80025be:	e000      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80025c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025c2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10a      	bne.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80025ca:	4ba5      	ldr	r3, [pc, #660]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025ce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80025d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025d8:	4aa1      	ldr	r2, [pc, #644]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025da:	430b      	orrs	r3, r1
 80025dc:	6513      	str	r3, [r2, #80]	@ 0x50
 80025de:	e003      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025e0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80025e4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80025e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80025f4:	f04f 0900 	mov.w	r9, #0
 80025f8:	ea58 0309 	orrs.w	r3, r8, r9
 80025fc:	d047      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80025fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002604:	2b04      	cmp	r3, #4
 8002606:	d82a      	bhi.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002608:	a201      	add	r2, pc, #4	@ (adr r2, 8002610 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800260a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800260e:	bf00      	nop
 8002610:	08002625 	.word	0x08002625
 8002614:	08002633 	.word	0x08002633
 8002618:	08002649 	.word	0x08002649
 800261c:	08002667 	.word	0x08002667
 8002620:	08002667 	.word	0x08002667
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002624:	4b8e      	ldr	r3, [pc, #568]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002628:	4a8d      	ldr	r2, [pc, #564]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800262a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800262e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002630:	e01a      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002632:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002636:	3308      	adds	r3, #8
 8002638:	2100      	movs	r1, #0
 800263a:	4618      	mov	r0, r3
 800263c:	f002 fb4e 	bl	8004cdc <RCCEx_PLL2_Config>
 8002640:	4603      	mov	r3, r0
 8002642:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002646:	e00f      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002648:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800264c:	3328      	adds	r3, #40	@ 0x28
 800264e:	2100      	movs	r1, #0
 8002650:	4618      	mov	r0, r3
 8002652:	f002 fbf5 	bl	8004e40 <RCCEx_PLL3_Config>
 8002656:	4603      	mov	r3, r0
 8002658:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800265c:	e004      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002664:	e000      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002666:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002668:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800266c:	2b00      	cmp	r3, #0
 800266e:	d10a      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002670:	4b7b      	ldr	r3, [pc, #492]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002674:	f023 0107 	bic.w	r1, r3, #7
 8002678:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800267c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267e:	4a78      	ldr	r2, [pc, #480]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002680:	430b      	orrs	r3, r1
 8002682:	6513      	str	r3, [r2, #80]	@ 0x50
 8002684:	e003      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002686:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800268a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800268e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002696:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800269a:	f04f 0b00 	mov.w	fp, #0
 800269e:	ea5a 030b 	orrs.w	r3, sl, fp
 80026a2:	d04c      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80026a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026ae:	d030      	beq.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80026b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026b4:	d829      	bhi.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80026b8:	d02d      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80026ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80026bc:	d825      	bhi.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026be:	2b80      	cmp	r3, #128	@ 0x80
 80026c0:	d018      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80026c2:	2b80      	cmp	r3, #128	@ 0x80
 80026c4:	d821      	bhi.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d002      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80026ca:	2b40      	cmp	r3, #64	@ 0x40
 80026cc:	d007      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80026ce:	e01c      	b.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026d0:	4b63      	ldr	r3, [pc, #396]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d4:	4a62      	ldr	r2, [pc, #392]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80026dc:	e01c      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80026de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026e2:	3308      	adds	r3, #8
 80026e4:	2100      	movs	r1, #0
 80026e6:	4618      	mov	r0, r3
 80026e8:	f002 faf8 	bl	8004cdc <RCCEx_PLL2_Config>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80026f2:	e011      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80026f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026f8:	3328      	adds	r3, #40	@ 0x28
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f002 fb9f 	bl	8004e40 <RCCEx_PLL3_Config>
 8002702:	4603      	mov	r3, r0
 8002704:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002708:	e006      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002710:	e002      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002712:	bf00      	nop
 8002714:	e000      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002716:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002718:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10a      	bne.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002720:	4b4f      	ldr	r3, [pc, #316]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002724:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002728:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800272c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272e:	4a4c      	ldr	r2, [pc, #304]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002730:	430b      	orrs	r3, r1
 8002732:	6513      	str	r3, [r2, #80]	@ 0x50
 8002734:	e003      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002736:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800273a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800273e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002746:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800274a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800274e:	2300      	movs	r3, #0
 8002750:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002754:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002758:	460b      	mov	r3, r1
 800275a:	4313      	orrs	r3, r2
 800275c:	d053      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800275e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002762:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002766:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800276a:	d035      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800276c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002770:	d82e      	bhi.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002772:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002776:	d031      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002778:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800277c:	d828      	bhi.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800277e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002782:	d01a      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002784:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002788:	d822      	bhi.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800278e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002792:	d007      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002794:	e01c      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002796:	4b32      	ldr	r3, [pc, #200]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279a:	4a31      	ldr	r2, [pc, #196]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800279c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027a2:	e01c      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80027a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027a8:	3308      	adds	r3, #8
 80027aa:	2100      	movs	r1, #0
 80027ac:	4618      	mov	r0, r3
 80027ae:	f002 fa95 	bl	8004cdc <RCCEx_PLL2_Config>
 80027b2:	4603      	mov	r3, r0
 80027b4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80027b8:	e011      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80027ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027be:	3328      	adds	r3, #40	@ 0x28
 80027c0:	2100      	movs	r1, #0
 80027c2:	4618      	mov	r0, r3
 80027c4:	f002 fb3c 	bl	8004e40 <RCCEx_PLL3_Config>
 80027c8:	4603      	mov	r3, r0
 80027ca:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027ce:	e006      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80027d6:	e002      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80027d8:	bf00      	nop
 80027da:	e000      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80027dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027de:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10b      	bne.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80027e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ea:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80027ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80027f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027f8:	430b      	orrs	r3, r1
 80027fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80027fc:	e003      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027fe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002802:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002806:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002812:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002816:	2300      	movs	r3, #0
 8002818:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800281c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002820:	460b      	mov	r3, r1
 8002822:	4313      	orrs	r3, r2
 8002824:	d056      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002826:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800282a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800282e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002832:	d038      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002834:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002838:	d831      	bhi.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800283a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800283e:	d034      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002840:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002844:	d82b      	bhi.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002846:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800284a:	d01d      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800284c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002850:	d825      	bhi.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002852:	2b00      	cmp	r3, #0
 8002854:	d006      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002856:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800285a:	d00a      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800285c:	e01f      	b.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800285e:	bf00      	nop
 8002860:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002864:	4ba2      	ldr	r3, [pc, #648]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002868:	4aa1      	ldr	r2, [pc, #644]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800286a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800286e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002870:	e01c      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002872:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002876:	3308      	adds	r3, #8
 8002878:	2100      	movs	r1, #0
 800287a:	4618      	mov	r0, r3
 800287c:	f002 fa2e 	bl	8004cdc <RCCEx_PLL2_Config>
 8002880:	4603      	mov	r3, r0
 8002882:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002886:	e011      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002888:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800288c:	3328      	adds	r3, #40	@ 0x28
 800288e:	2100      	movs	r1, #0
 8002890:	4618      	mov	r0, r3
 8002892:	f002 fad5 	bl	8004e40 <RCCEx_PLL3_Config>
 8002896:	4603      	mov	r3, r0
 8002898:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800289c:	e006      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80028a4:	e002      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80028a6:	bf00      	nop
 80028a8:	e000      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80028aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10b      	bne.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80028b4:	4b8e      	ldr	r3, [pc, #568]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80028bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80028c4:	4a8a      	ldr	r2, [pc, #552]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028c6:	430b      	orrs	r3, r1
 80028c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80028ca:	e003      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028cc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80028d0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80028d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80028e0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80028e4:	2300      	movs	r3, #0
 80028e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80028ea:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80028ee:	460b      	mov	r3, r1
 80028f0:	4313      	orrs	r3, r2
 80028f2:	d03a      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80028f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028fa:	2b30      	cmp	r3, #48	@ 0x30
 80028fc:	d01f      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80028fe:	2b30      	cmp	r3, #48	@ 0x30
 8002900:	d819      	bhi.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002902:	2b20      	cmp	r3, #32
 8002904:	d00c      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002906:	2b20      	cmp	r3, #32
 8002908:	d815      	bhi.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800290a:	2b00      	cmp	r3, #0
 800290c:	d019      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800290e:	2b10      	cmp	r3, #16
 8002910:	d111      	bne.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002912:	4b77      	ldr	r3, [pc, #476]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002916:	4a76      	ldr	r2, [pc, #472]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800291e:	e011      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002920:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002924:	3308      	adds	r3, #8
 8002926:	2102      	movs	r1, #2
 8002928:	4618      	mov	r0, r3
 800292a:	f002 f9d7 	bl	8004cdc <RCCEx_PLL2_Config>
 800292e:	4603      	mov	r3, r0
 8002930:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002934:	e006      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800293c:	e002      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800293e:	bf00      	nop
 8002940:	e000      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002942:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002944:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002948:	2b00      	cmp	r3, #0
 800294a:	d10a      	bne.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800294c:	4b68      	ldr	r3, [pc, #416]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800294e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002950:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002954:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295a:	4a65      	ldr	r2, [pc, #404]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800295c:	430b      	orrs	r3, r1
 800295e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002960:	e003      	b.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002962:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002966:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800296a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800296e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002972:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002976:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800297a:	2300      	movs	r3, #0
 800297c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002980:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002984:	460b      	mov	r3, r1
 8002986:	4313      	orrs	r3, r2
 8002988:	d051      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800298a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800298e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002990:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002994:	d035      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002996:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800299a:	d82e      	bhi.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800299c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029a0:	d031      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80029a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029a6:	d828      	bhi.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029ac:	d01a      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80029ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029b2:	d822      	bhi.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80029b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029bc:	d007      	beq.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80029be:	e01c      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029c0:	4b4b      	ldr	r3, [pc, #300]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c4:	4a4a      	ldr	r2, [pc, #296]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80029cc:	e01c      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029d2:	3308      	adds	r3, #8
 80029d4:	2100      	movs	r1, #0
 80029d6:	4618      	mov	r0, r3
 80029d8:	f002 f980 	bl	8004cdc <RCCEx_PLL2_Config>
 80029dc:	4603      	mov	r3, r0
 80029de:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80029e2:	e011      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029e8:	3328      	adds	r3, #40	@ 0x28
 80029ea:	2100      	movs	r1, #0
 80029ec:	4618      	mov	r0, r3
 80029ee:	f002 fa27 	bl	8004e40 <RCCEx_PLL3_Config>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80029f8:	e006      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002a00:	e002      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a02:	bf00      	nop
 8002a04:	e000      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a08:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10a      	bne.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002a10:	4b37      	ldr	r3, [pc, #220]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a14:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002a18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a1e:	4a34      	ldr	r2, [pc, #208]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a20:	430b      	orrs	r3, r1
 8002a22:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a24:	e003      	b.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a26:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002a2a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002a2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a36:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002a3a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002a44:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	d056      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002a4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a58:	d033      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002a5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a5e:	d82c      	bhi.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a64:	d02f      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002a66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a6a:	d826      	bhi.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a70:	d02b      	beq.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002a72:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a76:	d820      	bhi.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a7c:	d012      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002a7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a82:	d81a      	bhi.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d022      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a8c:	d115      	bne.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002a8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a92:	3308      	adds	r3, #8
 8002a94:	2101      	movs	r1, #1
 8002a96:	4618      	mov	r0, r3
 8002a98:	f002 f920 	bl	8004cdc <RCCEx_PLL2_Config>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002aa2:	e015      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002aa4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002aa8:	3328      	adds	r3, #40	@ 0x28
 8002aaa:	2101      	movs	r1, #1
 8002aac:	4618      	mov	r0, r3
 8002aae:	f002 f9c7 	bl	8004e40 <RCCEx_PLL3_Config>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002ab8:	e00a      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002ac0:	e006      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002ac2:	bf00      	nop
 8002ac4:	e004      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002ac6:	bf00      	nop
 8002ac8:	e002      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002aca:	bf00      	nop
 8002acc:	e000      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002ace:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ad0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10d      	bne.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002ad8:	4b05      	ldr	r3, [pc, #20]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002adc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002ae0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ae4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ae6:	4a02      	ldr	r2, [pc, #8]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ae8:	430b      	orrs	r3, r1
 8002aea:	6513      	str	r3, [r2, #80]	@ 0x50
 8002aec:	e006      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002aee:	bf00      	nop
 8002af0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002af4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002af8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002afc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002b08:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002b12:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002b16:	460b      	mov	r3, r1
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	d055      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002b1c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002b24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b28:	d033      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b2e:	d82c      	bhi.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b34:	d02f      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b3a:	d826      	bhi.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002b40:	d02b      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002b42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002b46:	d820      	bhi.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b4c:	d012      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002b4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b52:	d81a      	bhi.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d022      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002b58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b5c:	d115      	bne.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002b5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b62:	3308      	adds	r3, #8
 8002b64:	2101      	movs	r1, #1
 8002b66:	4618      	mov	r0, r3
 8002b68:	f002 f8b8 	bl	8004cdc <RCCEx_PLL2_Config>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002b72:	e015      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002b74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b78:	3328      	adds	r3, #40	@ 0x28
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f002 f95f 	bl	8004e40 <RCCEx_PLL3_Config>
 8002b82:	4603      	mov	r3, r0
 8002b84:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002b88:	e00a      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002b90:	e006      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002b92:	bf00      	nop
 8002b94:	e004      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002b96:	bf00      	nop
 8002b98:	e002      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002b9a:	bf00      	nop
 8002b9c:	e000      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002b9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10b      	bne.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002ba8:	4bb6      	ldr	r3, [pc, #728]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002bb0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bb4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002bb8:	4ab2      	ldr	r2, [pc, #712]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002bba:	430b      	orrs	r3, r1
 8002bbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bbe:	e003      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bc0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002bc4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8002bc8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd0:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002bde:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002be2:	460b      	mov	r3, r1
 8002be4:	4313      	orrs	r3, r2
 8002be6:	d02a      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 8002be8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d011      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8002bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bf6:	d10a      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002bf8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bfc:	3308      	adds	r3, #8
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4618      	mov	r0, r3
 8002c02:	f002 f86b 	bl	8004cdc <RCCEx_PLL2_Config>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8002c0c:	e004      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002c14:	e000      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8002c16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c18:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10a      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8002c20:	4b98      	ldr	r3, [pc, #608]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c24:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8002c28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c2e:	4a95      	ldr	r2, [pc, #596]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c30:	430b      	orrs	r3, r1
 8002c32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c34:	e003      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c36:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c3a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002c3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c46:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002c4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c4e:	2300      	movs	r3, #0
 8002c50:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002c54:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c58:	460b      	mov	r3, r1
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	d037      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002c5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c68:	d00e      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8002c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c6e:	d816      	bhi.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x776>
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d018      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8002c74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c78:	d111      	bne.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c7a:	4b82      	ldr	r3, [pc, #520]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	4a81      	ldr	r2, [pc, #516]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002c86:	e00f      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	2101      	movs	r1, #1
 8002c90:	4618      	mov	r0, r3
 8002c92:	f002 f823 	bl	8004cdc <RCCEx_PLL2_Config>
 8002c96:	4603      	mov	r3, r0
 8002c98:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002c9c:	e004      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002ca4:	e000      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 8002ca6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ca8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d10a      	bne.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002cb0:	4b74      	ldr	r3, [pc, #464]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cb4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002cb8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cbe:	4a71      	ldr	r2, [pc, #452]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cc4:	e003      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002cca:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002cce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002cda:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002ce4:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4313      	orrs	r3, r2
 8002cec:	d03a      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002cee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d81d      	bhi.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8002cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8002d00 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfe:	bf00      	nop
 8002d00:	08002d3d 	.word	0x08002d3d
 8002d04:	08002d11 	.word	0x08002d11
 8002d08:	08002d1f 	.word	0x08002d1f
 8002d0c:	08002d3d 	.word	0x08002d3d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d10:	4b5c      	ldr	r3, [pc, #368]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d14:	4a5b      	ldr	r2, [pc, #364]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002d1c:	e00f      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002d1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d22:	3308      	adds	r3, #8
 8002d24:	2102      	movs	r1, #2
 8002d26:	4618      	mov	r0, r3
 8002d28:	f001 ffd8 	bl	8004cdc <RCCEx_PLL2_Config>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002d32:	e004      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002d3a:	e000      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8002d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d3e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10a      	bne.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002d46:	4b4f      	ldr	r3, [pc, #316]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d4a:	f023 0103 	bic.w	r1, r3, #3
 8002d4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d54:	4a4b      	ldr	r2, [pc, #300]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d56:	430b      	orrs	r3, r1
 8002d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d5a:	e003      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d5c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d60:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d64:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002d70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d74:	2300      	movs	r3, #0
 8002d76:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d7a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002d7e:	460b      	mov	r3, r1
 8002d80:	4313      	orrs	r3, r2
 8002d82:	f000 80a0 	beq.w	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d86:	4b40      	ldr	r3, [pc, #256]	@ (8002e88 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e88 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d90:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d92:	f7fd ff93 	bl	8000cbc <HAL_GetTick>
 8002d96:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d9a:	e00b      	b.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9c:	f7fd ff8e 	bl	8000cbc <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b64      	cmp	r3, #100	@ 0x64
 8002daa:	d903      	bls.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002db2:	e005      	b.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002db4:	4b34      	ldr	r3, [pc, #208]	@ (8002e88 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0ed      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 8002dc0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d17a      	bne.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002dca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002dcc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dd0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002dd4:	4053      	eors	r3, r2
 8002dd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d015      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002dde:	4b29      	ldr	r3, [pc, #164]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002de6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dea:	4b26      	ldr	r3, [pc, #152]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dee:	4a25      	ldr	r2, [pc, #148]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002df4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002df6:	4b23      	ldr	r3, [pc, #140]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfa:	4a22      	ldr	r2, [pc, #136]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e00:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002e02:	4a20      	ldr	r2, [pc, #128]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e04:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002e08:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002e0a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e0e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e16:	d118      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e18:	f7fd ff50 	bl	8000cbc <HAL_GetTick>
 8002e1c:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e20:	e00d      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e22:	f7fd ff4b 	bl	8000cbc <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002e2c:	1ad2      	subs	r2, r2, r3
 8002e2e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d903      	bls.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8002e3c:	e005      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e3e:	4b11      	ldr	r3, [pc, #68]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0eb      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8002e4a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d130      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e56:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002e5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e62:	d115      	bne.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8002e64:	4b07      	ldr	r3, [pc, #28]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002e6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002e74:	091a      	lsrs	r2, r3, #4
 8002e76:	4b05      	ldr	r3, [pc, #20]	@ (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	4a02      	ldr	r2, [pc, #8]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e7c:	430b      	orrs	r3, r1
 8002e7e:	6113      	str	r3, [r2, #16]
 8002e80:	e00c      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x974>
 8002e82:	bf00      	nop
 8002e84:	58024400 	.word	0x58024400
 8002e88:	58024800 	.word	0x58024800
 8002e8c:	00ffffcf 	.word	0x00ffffcf
 8002e90:	4bd4      	ldr	r3, [pc, #848]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	4ad3      	ldr	r2, [pc, #844]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002e96:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e9a:	6113      	str	r3, [r2, #16]
 8002e9c:	4bd1      	ldr	r3, [pc, #836]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002e9e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002ea0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ea4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eac:	4acd      	ldr	r2, [pc, #820]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002eae:	430b      	orrs	r3, r1
 8002eb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002eb4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002eb8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8002ebc:	e003      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ebe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ec2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002ec6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ece:	f002 0301 	and.w	r3, r2, #1
 8002ed2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002edc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	f000 808b 	beq.w	8002ffe <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002ee8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002eec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ef0:	2b28      	cmp	r3, #40	@ 0x28
 8002ef2:	d86b      	bhi.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8002ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8002efc <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8002ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efa:	bf00      	nop
 8002efc:	08002fd5 	.word	0x08002fd5
 8002f00:	08002fcd 	.word	0x08002fcd
 8002f04:	08002fcd 	.word	0x08002fcd
 8002f08:	08002fcd 	.word	0x08002fcd
 8002f0c:	08002fcd 	.word	0x08002fcd
 8002f10:	08002fcd 	.word	0x08002fcd
 8002f14:	08002fcd 	.word	0x08002fcd
 8002f18:	08002fcd 	.word	0x08002fcd
 8002f1c:	08002fa1 	.word	0x08002fa1
 8002f20:	08002fcd 	.word	0x08002fcd
 8002f24:	08002fcd 	.word	0x08002fcd
 8002f28:	08002fcd 	.word	0x08002fcd
 8002f2c:	08002fcd 	.word	0x08002fcd
 8002f30:	08002fcd 	.word	0x08002fcd
 8002f34:	08002fcd 	.word	0x08002fcd
 8002f38:	08002fcd 	.word	0x08002fcd
 8002f3c:	08002fb7 	.word	0x08002fb7
 8002f40:	08002fcd 	.word	0x08002fcd
 8002f44:	08002fcd 	.word	0x08002fcd
 8002f48:	08002fcd 	.word	0x08002fcd
 8002f4c:	08002fcd 	.word	0x08002fcd
 8002f50:	08002fcd 	.word	0x08002fcd
 8002f54:	08002fcd 	.word	0x08002fcd
 8002f58:	08002fcd 	.word	0x08002fcd
 8002f5c:	08002fd5 	.word	0x08002fd5
 8002f60:	08002fcd 	.word	0x08002fcd
 8002f64:	08002fcd 	.word	0x08002fcd
 8002f68:	08002fcd 	.word	0x08002fcd
 8002f6c:	08002fcd 	.word	0x08002fcd
 8002f70:	08002fcd 	.word	0x08002fcd
 8002f74:	08002fcd 	.word	0x08002fcd
 8002f78:	08002fcd 	.word	0x08002fcd
 8002f7c:	08002fd5 	.word	0x08002fd5
 8002f80:	08002fcd 	.word	0x08002fcd
 8002f84:	08002fcd 	.word	0x08002fcd
 8002f88:	08002fcd 	.word	0x08002fcd
 8002f8c:	08002fcd 	.word	0x08002fcd
 8002f90:	08002fcd 	.word	0x08002fcd
 8002f94:	08002fcd 	.word	0x08002fcd
 8002f98:	08002fcd 	.word	0x08002fcd
 8002f9c:	08002fd5 	.word	0x08002fd5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002fa0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fa4:	3308      	adds	r3, #8
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f001 fe97 	bl	8004cdc <RCCEx_PLL2_Config>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002fb4:	e00f      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002fb6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fba:	3328      	adds	r3, #40	@ 0x28
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f001 ff3e 	bl	8004e40 <RCCEx_PLL3_Config>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002fca:	e004      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002fd2:	e000      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8002fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fd6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10b      	bne.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002fde:	4b81      	ldr	r3, [pc, #516]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002fe6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fee:	4a7d      	ldr	r2, [pc, #500]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	6553      	str	r3, [r2, #84]	@ 0x54
 8002ff4:	e003      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ffa:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002ffe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003006:	f002 0302 	and.w	r3, r2, #2
 800300a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800300e:	2300      	movs	r3, #0
 8003010:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003014:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003018:	460b      	mov	r3, r1
 800301a:	4313      	orrs	r3, r2
 800301c:	d042      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800301e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003022:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003024:	2b05      	cmp	r3, #5
 8003026:	d825      	bhi.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8003028:	a201      	add	r2, pc, #4	@ (adr r2, 8003030 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 800302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302e:	bf00      	nop
 8003030:	0800307d 	.word	0x0800307d
 8003034:	08003049 	.word	0x08003049
 8003038:	0800305f 	.word	0x0800305f
 800303c:	0800307d 	.word	0x0800307d
 8003040:	0800307d 	.word	0x0800307d
 8003044:	0800307d 	.word	0x0800307d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003048:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800304c:	3308      	adds	r3, #8
 800304e:	2101      	movs	r1, #1
 8003050:	4618      	mov	r0, r3
 8003052:	f001 fe43 	bl	8004cdc <RCCEx_PLL2_Config>
 8003056:	4603      	mov	r3, r0
 8003058:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800305c:	e00f      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800305e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003062:	3328      	adds	r3, #40	@ 0x28
 8003064:	2101      	movs	r1, #1
 8003066:	4618      	mov	r0, r3
 8003068:	f001 feea 	bl	8004e40 <RCCEx_PLL3_Config>
 800306c:	4603      	mov	r3, r0
 800306e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003072:	e004      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800307a:	e000      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 800307c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800307e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10a      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003086:	4b57      	ldr	r3, [pc, #348]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308a:	f023 0107 	bic.w	r1, r3, #7
 800308e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003092:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003094:	4a53      	ldr	r2, [pc, #332]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003096:	430b      	orrs	r3, r1
 8003098:	6553      	str	r3, [r2, #84]	@ 0x54
 800309a:	e003      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800309c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80030a0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ac:	f002 0304 	and.w	r3, r2, #4
 80030b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030ba:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80030be:	460b      	mov	r3, r1
 80030c0:	4313      	orrs	r3, r2
 80030c2:	d044      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80030c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030cc:	2b05      	cmp	r3, #5
 80030ce:	d825      	bhi.n	800311c <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 80030d0:	a201      	add	r2, pc, #4	@ (adr r2, 80030d8 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 80030d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d6:	bf00      	nop
 80030d8:	08003125 	.word	0x08003125
 80030dc:	080030f1 	.word	0x080030f1
 80030e0:	08003107 	.word	0x08003107
 80030e4:	08003125 	.word	0x08003125
 80030e8:	08003125 	.word	0x08003125
 80030ec:	08003125 	.word	0x08003125
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030f4:	3308      	adds	r3, #8
 80030f6:	2101      	movs	r1, #1
 80030f8:	4618      	mov	r0, r3
 80030fa:	f001 fdef 	bl	8004cdc <RCCEx_PLL2_Config>
 80030fe:	4603      	mov	r3, r0
 8003100:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003104:	e00f      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003106:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800310a:	3328      	adds	r3, #40	@ 0x28
 800310c:	2101      	movs	r1, #1
 800310e:	4618      	mov	r0, r3
 8003110:	f001 fe96 	bl	8004e40 <RCCEx_PLL3_Config>
 8003114:	4603      	mov	r3, r0
 8003116:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800311a:	e004      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003122:	e000      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8003124:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003126:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10b      	bne.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800312e:	4b2d      	ldr	r3, [pc, #180]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	f023 0107 	bic.w	r1, r3, #7
 8003136:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800313a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800313e:	4a29      	ldr	r2, [pc, #164]	@ (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003140:	430b      	orrs	r3, r1
 8003142:	6593      	str	r3, [r2, #88]	@ 0x58
 8003144:	e003      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003146:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800314a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800314e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003156:	f002 0320 	and.w	r3, r2, #32
 800315a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800315e:	2300      	movs	r3, #0
 8003160:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003164:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003168:	460b      	mov	r3, r1
 800316a:	4313      	orrs	r3, r2
 800316c:	d057      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800316e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003176:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800317a:	d035      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 800317c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003180:	d82c      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003186:	d031      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8003188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318c:	d826      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800318e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003192:	d02d      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8003194:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003198:	d820      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800319a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800319e:	d012      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 80031a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031a4:	d81a      	bhi.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d024      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80031aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031ae:	d115      	bne.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80031b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031b4:	3308      	adds	r3, #8
 80031b6:	2100      	movs	r1, #0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f001 fd8f 	bl	8004cdc <RCCEx_PLL2_Config>
 80031be:	4603      	mov	r3, r0
 80031c0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80031c4:	e017      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80031c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031ca:	3328      	adds	r3, #40	@ 0x28
 80031cc:	2102      	movs	r1, #2
 80031ce:	4618      	mov	r0, r3
 80031d0:	f001 fe36 	bl	8004e40 <RCCEx_PLL3_Config>
 80031d4:	4603      	mov	r3, r0
 80031d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80031da:	e00c      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80031e2:	e008      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
 80031e4:	58024400 	.word	0x58024400
        break;
 80031e8:	bf00      	nop
 80031ea:	e004      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80031ec:	bf00      	nop
 80031ee:	e002      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80031f0:	bf00      	nop
 80031f2:	e000      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80031f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031f6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10b      	bne.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031fe:	4bc2      	ldr	r3, [pc, #776]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003202:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003206:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800320a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800320e:	4abe      	ldr	r2, [pc, #760]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003210:	430b      	orrs	r3, r1
 8003212:	6553      	str	r3, [r2, #84]	@ 0x54
 8003214:	e003      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003216:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800321a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800321e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003226:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800322a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800322e:	2300      	movs	r3, #0
 8003230:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003234:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003238:	460b      	mov	r3, r1
 800323a:	4313      	orrs	r3, r2
 800323c:	d055      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800323e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003242:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003246:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800324a:	d033      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 800324c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003250:	d82c      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003256:	d02f      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8003258:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800325c:	d826      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 800325e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003262:	d02b      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8003264:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003268:	d820      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 800326a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800326e:	d012      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8003270:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003274:	d81a      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003276:	2b00      	cmp	r3, #0
 8003278:	d022      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 800327a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800327e:	d115      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003280:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003284:	3308      	adds	r3, #8
 8003286:	2100      	movs	r1, #0
 8003288:	4618      	mov	r0, r3
 800328a:	f001 fd27 	bl	8004cdc <RCCEx_PLL2_Config>
 800328e:	4603      	mov	r3, r0
 8003290:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003294:	e015      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003296:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800329a:	3328      	adds	r3, #40	@ 0x28
 800329c:	2102      	movs	r1, #2
 800329e:	4618      	mov	r0, r3
 80032a0:	f001 fdce 	bl	8004e40 <RCCEx_PLL3_Config>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80032aa:	e00a      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80032b2:	e006      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80032b4:	bf00      	nop
 80032b6:	e004      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80032b8:	bf00      	nop
 80032ba:	e002      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80032bc:	bf00      	nop
 80032be:	e000      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80032c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032c2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10b      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032ca:	4b8f      	ldr	r3, [pc, #572]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ce:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80032d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032da:	4a8b      	ldr	r2, [pc, #556]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032dc:	430b      	orrs	r3, r1
 80032de:	6593      	str	r3, [r2, #88]	@ 0x58
 80032e0:	e003      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80032e6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80032ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f2:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80032f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032fa:	2300      	movs	r3, #0
 80032fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003300:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003304:	460b      	mov	r3, r1
 8003306:	4313      	orrs	r3, r2
 8003308:	d055      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800330a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800330e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003312:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003316:	d033      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8003318:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800331c:	d82c      	bhi.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 800331e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003322:	d02f      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8003324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003328:	d826      	bhi.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 800332a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800332e:	d02b      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8003330:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003334:	d820      	bhi.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003336:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800333a:	d012      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 800333c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003340:	d81a      	bhi.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003342:	2b00      	cmp	r3, #0
 8003344:	d022      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8003346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800334a:	d115      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800334c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003350:	3308      	adds	r3, #8
 8003352:	2100      	movs	r1, #0
 8003354:	4618      	mov	r0, r3
 8003356:	f001 fcc1 	bl	8004cdc <RCCEx_PLL2_Config>
 800335a:	4603      	mov	r3, r0
 800335c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003360:	e015      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003362:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003366:	3328      	adds	r3, #40	@ 0x28
 8003368:	2102      	movs	r1, #2
 800336a:	4618      	mov	r0, r3
 800336c:	f001 fd68 	bl	8004e40 <RCCEx_PLL3_Config>
 8003370:	4603      	mov	r3, r0
 8003372:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003376:	e00a      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800337e:	e006      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003380:	bf00      	nop
 8003382:	e004      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003384:	bf00      	nop
 8003386:	e002      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003388:	bf00      	nop
 800338a:	e000      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 800338c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800338e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10b      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003396:	4b5c      	ldr	r3, [pc, #368]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339a:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800339e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80033a6:	4a58      	ldr	r2, [pc, #352]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80033a8:	430b      	orrs	r3, r1
 80033aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80033ac:	e003      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ae:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80033b2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80033b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033be:	f002 0308 	and.w	r3, r2, #8
 80033c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80033c6:	2300      	movs	r3, #0
 80033c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80033cc:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80033d0:	460b      	mov	r3, r1
 80033d2:	4313      	orrs	r3, r2
 80033d4:	d01e      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80033d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e2:	d10c      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80033e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033e8:	3328      	adds	r3, #40	@ 0x28
 80033ea:	2102      	movs	r1, #2
 80033ec:	4618      	mov	r0, r3
 80033ee:	f001 fd27 	bl	8004e40 <RCCEx_PLL3_Config>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80033fe:	4b42      	ldr	r3, [pc, #264]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003402:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003406:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800340a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340e:	4a3e      	ldr	r2, [pc, #248]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003410:	430b      	orrs	r3, r1
 8003412:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003414:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341c:	f002 0310 	and.w	r3, r2, #16
 8003420:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003424:	2300      	movs	r3, #0
 8003426:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800342a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800342e:	460b      	mov	r3, r1
 8003430:	4313      	orrs	r3, r2
 8003432:	d01e      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003434:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003438:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800343c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003440:	d10c      	bne.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003442:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003446:	3328      	adds	r3, #40	@ 0x28
 8003448:	2102      	movs	r1, #2
 800344a:	4618      	mov	r0, r3
 800344c:	f001 fcf8 	bl	8004e40 <RCCEx_PLL3_Config>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800345c:	4b2a      	ldr	r3, [pc, #168]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800345e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003460:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003464:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003468:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800346c:	4a26      	ldr	r2, [pc, #152]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800346e:	430b      	orrs	r3, r1
 8003470:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003472:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800347e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003482:	2300      	movs	r3, #0
 8003484:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003488:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800348c:	460b      	mov	r3, r1
 800348e:	4313      	orrs	r3, r2
 8003490:	d040      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003492:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003496:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800349a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800349e:	d022      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 80034a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034a4:	d81b      	bhi.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 80034aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ae:	d00b      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 80034b0:	e015      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034b2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034b6:	3308      	adds	r3, #8
 80034b8:	2100      	movs	r1, #0
 80034ba:	4618      	mov	r0, r3
 80034bc:	f001 fc0e 	bl	8004cdc <RCCEx_PLL2_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80034c6:	e00f      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034cc:	3328      	adds	r3, #40	@ 0x28
 80034ce:	2102      	movs	r1, #2
 80034d0:	4618      	mov	r0, r3
 80034d2:	f001 fcb5 	bl	8004e40 <RCCEx_PLL3_Config>
 80034d6:	4603      	mov	r3, r0
 80034d8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80034dc:	e004      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80034e4:	e000      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 80034e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034e8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10d      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034f0:	4b05      	ldr	r3, [pc, #20]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80034f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003500:	4a01      	ldr	r2, [pc, #4]	@ (8003508 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003502:	430b      	orrs	r3, r1
 8003504:	6593      	str	r3, [r2, #88]	@ 0x58
 8003506:	e005      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8003508:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800350c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003510:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003514:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003520:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003522:	2300      	movs	r3, #0
 8003524:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003526:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800352a:	460b      	mov	r3, r1
 800352c:	4313      	orrs	r3, r2
 800352e:	d03b      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003530:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003534:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003538:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800353c:	d01f      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x1056>
 800353e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003542:	d818      	bhi.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8003544:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003548:	d003      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 800354a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800354e:	d007      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8003550:	e011      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003552:	4b64      	ldr	r3, [pc, #400]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	4a63      	ldr	r2, [pc, #396]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800355c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800355e:	e00f      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003560:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003564:	3328      	adds	r3, #40	@ 0x28
 8003566:	2101      	movs	r1, #1
 8003568:	4618      	mov	r0, r3
 800356a:	f001 fc69 	bl	8004e40 <RCCEx_PLL3_Config>
 800356e:	4603      	mov	r3, r0
 8003570:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8003574:	e004      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800357c:	e000      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 800357e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003580:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003588:	4b56      	ldr	r3, [pc, #344]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800358a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003590:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003598:	4a52      	ldr	r2, [pc, #328]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800359a:	430b      	orrs	r3, r1
 800359c:	6553      	str	r3, [r2, #84]	@ 0x54
 800359e:	e003      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80035a4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80035a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80035b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80035b6:	2300      	movs	r3, #0
 80035b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80035ba:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80035be:	460b      	mov	r3, r1
 80035c0:	4313      	orrs	r3, r2
 80035c2:	d031      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80035c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 80035ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d2:	d007      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80035d4:	e011      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035d6:	4b43      	ldr	r3, [pc, #268]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80035d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035da:	4a42      	ldr	r2, [pc, #264]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80035dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80035e2:	e00e      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035e8:	3308      	adds	r3, #8
 80035ea:	2102      	movs	r1, #2
 80035ec:	4618      	mov	r0, r3
 80035ee:	f001 fb75 	bl	8004cdc <RCCEx_PLL2_Config>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80035f8:	e003      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003602:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10a      	bne.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800360a:	4b36      	ldr	r3, [pc, #216]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800360c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800360e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003612:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003618:	4a32      	ldr	r2, [pc, #200]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800361a:	430b      	orrs	r3, r1
 800361c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800361e:	e003      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003620:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003624:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003628:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800362c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003630:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003634:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003636:	2300      	movs	r3, #0
 8003638:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800363a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800363e:	460b      	mov	r3, r1
 8003640:	4313      	orrs	r3, r2
 8003642:	d00c      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003644:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003648:	3328      	adds	r3, #40	@ 0x28
 800364a:	2102      	movs	r1, #2
 800364c:	4618      	mov	r0, r3
 800364e:	f001 fbf7 	bl	8004e40 <RCCEx_PLL3_Config>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800365e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003666:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800366a:	663b      	str	r3, [r7, #96]	@ 0x60
 800366c:	2300      	movs	r3, #0
 800366e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003670:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003674:	460b      	mov	r3, r1
 8003676:	4313      	orrs	r3, r2
 8003678:	d03a      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 800367a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800367e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003682:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003686:	d018      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8003688:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800368c:	d811      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 800368e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003692:	d014      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8003694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003698:	d80b      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 800369a:	2b00      	cmp	r3, #0
 800369c:	d011      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x119a>
 800369e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036a2:	d106      	bne.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036a4:	4b0f      	ldr	r3, [pc, #60]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80036a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a8:	4a0e      	ldr	r2, [pc, #56]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80036aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80036b0:	e008      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80036b8:	e004      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80036ba:	bf00      	nop
 80036bc:	e002      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80036be:	bf00      	nop
 80036c0:	e000      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80036c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036c4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10d      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036cc:	4b05      	ldr	r3, [pc, #20]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80036ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80036d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036dc:	4a01      	ldr	r2, [pc, #4]	@ (80036e4 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80036de:	430b      	orrs	r3, r1
 80036e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80036e2:	e005      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 80036e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80036ec:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80036f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80036fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80036fe:	2300      	movs	r3, #0
 8003700:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003702:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003706:	460b      	mov	r3, r1
 8003708:	4313      	orrs	r3, r2
 800370a:	d009      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800370c:	4baa      	ldr	r3, [pc, #680]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800370e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003710:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003714:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003718:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800371a:	4aa7      	ldr	r2, [pc, #668]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800371c:	430b      	orrs	r3, r1
 800371e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003720:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003728:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800372c:	653b      	str	r3, [r7, #80]	@ 0x50
 800372e:	2300      	movs	r3, #0
 8003730:	657b      	str	r3, [r7, #84]	@ 0x54
 8003732:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003736:	460b      	mov	r3, r1
 8003738:	4313      	orrs	r3, r2
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800373c:	4b9e      	ldr	r3, [pc, #632]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003744:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003748:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800374c:	4a9a      	ldr	r2, [pc, #616]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800374e:	430b      	orrs	r3, r1
 8003750:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003752:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800375e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003760:	2300      	movs	r3, #0
 8003762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003764:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003768:	460b      	mov	r3, r1
 800376a:	4313      	orrs	r3, r2
 800376c:	d009      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800376e:	4b92      	ldr	r3, [pc, #584]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003772:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003776:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800377a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377c:	4a8e      	ldr	r2, [pc, #568]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800377e:	430b      	orrs	r3, r1
 8003780:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003782:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800378e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003790:	2300      	movs	r3, #0
 8003792:	647b      	str	r3, [r7, #68]	@ 0x44
 8003794:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003798:	460b      	mov	r3, r1
 800379a:	4313      	orrs	r3, r2
 800379c:	d00e      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800379e:	4b86      	ldr	r3, [pc, #536]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	4a85      	ldr	r2, [pc, #532]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80037a8:	6113      	str	r3, [r2, #16]
 80037aa:	4b83      	ldr	r3, [pc, #524]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037ac:	6919      	ldr	r1, [r3, #16]
 80037ae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037b6:	4a80      	ldr	r2, [pc, #512]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037b8:	430b      	orrs	r3, r1
 80037ba:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80037bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80037c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037ca:	2300      	movs	r3, #0
 80037cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037ce:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80037d2:	460b      	mov	r3, r1
 80037d4:	4313      	orrs	r3, r2
 80037d6:	d009      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80037d8:	4b77      	ldr	r3, [pc, #476]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037dc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80037e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e6:	4a74      	ldr	r2, [pc, #464]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037e8:	430b      	orrs	r3, r1
 80037ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80037f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80037fa:	2300      	movs	r3, #0
 80037fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80037fe:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003802:	460b      	mov	r3, r1
 8003804:	4313      	orrs	r3, r2
 8003806:	d00a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003808:	4b6b      	ldr	r3, [pc, #428]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800380a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003810:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003818:	4a67      	ldr	r2, [pc, #412]	@ (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800381a:	430b      	orrs	r3, r1
 800381c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800381e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003826:	2100      	movs	r1, #0
 8003828:	62b9      	str	r1, [r7, #40]	@ 0x28
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003830:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003834:	460b      	mov	r3, r1
 8003836:	4313      	orrs	r3, r2
 8003838:	d011      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800383a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800383e:	3308      	adds	r3, #8
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f001 fa4a 	bl	8004cdc <RCCEx_PLL2_Config>
 8003848:	4603      	mov	r3, r0
 800384a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800384e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003856:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800385a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800385e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003866:	2100      	movs	r1, #0
 8003868:	6239      	str	r1, [r7, #32]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003870:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003874:	460b      	mov	r3, r1
 8003876:	4313      	orrs	r3, r2
 8003878:	d011      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800387a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800387e:	3308      	adds	r3, #8
 8003880:	2101      	movs	r1, #1
 8003882:	4618      	mov	r0, r3
 8003884:	f001 fa2a 	bl	8004cdc <RCCEx_PLL2_Config>
 8003888:	4603      	mov	r3, r0
 800388a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800388e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003896:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800389a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800389e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	2100      	movs	r1, #0
 80038a8:	61b9      	str	r1, [r7, #24]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	61fb      	str	r3, [r7, #28]
 80038b0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80038b4:	460b      	mov	r3, r1
 80038b6:	4313      	orrs	r3, r2
 80038b8:	d011      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80038ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038be:	3308      	adds	r3, #8
 80038c0:	2102      	movs	r1, #2
 80038c2:	4618      	mov	r0, r3
 80038c4:	f001 fa0a 	bl	8004cdc <RCCEx_PLL2_Config>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80038ce:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80038da:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80038de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e6:	2100      	movs	r1, #0
 80038e8:	6139      	str	r1, [r7, #16]
 80038ea:	f003 0308 	and.w	r3, r3, #8
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80038f4:	460b      	mov	r3, r1
 80038f6:	4313      	orrs	r3, r2
 80038f8:	d011      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038fe:	3328      	adds	r3, #40	@ 0x28
 8003900:	2100      	movs	r1, #0
 8003902:	4618      	mov	r0, r3
 8003904:	f001 fa9c 	bl	8004e40 <RCCEx_PLL3_Config>
 8003908:	4603      	mov	r3, r0
 800390a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 800390e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003916:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800391a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800391e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003926:	2100      	movs	r1, #0
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	f003 0310 	and.w	r3, r3, #16
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003934:	460b      	mov	r3, r1
 8003936:	4313      	orrs	r3, r2
 8003938:	d011      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800393a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800393e:	3328      	adds	r3, #40	@ 0x28
 8003940:	2101      	movs	r1, #1
 8003942:	4618      	mov	r0, r3
 8003944:	f001 fa7c 	bl	8004e40 <RCCEx_PLL3_Config>
 8003948:	4603      	mov	r3, r0
 800394a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800394e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003956:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800395a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800395e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	2100      	movs	r1, #0
 8003968:	6039      	str	r1, [r7, #0]
 800396a:	f003 0320 	and.w	r3, r3, #32
 800396e:	607b      	str	r3, [r7, #4]
 8003970:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003974:	460b      	mov	r3, r1
 8003976:	4313      	orrs	r3, r2
 8003978:	d011      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800397a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800397e:	3328      	adds	r3, #40	@ 0x28
 8003980:	2102      	movs	r1, #2
 8003982:	4618      	mov	r0, r3
 8003984:	f001 fa5c 	bl	8004e40 <RCCEx_PLL3_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 800398e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003996:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800399a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 800399e:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 80039a6:	2300      	movs	r3, #0
 80039a8:	e000      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80039b2:	46bd      	mov	sp, r7
 80039b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039b8:	58024400 	.word	0x58024400

080039bc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b090      	sub	sp, #64	@ 0x40
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80039c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039ca:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80039ce:	430b      	orrs	r3, r1
 80039d0:	f040 8094 	bne.w	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80039d4:	4b9e      	ldr	r3, [pc, #632]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80039d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80039de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	f200 8087 	bhi.w	8003af4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80039e6:	a201      	add	r2, pc, #4	@ (adr r2, 80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80039e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ec:	08003a01 	.word	0x08003a01
 80039f0:	08003a29 	.word	0x08003a29
 80039f4:	08003a51 	.word	0x08003a51
 80039f8:	08003aed 	.word	0x08003aed
 80039fc:	08003a79 	.word	0x08003a79
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003a00:	4b93      	ldr	r3, [pc, #588]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a0c:	d108      	bne.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a12:	4618      	mov	r0, r3
 8003a14:	f001 f810 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003a1c:	f000 bd45 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003a24:	f000 bd41 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003a28:	4b89      	ldr	r3, [pc, #548]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a34:	d108      	bne.n	8003a48 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003a36:	f107 0318 	add.w	r3, r7, #24
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fd54 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003a44:	f000 bd31 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003a4c:	f000 bd2d 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003a50:	4b7f      	ldr	r3, [pc, #508]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a5c:	d108      	bne.n	8003a70 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003a5e:	f107 030c 	add.w	r3, r7, #12
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fe94 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003a6c:	f000 bd1d 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003a70:	2300      	movs	r3, #0
 8003a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003a74:	f000 bd19 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003a78:	4b75      	ldr	r3, [pc, #468]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a80:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003a82:	4b73      	ldr	r3, [pc, #460]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0304 	and.w	r3, r3, #4
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8003a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a94:	4b6e      	ldr	r3, [pc, #440]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	08db      	lsrs	r3, r3, #3
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	4a6d      	ldr	r2, [pc, #436]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8003aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8003aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aa6:	e01f      	b.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003aa8:	4b69      	ldr	r3, [pc, #420]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ab4:	d106      	bne.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8003ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003abc:	d102      	bne.n	8003ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003abe:	4b66      	ldr	r3, [pc, #408]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8003ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ac2:	e011      	b.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003ac4:	4b62      	ldr	r3, [pc, #392]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003acc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ad0:	d106      	bne.n	8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8003ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ad8:	d102      	bne.n	8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003ada:	4b60      	ldr	r3, [pc, #384]	@ (8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8003adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ade:	e003      	b.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003ae4:	f000 bce1 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003ae8:	f000 bcdf 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003aec:	4b5c      	ldr	r3, [pc, #368]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8003aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003af0:	f000 bcdb 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003af8:	f000 bcd7 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8003afc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b00:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8003b04:	430b      	orrs	r3, r1
 8003b06:	f040 80ad 	bne.w	8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8003b0a:	4b51      	ldr	r3, [pc, #324]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b0e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8003b12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1a:	d056      	beq.n	8003bca <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8003b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b22:	f200 8090 	bhi.w	8003c46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8003b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b28:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b2a:	f000 8088 	beq.w	8003c3e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8003b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b30:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b32:	f200 8088 	bhi.w	8003c46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8003b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b38:	2b80      	cmp	r3, #128	@ 0x80
 8003b3a:	d032      	beq.n	8003ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3e:	2b80      	cmp	r3, #128	@ 0x80
 8003b40:	f200 8081 	bhi.w	8003c46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8003b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	2b40      	cmp	r3, #64	@ 0x40
 8003b4e:	d014      	beq.n	8003b7a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8003b50:	e079      	b.n	8003c46 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003b52:	4b3f      	ldr	r3, [pc, #252]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b5e:	d108      	bne.n	8003b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b64:	4618      	mov	r0, r3
 8003b66:	f000 ff67 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003b6e:	f000 bc9c 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b76:	f000 bc98 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003b7a:	4b35      	ldr	r3, [pc, #212]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b86:	d108      	bne.n	8003b9a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003b88:	f107 0318 	add.w	r3, r7, #24
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 fcab 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003b96:	f000 bc88 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003b9e:	f000 bc84 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003baa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bae:	d108      	bne.n	8003bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fdeb 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003bbe:	f000 bc74 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003bc6:	f000 bc70 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003bca:	4b21      	ldr	r3, [pc, #132]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003bd2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d10c      	bne.n	8003bfa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8003be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d109      	bne.n	8003bfa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003be6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	08db      	lsrs	r3, r3, #3
 8003bec:	f003 0303 	and.w	r3, r3, #3
 8003bf0:	4a18      	ldr	r2, [pc, #96]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8003bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bf8:	e01f      	b.n	8003c3a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003bfa:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c06:	d106      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8003c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c0e:	d102      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003c10:	4b11      	ldr	r3, [pc, #68]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8003c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c14:	e011      	b.n	8003c3a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003c16:	4b0e      	ldr	r3, [pc, #56]	@ (8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c22:	d106      	bne.n	8003c32 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8003c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c2a:	d102      	bne.n	8003c32 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8003c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c30:	e003      	b.n	8003c3a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003c32:	2300      	movs	r3, #0
 8003c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003c36:	f000 bc38 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003c3a:	f000 bc36 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003c3e:	4b08      	ldr	r3, [pc, #32]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8003c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003c42:	f000 bc32 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8003c46:	2300      	movs	r3, #0
 8003c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003c4a:	f000 bc2e 	b.w	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003c4e:	bf00      	nop
 8003c50:	58024400 	.word	0x58024400
 8003c54:	03d09000 	.word	0x03d09000
 8003c58:	003d0900 	.word	0x003d0900
 8003c5c:	00f42400 	.word	0x00f42400
 8003c60:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8003c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c68:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	f040 809c 	bne.w	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8003c72:	4b9e      	ldr	r3, [pc, #632]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c76:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8003c7a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c82:	d054      	beq.n	8003d2e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8003c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c8a:	f200 808b 	bhi.w	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8003c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c90:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c94:	f000 8083 	beq.w	8003d9e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8003c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c9e:	f200 8081 	bhi.w	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ca8:	d02f      	beq.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8003caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cb0:	d878      	bhi.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8003cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d004      	beq.n	8003cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8003cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cbe:	d012      	beq.n	8003ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8003cc0:	e070      	b.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003cc2:	4b8a      	ldr	r3, [pc, #552]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cce:	d107      	bne.n	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003cd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 feaf 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003cde:	e3e4      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003ce4:	e3e1      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003ce6:	4b81      	ldr	r3, [pc, #516]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cf2:	d107      	bne.n	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003cf4:	f107 0318 	add.w	r3, r7, #24
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 fbf5 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003d02:	e3d2      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003d04:	2300      	movs	r3, #0
 8003d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d08:	e3cf      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003d0a:	4b78      	ldr	r3, [pc, #480]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d16:	d107      	bne.n	8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003d18:	f107 030c 	add.w	r3, r7, #12
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f000 fd37 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003d26:	e3c0      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d2c:	e3bd      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d36:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003d38:	4b6c      	ldr	r3, [pc, #432]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b04      	cmp	r3, #4
 8003d42:	d10c      	bne.n	8003d5e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8003d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d109      	bne.n	8003d5e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d4a:	4b68      	ldr	r3, [pc, #416]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	08db      	lsrs	r3, r3, #3
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	4a66      	ldr	r2, [pc, #408]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8003d56:	fa22 f303 	lsr.w	r3, r2, r3
 8003d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d5c:	e01e      	b.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003d5e:	4b63      	ldr	r3, [pc, #396]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d6a:	d106      	bne.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8003d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d72:	d102      	bne.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003d74:	4b5f      	ldr	r3, [pc, #380]	@ (8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8003d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d78:	e010      	b.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003d7a:	4b5c      	ldr	r3, [pc, #368]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d86:	d106      	bne.n	8003d96 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8003d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d8e:	d102      	bne.n	8003d96 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003d90:	4b59      	ldr	r3, [pc, #356]	@ (8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d94:	e002      	b.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003d96:	2300      	movs	r3, #0
 8003d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003d9a:	e386      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003d9c:	e385      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003d9e:	4b57      	ldr	r3, [pc, #348]	@ (8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8003da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003da2:	e382      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003da8:	e37f      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8003daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dae:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8003db2:	430b      	orrs	r3, r1
 8003db4:	f040 80a7 	bne.w	8003f06 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8003db8:	4b4c      	ldr	r3, [pc, #304]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8003dc0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dc8:	d055      	beq.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8003dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dcc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dd0:	f200 8096 	bhi.w	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dda:	f000 8084 	beq.w	8003ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8003dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003de4:	f200 808c 	bhi.w	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dee:	d030      	beq.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8003df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003df6:	f200 8083 	bhi.w	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d004      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e06:	d012      	beq.n	8003e2e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003e08:	e07a      	b.n	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003e0a:	4b38      	ldr	r3, [pc, #224]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e16:	d107      	bne.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003e18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 fe0b 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003e26:	e340      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003e2c:	e33d      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003e2e:	4b2f      	ldr	r3, [pc, #188]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e3a:	d107      	bne.n	8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003e3c:	f107 0318 	add.w	r3, r7, #24
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fb51 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003e4a:	e32e      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003e50:	e32b      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003e52:	4b26      	ldr	r3, [pc, #152]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e5e:	d107      	bne.n	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003e60:	f107 030c 	add.w	r3, r7, #12
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 fc93 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003e6e:	e31c      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003e70:	2300      	movs	r3, #0
 8003e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003e74:	e319      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003e76:	4b1d      	ldr	r3, [pc, #116]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e7e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003e80:	4b1a      	ldr	r3, [pc, #104]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b04      	cmp	r3, #4
 8003e8a:	d10c      	bne.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8003e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d109      	bne.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e92:	4b16      	ldr	r3, [pc, #88]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	08db      	lsrs	r3, r3, #3
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	4a14      	ldr	r2, [pc, #80]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8003e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ea4:	e01e      	b.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003ea6:	4b11      	ldr	r3, [pc, #68]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eb2:	d106      	bne.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8003eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003eba:	d102      	bne.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8003ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ec0:	e010      	b.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ece:	d106      	bne.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8003ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ed6:	d102      	bne.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003ed8:	4b07      	ldr	r3, [pc, #28]	@ (8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8003eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003edc:	e002      	b.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003ee2:	e2e2      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003ee4:	e2e1      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003ee6:	4b05      	ldr	r3, [pc, #20]	@ (8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8003ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003eea:	e2de      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003eec:	58024400 	.word	0x58024400
 8003ef0:	03d09000 	.word	0x03d09000
 8003ef4:	003d0900 	.word	0x003d0900
 8003ef8:	00f42400 	.word	0x00f42400
 8003efc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8003f00:	2300      	movs	r3, #0
 8003f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f04:	e2d1      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8003f06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f0a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	f040 809c 	bne.w	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8003f14:	4b93      	ldr	r3, [pc, #588]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f18:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003f1c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8003f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f24:	d054      	beq.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f2c:	f200 808b 	bhi.w	8004046 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8003f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f36:	f000 8083 	beq.w	8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8003f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f40:	f200 8081 	bhi.w	8004046 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8003f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f4a:	d02f      	beq.n	8003fac <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f52:	d878      	bhi.n	8004046 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8003f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d004      	beq.n	8003f64 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f60:	d012      	beq.n	8003f88 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8003f62:	e070      	b.n	8004046 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003f64:	4b7f      	ldr	r3, [pc, #508]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f70:	d107      	bne.n	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003f72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 fd5e 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003f80:	e293      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003f82:	2300      	movs	r3, #0
 8003f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f86:	e290      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003f88:	4b76      	ldr	r3, [pc, #472]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f96:	f107 0318 	add.w	r3, r7, #24
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 faa4 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003fa4:	e281      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003faa:	e27e      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003fac:	4b6d      	ldr	r3, [pc, #436]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fb8:	d107      	bne.n	8003fca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003fba:	f107 030c 	add.w	r3, r7, #12
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 fbe6 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003fc8:	e26f      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003fce:	e26c      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003fd0:	4b64      	ldr	r3, [pc, #400]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003fd8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003fda:	4b62      	ldr	r3, [pc, #392]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	d10c      	bne.n	8004000 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8003fe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d109      	bne.n	8004000 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003fec:	4b5d      	ldr	r3, [pc, #372]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	08db      	lsrs	r3, r3, #3
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	4a5c      	ldr	r2, [pc, #368]	@ (8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ffe:	e01e      	b.n	800403e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004000:	4b58      	ldr	r3, [pc, #352]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800400c:	d106      	bne.n	800401c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800400e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004010:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004014:	d102      	bne.n	800401c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004016:	4b55      	ldr	r3, [pc, #340]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004018:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800401a:	e010      	b.n	800403e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800401c:	4b51      	ldr	r3, [pc, #324]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004024:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004028:	d106      	bne.n	8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800402a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800402c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004030:	d102      	bne.n	8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004032:	4b4f      	ldr	r3, [pc, #316]	@ (8004170 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004034:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004036:	e002      	b.n	800403e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004038:	2300      	movs	r3, #0
 800403a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800403c:	e235      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800403e:	e234      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004040:	4b4c      	ldr	r3, [pc, #304]	@ (8004174 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8004042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004044:	e231      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004046:	2300      	movs	r3, #0
 8004048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800404a:	e22e      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800404c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004050:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004054:	430b      	orrs	r3, r1
 8004056:	f040 808f 	bne.w	8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800405a:	4b42      	ldr	r3, [pc, #264]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800405c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004062:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8004064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004066:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800406a:	d06b      	beq.n	8004144 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800406c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800406e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004072:	d874      	bhi.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004076:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800407a:	d056      	beq.n	800412a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800407c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004082:	d86c      	bhi.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004086:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800408a:	d03b      	beq.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800408c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004092:	d864      	bhi.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800409a:	d021      	beq.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800409c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800409e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040a2:	d85c      	bhi.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80040a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d004      	beq.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80040aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b0:	d004      	beq.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80040b2:	e054      	b.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80040b4:	f7fe fa22 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
 80040b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80040ba:	e1f6      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80040bc:	4b29      	ldr	r3, [pc, #164]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040c8:	d107      	bne.n	80040da <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80040ca:	f107 0318 	add.w	r3, r7, #24
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 fa0a 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80040d8:	e1e7      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80040da:	2300      	movs	r3, #0
 80040dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80040de:	e1e4      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80040e0:	4b20      	ldr	r3, [pc, #128]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040ec:	d107      	bne.n	80040fe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80040ee:	f107 030c 	add.w	r3, r7, #12
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fb4c 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80040fc:	e1d5      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004102:	e1d2      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004104:	4b17      	ldr	r3, [pc, #92]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b04      	cmp	r3, #4
 800410e:	d109      	bne.n	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004110:	4b14      	ldr	r3, [pc, #80]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	08db      	lsrs	r3, r3, #3
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	4a13      	ldr	r2, [pc, #76]	@ (8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800411c:	fa22 f303 	lsr.w	r3, r2, r3
 8004120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004122:	e1c2      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004124:	2300      	movs	r3, #0
 8004126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004128:	e1bf      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800412a:	4b0e      	ldr	r3, [pc, #56]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004132:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004136:	d102      	bne.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8004138:	4b0c      	ldr	r3, [pc, #48]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800413a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800413c:	e1b5      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800413e:	2300      	movs	r3, #0
 8004140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004142:	e1b2      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004144:	4b07      	ldr	r3, [pc, #28]	@ (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004150:	d102      	bne.n	8004158 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8004152:	4b07      	ldr	r3, [pc, #28]	@ (8004170 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004156:	e1a8      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004158:	2300      	movs	r3, #0
 800415a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800415c:	e1a5      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004162:	e1a2      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004164:	58024400 	.word	0x58024400
 8004168:	03d09000 	.word	0x03d09000
 800416c:	003d0900 	.word	0x003d0900
 8004170:	00f42400 	.word	0x00f42400
 8004174:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004178:	e9d7 2300 	ldrd	r2, r3, [r7]
 800417c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004180:	430b      	orrs	r3, r1
 8004182:	d173      	bne.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004184:	4b9c      	ldr	r3, [pc, #624]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004188:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800418c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800418e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004194:	d02f      	beq.n	80041f6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8004196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004198:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800419c:	d863      	bhi.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800419e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d004      	beq.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80041a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041aa:	d012      	beq.n	80041d2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80041ac:	e05b      	b.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80041ae:	4b92      	ldr	r3, [pc, #584]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041ba:	d107      	bne.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041bc:	f107 0318 	add.w	r3, r7, #24
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 f991 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80041ca:	e16e      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041d0:	e16b      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80041d2:	4b89      	ldr	r3, [pc, #548]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041de:	d107      	bne.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80041e0:	f107 030c 	add.w	r3, r7, #12
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 fad3 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80041ee:	e15c      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80041f0:	2300      	movs	r3, #0
 80041f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041f4:	e159      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80041f6:	4b80      	ldr	r3, [pc, #512]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80041f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80041fe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004200:	4b7d      	ldr	r3, [pc, #500]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	2b04      	cmp	r3, #4
 800420a:	d10c      	bne.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800420c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004212:	4b79      	ldr	r3, [pc, #484]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	08db      	lsrs	r3, r3, #3
 8004218:	f003 0303 	and.w	r3, r3, #3
 800421c:	4a77      	ldr	r2, [pc, #476]	@ (80043fc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800421e:	fa22 f303 	lsr.w	r3, r2, r3
 8004222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004224:	e01e      	b.n	8004264 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004226:	4b74      	ldr	r3, [pc, #464]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004232:	d106      	bne.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004236:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423a:	d102      	bne.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800423c:	4b70      	ldr	r3, [pc, #448]	@ (8004400 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800423e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004240:	e010      	b.n	8004264 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004242:	4b6d      	ldr	r3, [pc, #436]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800424e:	d106      	bne.n	800425e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004252:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004256:	d102      	bne.n	800425e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004258:	4b6a      	ldr	r3, [pc, #424]	@ (8004404 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800425a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800425c:	e002      	b.n	8004264 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800425e:	2300      	movs	r3, #0
 8004260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004262:	e122      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004264:	e121      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004266:	2300      	movs	r3, #0
 8004268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800426a:	e11e      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800426c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004270:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004274:	430b      	orrs	r3, r1
 8004276:	d133      	bne.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004278:	4b5f      	ldr	r3, [pc, #380]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800427a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800427c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004280:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004284:	2b00      	cmp	r3, #0
 8004286:	d004      	beq.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800428e:	d012      	beq.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8004290:	e023      	b.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004292:	4b59      	ldr	r3, [pc, #356]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800429e:	d107      	bne.n	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80042a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fbc7 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80042aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80042ae:	e0fc      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80042b0:	2300      	movs	r3, #0
 80042b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042b4:	e0f9      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80042b6:	4b50      	ldr	r3, [pc, #320]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042c2:	d107      	bne.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80042c4:	f107 0318 	add.w	r3, r7, #24
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 f90d 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80042d2:	e0ea      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80042d4:	2300      	movs	r3, #0
 80042d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042d8:	e0e7      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80042da:	2300      	movs	r3, #0
 80042dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042de:	e0e4      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80042e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042e4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80042e8:	430b      	orrs	r3, r1
 80042ea:	f040 808d 	bne.w	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80042ee:	4b42      	ldr	r3, [pc, #264]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80042f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80042f6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80042f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042fe:	d06b      	beq.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8004300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004306:	d874      	bhi.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800430a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800430e:	d056      	beq.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8004310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004316:	d86c      	bhi.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800431e:	d03b      	beq.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8004320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004322:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004326:	d864      	bhi.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800432a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800432e:	d021      	beq.n	8004374 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004332:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004336:	d85c      	bhi.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800433a:	2b00      	cmp	r3, #0
 800433c:	d004      	beq.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800433e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004340:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004344:	d004      	beq.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8004346:	e054      	b.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004348:	f000 f8b8 	bl	80044bc <HAL_RCCEx_GetD3PCLK1Freq>
 800434c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800434e:	e0ac      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004350:	4b29      	ldr	r3, [pc, #164]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004358:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800435c:	d107      	bne.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800435e:	f107 0318 	add.w	r3, r7, #24
 8004362:	4618      	mov	r0, r3
 8004364:	f000 f8c0 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800436c:	e09d      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800436e:	2300      	movs	r3, #0
 8004370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004372:	e09a      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004374:	4b20      	ldr	r3, [pc, #128]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800437c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004380:	d107      	bne.n	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004382:	f107 030c 	add.w	r3, r7, #12
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fa02 	bl	8004790 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004390:	e08b      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004392:	2300      	movs	r3, #0
 8004394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004396:	e088      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004398:	4b17      	ldr	r3, [pc, #92]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d109      	bne.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80043a4:	4b14      	ldr	r3, [pc, #80]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	08db      	lsrs	r3, r3, #3
 80043aa:	f003 0303 	and.w	r3, r3, #3
 80043ae:	4a13      	ldr	r2, [pc, #76]	@ (80043fc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80043b0:	fa22 f303 	lsr.w	r3, r2, r3
 80043b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80043b6:	e078      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80043b8:	2300      	movs	r3, #0
 80043ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043bc:	e075      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80043be:	4b0e      	ldr	r3, [pc, #56]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043ca:	d102      	bne.n	80043d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80043cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004400 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80043ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80043d0:	e06b      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80043d2:	2300      	movs	r3, #0
 80043d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043d6:	e068      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80043d8:	4b07      	ldr	r3, [pc, #28]	@ (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043e4:	d102      	bne.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80043e6:	4b07      	ldr	r3, [pc, #28]	@ (8004404 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80043e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80043ea:	e05e      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80043ec:	2300      	movs	r3, #0
 80043ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043f0:	e05b      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80043f2:	2300      	movs	r3, #0
 80043f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043f6:	e058      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80043f8:	58024400 	.word	0x58024400
 80043fc:	03d09000 	.word	0x03d09000
 8004400:	003d0900 	.word	0x003d0900
 8004404:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8004408:	e9d7 2300 	ldrd	r2, r3, [r7]
 800440c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8004410:	430b      	orrs	r3, r1
 8004412:	d148      	bne.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004414:	4b27      	ldr	r3, [pc, #156]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004418:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800441c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800441e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004420:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004424:	d02a      	beq.n	800447c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8004426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004428:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800442c:	d838      	bhi.n	80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800442e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8004434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004436:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800443a:	d00d      	beq.n	8004458 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800443c:	e030      	b.n	80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800443e:	4b1d      	ldr	r3, [pc, #116]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004446:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800444a:	d102      	bne.n	8004452 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800444c:	4b1a      	ldr	r3, [pc, #104]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800444e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004450:	e02b      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004452:	2300      	movs	r3, #0
 8004454:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004456:	e028      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004458:	4b16      	ldr	r3, [pc, #88]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004460:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004464:	d107      	bne.n	8004476 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004466:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800446a:	4618      	mov	r0, r3
 800446c:	f000 fae4 	bl	8004a38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004474:	e019      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004476:	2300      	movs	r3, #0
 8004478:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800447a:	e016      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800447c:	4b0d      	ldr	r3, [pc, #52]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004484:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004488:	d107      	bne.n	800449a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800448a:	f107 0318 	add.w	r3, r7, #24
 800448e:	4618      	mov	r0, r3
 8004490:	f000 f82a 	bl	80044e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004498:	e007      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800449a:	2300      	movs	r3, #0
 800449c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800449e:	e004      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80044a0:	2300      	movs	r3, #0
 80044a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80044a4:	e001      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80044a6:	2300      	movs	r3, #0
 80044a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80044aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3740      	adds	r7, #64	@ 0x40
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	58024400 	.word	0x58024400
 80044b8:	00f42400 	.word	0x00f42400

080044bc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80044c0:	f7fd ffec 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80044c4:	4602      	mov	r2, r0
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	091b      	lsrs	r3, r3, #4
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	4904      	ldr	r1, [pc, #16]	@ (80044e4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80044d2:	5ccb      	ldrb	r3, [r1, r3]
 80044d4:	f003 031f 	and.w	r3, r3, #31
 80044d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80044dc:	4618      	mov	r0, r3
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	58024400 	.word	0x58024400
 80044e4:	080058a8 	.word	0x080058a8

080044e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b089      	sub	sp, #36	@ 0x24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80044f0:	4ba1      	ldr	r3, [pc, #644]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80044fa:	4b9f      	ldr	r3, [pc, #636]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fe:	0b1b      	lsrs	r3, r3, #12
 8004500:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004504:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004506:	4b9c      	ldr	r3, [pc, #624]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	f003 0301 	and.w	r3, r3, #1
 8004510:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004512:	4b99      	ldr	r3, [pc, #612]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004516:	08db      	lsrs	r3, r3, #3
 8004518:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	fb02 f303 	mul.w	r3, r2, r3
 8004522:	ee07 3a90 	vmov	s15, r3
 8004526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800452a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2b00      	cmp	r3, #0
 8004532:	f000 8111 	beq.w	8004758 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	2b02      	cmp	r3, #2
 800453a:	f000 8083 	beq.w	8004644 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	2b02      	cmp	r3, #2
 8004542:	f200 80a1 	bhi.w	8004688 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d056      	beq.n	8004600 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004552:	e099      	b.n	8004688 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004554:	4b88      	ldr	r3, [pc, #544]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0320 	and.w	r3, r3, #32
 800455c:	2b00      	cmp	r3, #0
 800455e:	d02d      	beq.n	80045bc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004560:	4b85      	ldr	r3, [pc, #532]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	08db      	lsrs	r3, r3, #3
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	4a84      	ldr	r2, [pc, #528]	@ (800477c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800456c:	fa22 f303 	lsr.w	r3, r2, r3
 8004570:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	ee07 3a90 	vmov	s15, r3
 8004578:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	ee07 3a90 	vmov	s15, r3
 8004582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800458a:	4b7b      	ldr	r3, [pc, #492]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800458c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004592:	ee07 3a90 	vmov	s15, r3
 8004596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800459a:	ed97 6a03 	vldr	s12, [r7, #12]
 800459e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004780 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80045ba:	e087      	b.n	80046cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	ee07 3a90 	vmov	s15, r3
 80045c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80045ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ce:	4b6a      	ldr	r3, [pc, #424]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045d6:	ee07 3a90 	vmov	s15, r3
 80045da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045de:	ed97 6a03 	vldr	s12, [r7, #12]
 80045e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004780 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045fe:	e065      	b.n	80046cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	ee07 3a90 	vmov	s15, r3
 8004606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800460a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004788 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800460e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004612:	4b59      	ldr	r3, [pc, #356]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004622:	ed97 6a03 	vldr	s12, [r7, #12]
 8004626:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004780 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800462a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800462e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004632:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800463a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004642:	e043      	b.n	80046cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	ee07 3a90 	vmov	s15, r3
 800464a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800464e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800478c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004656:	4b48      	ldr	r3, [pc, #288]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004666:	ed97 6a03 	vldr	s12, [r7, #12]
 800466a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004780 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800466e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004676:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800467a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800467e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004682:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004686:	e021      	b.n	80046cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004692:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004788 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800469a:	4b37      	ldr	r3, [pc, #220]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800469c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80046ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004780 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046ca:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80046cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d0:	0a5b      	lsrs	r3, r3, #9
 80046d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046d6:	ee07 3a90 	vmov	s15, r3
 80046da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80046ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046f2:	ee17 2a90 	vmov	r2, s15
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80046fa:	4b1f      	ldr	r3, [pc, #124]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	0c1b      	lsrs	r3, r3, #16
 8004700:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004704:	ee07 3a90 	vmov	s15, r3
 8004708:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800470c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004710:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004714:	edd7 6a07 	vldr	s13, [r7, #28]
 8004718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800471c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004720:	ee17 2a90 	vmov	r2, s15
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004728:	4b13      	ldr	r3, [pc, #76]	@ (8004778 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800472a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472c:	0e1b      	lsrs	r3, r3, #24
 800472e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004732:	ee07 3a90 	vmov	s15, r3
 8004736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800473a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800473e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004742:	edd7 6a07 	vldr	s13, [r7, #28]
 8004746:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800474a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800474e:	ee17 2a90 	vmov	r2, s15
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004756:	e008      	b.n	800476a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	609a      	str	r2, [r3, #8]
}
 800476a:	bf00      	nop
 800476c:	3724      	adds	r7, #36	@ 0x24
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	58024400 	.word	0x58024400
 800477c:	03d09000 	.word	0x03d09000
 8004780:	46000000 	.word	0x46000000
 8004784:	4c742400 	.word	0x4c742400
 8004788:	4a742400 	.word	0x4a742400
 800478c:	4b742400 	.word	0x4b742400

08004790 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004790:	b480      	push	{r7}
 8004792:	b089      	sub	sp, #36	@ 0x24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004798:	4ba1      	ldr	r3, [pc, #644]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800479a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479c:	f003 0303 	and.w	r3, r3, #3
 80047a0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80047a2:	4b9f      	ldr	r3, [pc, #636]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a6:	0d1b      	lsrs	r3, r3, #20
 80047a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047ac:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80047ae:	4b9c      	ldr	r3, [pc, #624]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	0a1b      	lsrs	r3, r3, #8
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80047ba:	4b99      	ldr	r3, [pc, #612]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047be:	08db      	lsrs	r3, r3, #3
 80047c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	fb02 f303 	mul.w	r3, r2, r3
 80047ca:	ee07 3a90 	vmov	s15, r3
 80047ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f000 8111 	beq.w	8004a00 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	f000 8083 	beq.w	80048ec <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	f200 80a1 	bhi.w	8004930 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d056      	beq.n	80048a8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80047fa:	e099      	b.n	8004930 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047fc:	4b88      	ldr	r3, [pc, #544]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0320 	and.w	r3, r3, #32
 8004804:	2b00      	cmp	r3, #0
 8004806:	d02d      	beq.n	8004864 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004808:	4b85      	ldr	r3, [pc, #532]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	08db      	lsrs	r3, r3, #3
 800480e:	f003 0303 	and.w	r3, r3, #3
 8004812:	4a84      	ldr	r2, [pc, #528]	@ (8004a24 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004814:	fa22 f303 	lsr.w	r3, r2, r3
 8004818:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	ee07 3a90 	vmov	s15, r3
 8004820:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	ee07 3a90 	vmov	s15, r3
 800482a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800482e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004832:	4b7b      	ldr	r3, [pc, #492]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800483a:	ee07 3a90 	vmov	s15, r3
 800483e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004842:	ed97 6a03 	vldr	s12, [r7, #12]
 8004846:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800484a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800484e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004852:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004856:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800485a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800485e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004862:	e087      	b.n	8004974 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800486e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004872:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004876:	4b6a      	ldr	r3, [pc, #424]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800487e:	ee07 3a90 	vmov	s15, r3
 8004882:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004886:	ed97 6a03 	vldr	s12, [r7, #12]
 800488a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004a28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800488e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004892:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004896:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800489a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800489e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048a6:	e065      	b.n	8004974 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	ee07 3a90 	vmov	s15, r3
 80048ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004a30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80048b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ba:	4b59      	ldr	r3, [pc, #356]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048c2:	ee07 3a90 	vmov	s15, r3
 80048c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80048ce:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004a28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048ea:	e043      	b.n	8004974 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004a34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80048fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048fe:	4b48      	ldr	r3, [pc, #288]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004906:	ee07 3a90 	vmov	s15, r3
 800490a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800490e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004912:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004a28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004916:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800491a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800491e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004922:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800492e:	e021      	b.n	8004974 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	ee07 3a90 	vmov	s15, r3
 8004936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800493e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004942:	4b37      	ldr	r3, [pc, #220]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004952:	ed97 6a03 	vldr	s12, [r7, #12]
 8004956:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004a28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800495a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800495e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004962:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800496a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004972:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004974:	4b2a      	ldr	r3, [pc, #168]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004978:	0a5b      	lsrs	r3, r3, #9
 800497a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800497e:	ee07 3a90 	vmov	s15, r3
 8004982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004986:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800498a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800498e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004992:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004996:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800499a:	ee17 2a90 	vmov	r2, s15
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80049a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	0c1b      	lsrs	r3, r3, #16
 80049a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049ac:	ee07 3a90 	vmov	s15, r3
 80049b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80049c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049c8:	ee17 2a90 	vmov	r2, s15
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80049d0:	4b13      	ldr	r3, [pc, #76]	@ (8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d4:	0e1b      	lsrs	r3, r3, #24
 80049d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049da:	ee07 3a90 	vmov	s15, r3
 80049de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80049ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049f6:	ee17 2a90 	vmov	r2, s15
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80049fe:	e008      	b.n	8004a12 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	609a      	str	r2, [r3, #8]
}
 8004a12:	bf00      	nop
 8004a14:	3724      	adds	r7, #36	@ 0x24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	58024400 	.word	0x58024400
 8004a24:	03d09000 	.word	0x03d09000
 8004a28:	46000000 	.word	0x46000000
 8004a2c:	4c742400 	.word	0x4c742400
 8004a30:	4a742400 	.word	0x4a742400
 8004a34:	4b742400 	.word	0x4b742400

08004a38 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b089      	sub	sp, #36	@ 0x24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a40:	4ba0      	ldr	r3, [pc, #640]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a44:	f003 0303 	and.w	r3, r3, #3
 8004a48:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8004a4a:	4b9e      	ldr	r3, [pc, #632]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4e:	091b      	lsrs	r3, r3, #4
 8004a50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a54:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004a56:	4b9b      	ldr	r3, [pc, #620]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004a60:	4b98      	ldr	r3, [pc, #608]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a64:	08db      	lsrs	r3, r3, #3
 8004a66:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	fb02 f303 	mul.w	r3, r2, r3
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a78:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f000 8111 	beq.w	8004ca6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	f000 8083 	beq.w	8004b92 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	f200 80a1 	bhi.w	8004bd6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d056      	beq.n	8004b4e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8004aa0:	e099      	b.n	8004bd6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004aa2:	4b88      	ldr	r3, [pc, #544]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d02d      	beq.n	8004b0a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004aae:	4b85      	ldr	r3, [pc, #532]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	08db      	lsrs	r3, r3, #3
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	4a83      	ldr	r2, [pc, #524]	@ (8004cc8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8004aba:	fa22 f303 	lsr.w	r3, r2, r3
 8004abe:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	ee07 3a90 	vmov	s15, r3
 8004ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	ee07 3a90 	vmov	s15, r3
 8004ad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae0:	ee07 3a90 	vmov	s15, r3
 8004ae4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ae8:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aec:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8004ccc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004af0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004af4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004af8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004afc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b04:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004b08:	e087      	b.n	8004c1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	ee07 3a90 	vmov	s15, r3
 8004b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b14:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8004cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8004b18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b1c:	4b69      	ldr	r3, [pc, #420]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b24:	ee07 3a90 	vmov	s15, r3
 8004b28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b2c:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b30:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8004ccc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004b34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b48:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b4c:	e065      	b.n	8004c1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	ee07 3a90 	vmov	s15, r3
 8004b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b58:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8004cd4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8004b5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b60:	4b58      	ldr	r3, [pc, #352]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b68:	ee07 3a90 	vmov	s15, r3
 8004b6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b70:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b74:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8004ccc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004b78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b90:	e043      	b.n	8004c1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	ee07 3a90 	vmov	s15, r3
 8004b98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8004cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8004ba0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ba4:	4b47      	ldr	r3, [pc, #284]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bac:	ee07 3a90 	vmov	s15, r3
 8004bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bb4:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bb8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8004ccc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004bbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bd0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bd4:	e021      	b.n	8004c1a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004be0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8004cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8004be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be8:	4b36      	ldr	r3, [pc, #216]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf0:	ee07 3a90 	vmov	s15, r3
 8004bf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf8:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bfc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8004ccc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004c00:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c14:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c18:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1e:	0a5b      	lsrs	r3, r3, #9
 8004c20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c24:	ee07 3a90 	vmov	s15, r3
 8004c28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c34:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c40:	ee17 2a90 	vmov	r2, s15
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8004c48:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4c:	0c1b      	lsrs	r3, r3, #16
 8004c4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c52:	ee07 3a90 	vmov	s15, r3
 8004c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c62:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c6e:	ee17 2a90 	vmov	r2, s15
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8004c76:	4b13      	ldr	r3, [pc, #76]	@ (8004cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	0e1b      	lsrs	r3, r3, #24
 8004c7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c80:	ee07 3a90 	vmov	s15, r3
 8004c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c90:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c9c:	ee17 2a90 	vmov	r2, s15
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	609a      	str	r2, [r3, #8]
}
 8004cb8:	bf00      	nop
 8004cba:	3724      	adds	r7, #36	@ 0x24
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	58024400 	.word	0x58024400
 8004cc8:	03d09000 	.word	0x03d09000
 8004ccc:	46000000 	.word	0x46000000
 8004cd0:	4c742400 	.word	0x4c742400
 8004cd4:	4a742400 	.word	0x4a742400
 8004cd8:	4b742400 	.word	0x4b742400

08004cdc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004cea:	4b53      	ldr	r3, [pc, #332]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2b03      	cmp	r3, #3
 8004cf4:	d101      	bne.n	8004cfa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e099      	b.n	8004e2e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004cfa:	4b4f      	ldr	r3, [pc, #316]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a4e      	ldr	r2, [pc, #312]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d00:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d06:	f7fb ffd9 	bl	8000cbc <HAL_GetTick>
 8004d0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d0c:	e008      	b.n	8004d20 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d0e:	f7fb ffd5 	bl	8000cbc <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e086      	b.n	8004e2e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004d20:	4b45      	ldr	r3, [pc, #276]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f0      	bne.n	8004d0e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004d2c:	4b42      	ldr	r3, [pc, #264]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	031b      	lsls	r3, r3, #12
 8004d3a:	493f      	ldr	r1, [pc, #252]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	025b      	lsls	r3, r3, #9
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	041b      	lsls	r3, r3, #16
 8004d5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	061b      	lsls	r3, r3, #24
 8004d6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d70:	4931      	ldr	r1, [pc, #196]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004d76:	4b30      	ldr	r3, [pc, #192]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	492d      	ldr	r1, [pc, #180]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d88:	4b2b      	ldr	r3, [pc, #172]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8c:	f023 0220 	bic.w	r2, r3, #32
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	4928      	ldr	r1, [pc, #160]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d96:	4313      	orrs	r3, r2
 8004d98:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004d9a:	4b27      	ldr	r3, [pc, #156]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9e:	4a26      	ldr	r2, [pc, #152]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004da0:	f023 0310 	bic.w	r3, r3, #16
 8004da4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004da6:	4b24      	ldr	r3, [pc, #144]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004da8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004daa:	4b24      	ldr	r3, [pc, #144]	@ (8004e3c <RCCEx_PLL2_Config+0x160>)
 8004dac:	4013      	ands	r3, r2
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	69d2      	ldr	r2, [r2, #28]
 8004db2:	00d2      	lsls	r2, r2, #3
 8004db4:	4920      	ldr	r1, [pc, #128]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004dba:	4b1f      	ldr	r3, [pc, #124]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004dc0:	f043 0310 	orr.w	r3, r3, #16
 8004dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d106      	bne.n	8004dda <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd0:	4a19      	ldr	r2, [pc, #100]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004dd2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004dd8:	e00f      	b.n	8004dfa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d106      	bne.n	8004dee <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004de0:	4b15      	ldr	r3, [pc, #84]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de4:	4a14      	ldr	r2, [pc, #80]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004dec:	e005      	b.n	8004dfa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004dee:	4b12      	ldr	r3, [pc, #72]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df2:	4a11      	ldr	r2, [pc, #68]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004df4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004df8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004e00:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e06:	f7fb ff59 	bl	8000cbc <HAL_GetTick>
 8004e0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e0c:	e008      	b.n	8004e20 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e0e:	f7fb ff55 	bl	8000cbc <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e006      	b.n	8004e2e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e20:	4b05      	ldr	r3, [pc, #20]	@ (8004e38 <RCCEx_PLL2_Config+0x15c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	58024400 	.word	0x58024400
 8004e3c:	ffff0007 	.word	0xffff0007

08004e40 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e4e:	4b53      	ldr	r3, [pc, #332]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	2b03      	cmp	r3, #3
 8004e58:	d101      	bne.n	8004e5e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e099      	b.n	8004f92 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e5e:	4b4f      	ldr	r3, [pc, #316]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a4e      	ldr	r2, [pc, #312]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004e64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e6a:	f7fb ff27 	bl	8000cbc <HAL_GetTick>
 8004e6e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e70:	e008      	b.n	8004e84 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e72:	f7fb ff23 	bl	8000cbc <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d901      	bls.n	8004e84 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e086      	b.n	8004f92 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e84:	4b45      	ldr	r3, [pc, #276]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1f0      	bne.n	8004e72 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004e90:	4b42      	ldr	r3, [pc, #264]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e94:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	051b      	lsls	r3, r3, #20
 8004e9e:	493f      	ldr	r1, [pc, #252]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	025b      	lsls	r3, r3, #9
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	431a      	orrs	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	041b      	lsls	r3, r3, #16
 8004ec2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	061b      	lsls	r3, r3, #24
 8004ed0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004ed4:	4931      	ldr	r1, [pc, #196]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004eda:	4b30      	ldr	r3, [pc, #192]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ede:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	492d      	ldr	r1, [pc, #180]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004eec:	4b2b      	ldr	r3, [pc, #172]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	4928      	ldr	r1, [pc, #160]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004efe:	4b27      	ldr	r3, [pc, #156]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f02:	4a26      	ldr	r2, [pc, #152]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f0a:	4b24      	ldr	r3, [pc, #144]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f0e:	4b24      	ldr	r3, [pc, #144]	@ (8004fa0 <RCCEx_PLL3_Config+0x160>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	69d2      	ldr	r2, [r2, #28]
 8004f16:	00d2      	lsls	r2, r2, #3
 8004f18:	4920      	ldr	r1, [pc, #128]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f22:	4a1e      	ldr	r2, [pc, #120]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d106      	bne.n	8004f3e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f30:	4b1a      	ldr	r3, [pc, #104]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f34:	4a19      	ldr	r2, [pc, #100]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f36:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f3c:	e00f      	b.n	8004f5e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d106      	bne.n	8004f52 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f44:	4b15      	ldr	r3, [pc, #84]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f48:	4a14      	ldr	r2, [pc, #80]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f4a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f50:	e005      	b.n	8004f5e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f52:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f56:	4a11      	ldr	r2, [pc, #68]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a0e      	ldr	r2, [pc, #56]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f6a:	f7fb fea7 	bl	8000cbc <HAL_GetTick>
 8004f6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f70:	e008      	b.n	8004f84 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f72:	f7fb fea3 	bl	8000cbc <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d901      	bls.n	8004f84 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e006      	b.n	8004f92 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f84:	4b05      	ldr	r3, [pc, #20]	@ (8004f9c <RCCEx_PLL3_Config+0x15c>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d0f0      	beq.n	8004f72 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	58024400 	.word	0x58024400
 8004fa0:	ffff0007 	.word	0xffff0007

08004fa4 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d904      	bls.n	8004fc2 <HAL_SAI_InitProtocol+0x1e>
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	3b03      	subs	r3, #3
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d812      	bhi.n	8004fe6 <HAL_SAI_InitProtocol+0x42>
 8004fc0:	e008      	b.n	8004fd4 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	68b9      	ldr	r1, [r7, #8]
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f000 fac7 	bl	800555c <SAI_InitI2S>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	75fb      	strb	r3, [r7, #23]
      break;
 8004fd2:	e00b      	b.n	8004fec <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	68b9      	ldr	r1, [r7, #8]
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 fb70 	bl	80056c0 <SAI_InitPCM>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8004fe4:	e002      	b.n	8004fec <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	75fb      	strb	r3, [r7, #23]
      break;
 8004fea:	bf00      	nop
  }

  if (status == HAL_OK)
 8004fec:	7dfb      	ldrb	r3, [r7, #23]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d104      	bne.n	8004ffc <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 f808 	bl	8005008 <HAL_SAI_Init>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3718      	adds	r7, #24
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b08a      	sub	sp, #40	@ 0x28
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e28e      	b.n	8005538 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800501a:	f7fb fe5b 	bl	8000cd4 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005024:	2b01      	cmp	r3, #1
 8005026:	d113      	bne.n	8005050 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a96      	ldr	r2, [pc, #600]	@ (8005288 <HAL_SAI_Init+0x280>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <HAL_SAI_Init+0x34>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a95      	ldr	r2, [pc, #596]	@ (800528c <HAL_SAI_Init+0x284>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d107      	bne.n	800504c <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005040:	2b01      	cmp	r3, #1
 8005042:	d103      	bne.n	800504c <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e273      	b.n	8005538 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a8c      	ldr	r2, [pc, #560]	@ (8005288 <HAL_SAI_Init+0x280>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d004      	beq.n	8005064 <HAL_SAI_Init+0x5c>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a8c      	ldr	r2, [pc, #560]	@ (8005290 <HAL_SAI_Init+0x288>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d102      	bne.n	800506a <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8005064:	4b8b      	ldr	r3, [pc, #556]	@ (8005294 <HAL_SAI_Init+0x28c>)
 8005066:	61bb      	str	r3, [r7, #24]
 8005068:	e028      	b.n	80050bc <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a8a      	ldr	r2, [pc, #552]	@ (8005298 <HAL_SAI_Init+0x290>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d004      	beq.n	800507e <HAL_SAI_Init+0x76>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a88      	ldr	r2, [pc, #544]	@ (800529c <HAL_SAI_Init+0x294>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d102      	bne.n	8005084 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800507e:	4b88      	ldr	r3, [pc, #544]	@ (80052a0 <HAL_SAI_Init+0x298>)
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	e01b      	b.n	80050bc <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a86      	ldr	r2, [pc, #536]	@ (80052a4 <HAL_SAI_Init+0x29c>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d004      	beq.n	8005098 <HAL_SAI_Init+0x90>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a85      	ldr	r2, [pc, #532]	@ (80052a8 <HAL_SAI_Init+0x2a0>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d102      	bne.n	800509e <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8005098:	4b84      	ldr	r3, [pc, #528]	@ (80052ac <HAL_SAI_Init+0x2a4>)
 800509a:	61bb      	str	r3, [r7, #24]
 800509c:	e00e      	b.n	80050bc <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a7a      	ldr	r2, [pc, #488]	@ (800528c <HAL_SAI_Init+0x284>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d004      	beq.n	80050b2 <HAL_SAI_Init+0xaa>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a80      	ldr	r2, [pc, #512]	@ (80052b0 <HAL_SAI_Init+0x2a8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d102      	bne.n	80050b8 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 80050b2:	4b80      	ldr	r3, [pc, #512]	@ (80052b4 <HAL_SAI_Init+0x2ac>)
 80050b4:	61bb      	str	r3, [r7, #24]
 80050b6:	e001      	b.n	80050bc <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e23d      	b.n	8005538 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d106      	bne.n	80050d6 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7fb fc9f 	bl	8000a14 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fb74 	bl	80057c4 <SAI_Disable>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e228      	b.n	8005538 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2202      	movs	r2, #2
 80050ea:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d00c      	beq.n	8005110 <HAL_SAI_Init+0x108>
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d80d      	bhi.n	8005116 <HAL_SAI_Init+0x10e>
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_SAI_Init+0xfc>
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d003      	beq.n	800510a <HAL_SAI_Init+0x102>
 8005102:	e008      	b.n	8005116 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005104:	2300      	movs	r3, #0
 8005106:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005108:	e008      	b.n	800511c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800510a:	2310      	movs	r3, #16
 800510c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800510e:	e005      	b.n	800511c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005110:	2320      	movs	r3, #32
 8005112:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005114:	e002      	b.n	800511c <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8005116:	2300      	movs	r3, #0
 8005118:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800511a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	2b05      	cmp	r3, #5
 8005122:	d832      	bhi.n	800518a <HAL_SAI_Init+0x182>
 8005124:	a201      	add	r2, pc, #4	@ (adr r2, 800512c <HAL_SAI_Init+0x124>)
 8005126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512a:	bf00      	nop
 800512c:	08005145 	.word	0x08005145
 8005130:	0800514b 	.word	0x0800514b
 8005134:	08005153 	.word	0x08005153
 8005138:	0800515b 	.word	0x0800515b
 800513c:	0800516b 	.word	0x0800516b
 8005140:	0800517b 	.word	0x0800517b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005144:	2300      	movs	r3, #0
 8005146:	61fb      	str	r3, [r7, #28]
      break;
 8005148:	e022      	b.n	8005190 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800514a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800514e:	61fb      	str	r3, [r7, #28]
      break;
 8005150:	e01e      	b.n	8005190 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005152:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005156:	61fb      	str	r3, [r7, #28]
      break;
 8005158:	e01a      	b.n	8005190 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800515a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800515e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005162:	f043 0301 	orr.w	r3, r3, #1
 8005166:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005168:	e012      	b.n	8005190 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800516a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800516e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8005170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005172:	f043 0302 	orr.w	r3, r3, #2
 8005176:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005178:	e00a      	b.n	8005190 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800517a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800517e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8005180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005182:	f043 0303 	orr.w	r3, r3, #3
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8005188:	e002      	b.n	8005190 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800518a:	2300      	movs	r3, #0
 800518c:	61fb      	str	r3, [r7, #28]
      break;
 800518e:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005194:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 80c5 	beq.w	800532a <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a37      	ldr	r2, [pc, #220]	@ (8005288 <HAL_SAI_Init+0x280>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d004      	beq.n	80051b8 <HAL_SAI_Init+0x1b0>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a37      	ldr	r2, [pc, #220]	@ (8005290 <HAL_SAI_Init+0x288>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d106      	bne.n	80051c6 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80051b8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80051bc:	f04f 0100 	mov.w	r1, #0
 80051c0:	f7fe fbfc 	bl	80039bc <HAL_RCCEx_GetPeriphCLKFreq>
 80051c4:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a33      	ldr	r2, [pc, #204]	@ (8005298 <HAL_SAI_Init+0x290>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d004      	beq.n	80051da <HAL_SAI_Init+0x1d2>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a31      	ldr	r2, [pc, #196]	@ (800529c <HAL_SAI_Init+0x294>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d106      	bne.n	80051e8 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80051da:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80051de:	f04f 0100 	mov.w	r1, #0
 80051e2:	f7fe fbeb 	bl	80039bc <HAL_RCCEx_GetPeriphCLKFreq>
 80051e6:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a2d      	ldr	r2, [pc, #180]	@ (80052a4 <HAL_SAI_Init+0x29c>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d004      	beq.n	80051fc <HAL_SAI_Init+0x1f4>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a2c      	ldr	r2, [pc, #176]	@ (80052a8 <HAL_SAI_Init+0x2a0>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d106      	bne.n	800520a <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 80051fc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005200:	f04f 0100 	mov.w	r1, #0
 8005204:	f7fe fbda 	bl	80039bc <HAL_RCCEx_GetPeriphCLKFreq>
 8005208:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a1f      	ldr	r2, [pc, #124]	@ (800528c <HAL_SAI_Init+0x284>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d106      	bne.n	8005222 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8005214:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005218:	f04f 0100 	mov.w	r1, #0
 800521c:	f7fe fbce 	bl	80039bc <HAL_RCCEx_GetPeriphCLKFreq>
 8005220:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a22      	ldr	r2, [pc, #136]	@ (80052b0 <HAL_SAI_Init+0x2a8>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d106      	bne.n	800523a <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800522c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005230:	f04f 0100 	mov.w	r1, #0
 8005234:	f7fe fbc2 	bl	80039bc <HAL_RCCEx_GetPeriphCLKFreq>
 8005238:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005242:	d139      	bne.n	80052b8 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005248:	2b04      	cmp	r3, #4
 800524a:	d102      	bne.n	8005252 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800524c:	2340      	movs	r3, #64	@ 0x40
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	e00a      	b.n	8005268 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005256:	2b08      	cmp	r3, #8
 8005258:	d103      	bne.n	8005262 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800525a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800525e:	60fb      	str	r3, [r7, #12]
 8005260:	e002      	b.n	8005268 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005266:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4613      	mov	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	005b      	lsls	r3, r3, #1
 8005272:	4619      	mov	r1, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	fb02 f303 	mul.w	r3, r2, r3
 800527e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	e030      	b.n	80052e8 <HAL_SAI_Init+0x2e0>
 8005286:	bf00      	nop
 8005288:	40015804 	.word	0x40015804
 800528c:	58005404 	.word	0x58005404
 8005290:	40015824 	.word	0x40015824
 8005294:	40015800 	.word	0x40015800
 8005298:	40015c04 	.word	0x40015c04
 800529c:	40015c24 	.word	0x40015c24
 80052a0:	40015c00 	.word	0x40015c00
 80052a4:	40016004 	.word	0x40016004
 80052a8:	40016024 	.word	0x40016024
 80052ac:	40016000 	.word	0x40016000
 80052b0:	58005424 	.word	0x58005424
 80052b4:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052c0:	d101      	bne.n	80052c6 <HAL_SAI_Init+0x2be>
 80052c2:	2302      	movs	r3, #2
 80052c4:	e000      	b.n	80052c8 <HAL_SAI_Init+0x2c0>
 80052c6:	2301      	movs	r3, #1
 80052c8:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	4613      	mov	r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	4413      	add	r3, r2
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	4619      	mov	r1, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
 80052e0:	021b      	lsls	r3, r3, #8
 80052e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80052e6:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	4a95      	ldr	r2, [pc, #596]	@ (8005540 <HAL_SAI_Init+0x538>)
 80052ec:	fba2 2303 	umull	r2, r3, r2, r3
 80052f0:	08da      	lsrs	r2, r3, #3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80052f6:	6939      	ldr	r1, [r7, #16]
 80052f8:	4b91      	ldr	r3, [pc, #580]	@ (8005540 <HAL_SAI_Init+0x538>)
 80052fa:	fba3 2301 	umull	r2, r3, r3, r1
 80052fe:	08da      	lsrs	r2, r3, #3
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	1aca      	subs	r2, r1, r3
 800530a:	2a08      	cmp	r2, #8
 800530c:	d904      	bls.n	8005318 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	1c5a      	adds	r2, r3, #1
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531c:	2b04      	cmp	r3, #4
 800531e:	d104      	bne.n	800532a <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005324:	085a      	lsrs	r2, r3, #1
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_SAI_Init+0x332>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2b02      	cmp	r3, #2
 8005338:	d109      	bne.n	800534e <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800533e:	2b01      	cmp	r3, #1
 8005340:	d101      	bne.n	8005346 <HAL_SAI_Init+0x33e>
 8005342:	2300      	movs	r3, #0
 8005344:	e001      	b.n	800534a <HAL_SAI_Init+0x342>
 8005346:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800534a:	623b      	str	r3, [r7, #32]
 800534c:	e008      	b.n	8005360 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005352:	2b01      	cmp	r3, #1
 8005354:	d102      	bne.n	800535c <HAL_SAI_Init+0x354>
 8005356:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800535a:	e000      	b.n	800535e <HAL_SAI_Init+0x356>
 800535c:	2300      	movs	r3, #0
 800535e:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8005360:	f7fb fcb8 	bl	8000cd4 <HAL_GetREVID>
 8005364:	4603      	mov	r3, r0
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536a:	d331      	bcc.n	80053d0 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6819      	ldr	r1, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	4b73      	ldr	r3, [pc, #460]	@ (8005544 <HAL_SAI_Init+0x53c>)
 8005378:	400b      	ands	r3, r1
 800537a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6819      	ldr	r1, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005390:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005396:	431a      	orrs	r2, r3
 8005398:	6a3b      	ldr	r3, [r7, #32]
 800539a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 80053a4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80053b0:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b6:	051b      	lsls	r3, r3, #20
 80053b8:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80053be:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	e02d      	b.n	800542c <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6819      	ldr	r1, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	4b5b      	ldr	r3, [pc, #364]	@ (8005548 <HAL_SAI_Init+0x540>)
 80053dc:	400b      	ands	r3, r1
 80053de:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6819      	ldr	r1, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ee:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80053f4:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053fa:	431a      	orrs	r2, r3
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8005408:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005414:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541a:	051b      	lsls	r3, r3, #20
 800541c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005422:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	430a      	orrs	r2, r1
 800542a:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	4b45      	ldr	r3, [pc, #276]	@ (800554c <HAL_SAI_Init+0x544>)
 8005438:	400b      	ands	r3, r1
 800543a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6859      	ldr	r1, [r3, #4]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	69da      	ldr	r2, [r3, #28]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005450:	431a      	orrs	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6899      	ldr	r1, [r3, #8]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	4b3a      	ldr	r3, [pc, #232]	@ (8005550 <HAL_SAI_Init+0x548>)
 8005466:	400b      	ands	r3, r1
 8005468:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	6899      	ldr	r1, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005474:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800547a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8005480:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8005486:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800548c:	3b01      	subs	r3, #1
 800548e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005490:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68d9      	ldr	r1, [r3, #12]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80054a8:	400b      	ands	r3, r1
 80054aa:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68d9      	ldr	r1, [r3, #12]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054ba:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80054c2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c8:	3b01      	subs	r3, #1
 80054ca:	021b      	lsls	r3, r3, #8
 80054cc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	430a      	orrs	r2, r1
 80054d4:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a1e      	ldr	r2, [pc, #120]	@ (8005554 <HAL_SAI_Init+0x54c>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d004      	beq.n	80054ea <HAL_SAI_Init+0x4e2>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005558 <HAL_SAI_Init+0x550>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d119      	bne.n	800551e <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ee:	f023 0201 	bic.w	r2, r3, #1
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d10e      	bne.n	800551e <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005508:	3b01      	subs	r3, #1
 800550a:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800550c:	431a      	orrs	r2, r3
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005516:	f043 0201 	orr.w	r2, r3, #1
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3728      	adds	r7, #40	@ 0x28
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	cccccccd 	.word	0xcccccccd
 8005544:	f005c010 	.word	0xf005c010
 8005548:	f805c010 	.word	0xf805c010
 800554c:	ffff1ff0 	.word	0xffff1ff0
 8005550:	fff88000 	.word	0xfff88000
 8005554:	40015804 	.word	0x40015804
 8005558:	58005404 	.word	0x58005404

0800555c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800555c:	b480      	push	{r7}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
 8005568:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800556a:	2300      	movs	r3, #0
 800556c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <SAI_InitI2S+0x2e>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	2b02      	cmp	r3, #2
 8005588:	d103      	bne.n	8005592 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005590:	e002      	b.n	8005598 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2201      	movs	r2, #1
 8005596:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800559e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80055a6:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	683a      	ldr	r2, [r7, #0]
 80055b2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e077      	b.n	80056b2 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d107      	bne.n	80055d8 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80055d4:	665a      	str	r2, [r3, #100]	@ 0x64
 80055d6:	e006      	b.n	80055e6 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80055de:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b03      	cmp	r3, #3
 80055ea:	d84f      	bhi.n	800568c <SAI_InitI2S+0x130>
 80055ec:	a201      	add	r2, pc, #4	@ (adr r2, 80055f4 <SAI_InitI2S+0x98>)
 80055ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f2:	bf00      	nop
 80055f4:	08005605 	.word	0x08005605
 80055f8:	08005627 	.word	0x08005627
 80055fc:	08005649 	.word	0x08005649
 8005600:	0800566b 	.word	0x0800566b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2280      	movs	r2, #128	@ 0x80
 8005608:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	085b      	lsrs	r3, r3, #1
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	085b      	lsrs	r3, r3, #1
 8005618:	011a      	lsls	r2, r3, #4
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2240      	movs	r2, #64	@ 0x40
 8005622:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005624:	e035      	b.n	8005692 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2280      	movs	r2, #128	@ 0x80
 800562a:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	085b      	lsrs	r3, r3, #1
 8005630:	019a      	lsls	r2, r3, #6
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	085b      	lsrs	r3, r3, #1
 800563a:	015a      	lsls	r2, r3, #5
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2280      	movs	r2, #128	@ 0x80
 8005644:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005646:	e024      	b.n	8005692 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	22c0      	movs	r2, #192	@ 0xc0
 800564c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	085b      	lsrs	r3, r3, #1
 8005652:	019a      	lsls	r2, r3, #6
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	085b      	lsrs	r3, r3, #1
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2280      	movs	r2, #128	@ 0x80
 8005666:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005668:	e013      	b.n	8005692 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	22e0      	movs	r2, #224	@ 0xe0
 800566e:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	085b      	lsrs	r3, r3, #1
 8005674:	019a      	lsls	r2, r3, #6
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	085b      	lsrs	r3, r3, #1
 800567e:	015a      	lsls	r2, r3, #5
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2280      	movs	r2, #128	@ 0x80
 8005688:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800568a:	e002      	b.n	8005692 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	75fb      	strb	r3, [r7, #23]
      break;
 8005690:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d10b      	bne.n	80056b0 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d102      	bne.n	80056a4 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2210      	movs	r2, #16
 80056a2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d102      	bne.n	80056b0 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2208      	movs	r2, #8
 80056ae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 80056b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	371c      	adds	r7, #28
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop

080056c0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
 80056cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d003      	beq.n	80056ee <SAI_InitPCM+0x2e>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d103      	bne.n	80056f6 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80056f4:	e002      	b.n	80056fc <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005708:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005710:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005724:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	2b04      	cmp	r3, #4
 800572a:	d103      	bne.n	8005734 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2201      	movs	r2, #1
 8005730:	659a      	str	r2, [r3, #88]	@ 0x58
 8005732:	e002      	b.n	800573a <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	220d      	movs	r2, #13
 8005738:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b03      	cmp	r3, #3
 800573e:	d837      	bhi.n	80057b0 <SAI_InitPCM+0xf0>
 8005740:	a201      	add	r2, pc, #4	@ (adr r2, 8005748 <SAI_InitPCM+0x88>)
 8005742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005746:	bf00      	nop
 8005748:	08005759 	.word	0x08005759
 800574c:	0800576f 	.word	0x0800576f
 8005750:	08005785 	.word	0x08005785
 8005754:	0800579b 	.word	0x0800579b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2280      	movs	r2, #128	@ 0x80
 800575c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	011a      	lsls	r2, r3, #4
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2240      	movs	r2, #64	@ 0x40
 800576a:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800576c:	e023      	b.n	80057b6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2280      	movs	r2, #128	@ 0x80
 8005772:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2280      	movs	r2, #128	@ 0x80
 8005780:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005782:	e018      	b.n	80057b6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	22c0      	movs	r2, #192	@ 0xc0
 8005788:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	015a      	lsls	r2, r3, #5
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2280      	movs	r2, #128	@ 0x80
 8005796:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005798:	e00d      	b.n	80057b6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	22e0      	movs	r2, #224	@ 0xe0
 800579e:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	015a      	lsls	r2, r3, #5
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2280      	movs	r2, #128	@ 0x80
 80057ac:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80057ae:	e002      	b.n	80057b6 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	75fb      	strb	r3, [r7, #23]
      break;
 80057b4:	bf00      	nop
  }

  return status;
 80057b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	371c      	adds	r7, #28
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80057cc:	4b18      	ldr	r3, [pc, #96]	@ (8005830 <SAI_Disable+0x6c>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a18      	ldr	r2, [pc, #96]	@ (8005834 <SAI_Disable+0x70>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	0b1b      	lsrs	r3, r3, #12
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80057dc:	2300      	movs	r3, #0
 80057de:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80057ee:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10a      	bne.n	800580c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	72fb      	strb	r3, [r7, #11]
      break;
 800580a:	e009      	b.n	8005820 <SAI_Disable+0x5c>
    }
    count--;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	3b01      	subs	r3, #1
 8005810:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1e7      	bne.n	80057f0 <SAI_Disable+0x2c>

  return status;
 8005820:	7afb      	ldrb	r3, [r7, #11]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	24000000 	.word	0x24000000
 8005834:	95cbec1b 	.word	0x95cbec1b

08005838 <memset>:
 8005838:	4402      	add	r2, r0
 800583a:	4603      	mov	r3, r0
 800583c:	4293      	cmp	r3, r2
 800583e:	d100      	bne.n	8005842 <memset+0xa>
 8005840:	4770      	bx	lr
 8005842:	f803 1b01 	strb.w	r1, [r3], #1
 8005846:	e7f9      	b.n	800583c <memset+0x4>

08005848 <__libc_init_array>:
 8005848:	b570      	push	{r4, r5, r6, lr}
 800584a:	4d0d      	ldr	r5, [pc, #52]	@ (8005880 <__libc_init_array+0x38>)
 800584c:	4c0d      	ldr	r4, [pc, #52]	@ (8005884 <__libc_init_array+0x3c>)
 800584e:	1b64      	subs	r4, r4, r5
 8005850:	10a4      	asrs	r4, r4, #2
 8005852:	2600      	movs	r6, #0
 8005854:	42a6      	cmp	r6, r4
 8005856:	d109      	bne.n	800586c <__libc_init_array+0x24>
 8005858:	4d0b      	ldr	r5, [pc, #44]	@ (8005888 <__libc_init_array+0x40>)
 800585a:	4c0c      	ldr	r4, [pc, #48]	@ (800588c <__libc_init_array+0x44>)
 800585c:	f000 f818 	bl	8005890 <_init>
 8005860:	1b64      	subs	r4, r4, r5
 8005862:	10a4      	asrs	r4, r4, #2
 8005864:	2600      	movs	r6, #0
 8005866:	42a6      	cmp	r6, r4
 8005868:	d105      	bne.n	8005876 <__libc_init_array+0x2e>
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005870:	4798      	blx	r3
 8005872:	3601      	adds	r6, #1
 8005874:	e7ee      	b.n	8005854 <__libc_init_array+0xc>
 8005876:	f855 3b04 	ldr.w	r3, [r5], #4
 800587a:	4798      	blx	r3
 800587c:	3601      	adds	r6, #1
 800587e:	e7f2      	b.n	8005866 <__libc_init_array+0x1e>
 8005880:	080058b8 	.word	0x080058b8
 8005884:	080058b8 	.word	0x080058b8
 8005888:	080058b8 	.word	0x080058b8
 800588c:	080058bc 	.word	0x080058bc

08005890 <_init>:
 8005890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005892:	bf00      	nop
 8005894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005896:	bc08      	pop	{r3}
 8005898:	469e      	mov	lr, r3
 800589a:	4770      	bx	lr

0800589c <_fini>:
 800589c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589e:	bf00      	nop
 80058a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058a2:	bc08      	pop	{r3}
 80058a4:	469e      	mov	lr, r3
 80058a6:	4770      	bx	lr
