# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ee371labs/lab1 {C:/ee371labs/lab1/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:53:12 on Sep 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ee371labs/lab1" C:/ee371labs/lab1/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:53:13 on Sep 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.fullAdder_testbench
# vsim work.fullAdder_testbench 
# Start time: 18:53:48 on Sep 25,2025
# Loading sv_std.std
# Loading work.fullAdder_testbench
# Loading work.fullAdder
add wave -position end  sim:/fullAdder_testbench/a
add wave -position end  sim:/fullAdder_testbench/b
add wave -position end  sim:/fullAdder_testbench/cin
add wave -position end  sim:/fullAdder_testbench/sum
add wave -position end  sim:/fullAdder_testbench/cout
add wave -position end  sim:/fullAdder_testbench/i
run -all
# End time: 19:00:30 on Sep 25,2025, Elapsed time: 0:06:42
# Errors: 0, Warnings: 0
