diff --git a/dv/env/rv_timer_env_pkg.sv b/dv/env/rv_timer_env_pkg.sv
index ba587b4..b9b934a 100644
--- a/dv/env/rv_timer_env_pkg.sv
+++ b/dv/env/rv_timer_env_pkg.sv
@@ -23,8 +23,8 @@ package rv_timer_env_pkg;
   parameter uint NUM_TIMERS = 1;
 
   // alerts
-  parameter uint NUM_ALERTS = 1;
-  parameter string LIST_OF_ALERTS[] = {"fatal_fault"};
+  parameter uint NUM_ALERTS = 0;
+  parameter string LIST_OF_ALERTS[] = {};
 
   typedef class rv_timer_env_cfg;
   typedef class rv_timer_env_cov;
diff --git a/dv/rv_timer_sim_cfg.hjson b/dv/rv_timer_sim_cfg.hjson
index fba1da6..995cb11 100644
--- a/dv/rv_timer_sim_cfg.hjson
+++ b/dv/rv_timer_sim_cfg.hjson
@@ -25,13 +25,13 @@
 
   // Import additional common sim cfg files.
   import_cfgs: [// Project wide common sim cfg file
-                "{proj_root}/hw/dv/tools/dvsim/common_sim_cfg.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/common_sim_cfg.hjson",
                 // Common CIP test lists
-                "{proj_root}/hw/dv/tools/dvsim/tests/csr_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/intr_test.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/tl_access_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/sec_cm_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/stress_tests.hjson"]
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/csr_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/intr_test.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/tl_access_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/sec_cm_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/stress_tests.hjson"]
 
   // Add additional tops for simulation.
   sim_tops: ["rv_timer_bind", "sec_cm_prim_onehot_check_bind"]
diff --git a/dv/tb/tb.sv b/dv/tb/tb.sv
index d70c44c..da4037b 100644
--- a/dv/tb/tb.sv
+++ b/dv/tb/tb.sv
@@ -25,6 +25,8 @@ module tb;
 
  `DV_ALERT_IF_CONNECT()
 
+ assign alert_tx = '0;
+
   // dut
   rv_timer dut (
     .clk_i                 (clk        ),
@@ -33,9 +35,6 @@ module tb;
     .tl_i                  (tl_if.h2d  ),
     .tl_o                  (tl_if.d2h  ),
 
-    .alert_rx_i            (alert_rx   ),
-    .alert_tx_o            (alert_tx   ),
-
     .intr_timer_expired_hart0_timer0_o(intr_timer_expired[0][0])
   );
 
