
---------- Begin Simulation Statistics ----------
final_tick                                 1077288800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158992                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402732                       # Number of bytes of host memory used
host_op_rate                                   276324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.75                       # Real time elapsed on the host
host_tick_rate                               84479513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2027464                       # Number of instructions simulated
sim_ops                                       3523696                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001077                       # Number of seconds simulated
sim_ticks                                  1077288800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               423880                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24059                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457272                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             234209                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          423880                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189671                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482683                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10873                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12201                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2332547                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1902039                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24136                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339678                       # Number of branches committed
system.cpu.commit.bw_lim_events                586823                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          876044                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2027464                       # Number of instructions committed
system.cpu.commit.committedOps                3523696                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2304489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.529057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1158005     50.25%     50.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168543      7.31%     57.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165493      7.18%     64.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225625      9.79%     74.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       586823     25.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2304489                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73319                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3468962                       # Number of committed integer instructions.
system.cpu.commit.loads                        484882                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20348      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2771926     78.67%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37640      1.07%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2861      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6218      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11204      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12118      0.34%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6513      0.18%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1177      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465754     13.22%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155509      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19128      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12073      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3523696                       # Class of committed instruction
system.cpu.commit.refs                         652464                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2027464                       # Number of Instructions Simulated
system.cpu.committedOps                       3523696                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.328370                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.328370                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7560                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32660                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47440                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4272                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023407                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4614962                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   288613                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1121914                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24197                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85934                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      568274                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2065                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186772                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      482683                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    235644                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2196839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4573                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2793319                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           536                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48394                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179221                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             322385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             245082                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.037166                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2544065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.923246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1219619     47.94%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71861      2.82%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57540      2.26%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74259      2.92%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1120786     44.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2544065                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120910                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66647                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213236000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213236000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213235600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213235600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213235600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213235600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8266400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8265600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       566400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       566000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4565200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4444800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4499600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76938800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76955600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77007600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76955600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1624210400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28568                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369962                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.504672                       # Inst execution rate
system.cpu.iew.exec_refs                       756646                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186764                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  694039                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               586                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196823                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4399692                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                569882                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34723                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4052416                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3349                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8906                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24197                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15120                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39530                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115045                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29240                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20344                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8224                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5680572                       # num instructions consuming a value
system.cpu.iew.wb_count                       4030028                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567233                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3222209                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.496359                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4037125                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6275659                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3480913                       # number of integer regfile writes
system.cpu.ipc                               0.752802                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752802                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26613      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3198537     78.26%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   49      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41281      1.01%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4427      0.11%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6908      0.17%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15015      0.37%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13972      0.34%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7129      0.17%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2327      0.06%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554831     13.58%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175948      4.30%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25466      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13401      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4087142                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90925                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              183286                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        87326                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134497                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3969604                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10553447                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3942702                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5141251                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4398620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4087142                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1072                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          875985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18387                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            340                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1291408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2544065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.606540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167472     45.89%     45.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              167598      6.59%     52.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              292012     11.48%     63.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              332412     13.07%     77.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584571     22.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2544065                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.517565                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      235737                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           330                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8671                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3641                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196823                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1530719                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2693223                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  839480                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4829668                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              253                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43792                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   337478                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17443                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4390                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11864173                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4540475                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6205890                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1150715                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24197                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172297                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1376199                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            157937                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7198936                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19898                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                870                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    199333                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            922                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6117406                       # The number of ROB reads
system.cpu.rob.rob_writes                     9039984                       # The number of ROB writes
system.cpu.timesIdled                            1494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37372                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              415                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          659                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            660                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              124                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1313                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7870                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1313                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11991                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       935488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       935488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  935488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13304                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11119235                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28864965                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17280                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4065                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23247                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                934                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2046                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2046                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17280                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7725                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48971                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56696                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       170176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1242688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1412864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10202                       # Total snoops (count)
system.l2bus.snoopTraffic                       84160                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29526                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014360                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118973                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29102     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      424      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29526                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            19998399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18492991                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3193998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       232296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232296                       # number of overall hits
system.cpu.icache.overall_hits::total          232296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3348                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3348                       # number of overall misses
system.cpu.icache.overall_misses::total          3348                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165561199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165561199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165561199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165561199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       235644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014208                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014208                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49450.776284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49450.776284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49450.776284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49450.776284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2661                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2661                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2661                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2661                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132565599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132565599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132565599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132565599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011292                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011292                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49817.962796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49817.962796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49817.962796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49817.962796                       # average overall mshr miss latency
system.cpu.icache.replacements                   2405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       232296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3348                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3348                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165561199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165561199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49450.776284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49450.776284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132565599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132565599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49817.962796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49817.962796                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.519016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204152                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.886486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.519016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            473949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           473949                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       659971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           659971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       659971                       # number of overall hits
system.cpu.dcache.overall_hits::total          659971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35174                       # number of overall misses
system.cpu.dcache.overall_misses::total         35174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1714650400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1714650400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1714650400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1714650400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       695145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695145                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050600                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48747.665890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48747.665890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48747.665890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48747.665890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.887978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          175                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1639                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2752                       # number of writebacks
system.cpu.dcache.writebacks::total              2752                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16665                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580826800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580826800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580826800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    238529700                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    819356500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46101.023891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46101.023891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46101.023891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58664.461387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49166.306631                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1611695200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1611695200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48712.301275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48712.301275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481486400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481486400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45621.224180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45621.224180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102955200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102955200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49308.045977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49308.045977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99340400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99340400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48577.212714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48577.212714                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4066                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4066                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    238529700                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    238529700                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58664.461387                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58664.461387                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.223761                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15641                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.341155                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   757.717661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   218.506100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.213385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1406955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1406955                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             857                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4953                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          743                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6553                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            857                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4953                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          743                       # number of overall hits
system.l2cache.overall_hits::total               6553                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1802                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7646                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3323                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12771                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1802                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7646                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3323                       # number of overall misses
system.l2cache.overall_misses::total            12771                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122142400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    523833200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    230120990                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    876096590                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122142400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    523833200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    230120990                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    876096590                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2659                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19324                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2659                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19324                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677698                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.817265                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660888                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677698                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.817265                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660888                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67781.576027                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68510.750719                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69250.975023                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68600.469031                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67781.576027                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68510.750719                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69250.975023                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68600.469031                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1313                       # number of writebacks
system.l2cache.writebacks::total                 1313                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             21                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            21                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1802                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7639                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3309                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12750                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1802                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3309                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13304                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107726400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    462525600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    202975004                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    773227004                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107726400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    462525600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    202975004                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33154288                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    806381292                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677698                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606318                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.813822                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659801                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677698                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606318                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.813822                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688470                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59781.576027                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60547.925121                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61340.285283                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60645.255216                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59781.576027                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60547.925121                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61340.285283                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59845.285199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60611.943175                       # average overall mshr miss latency
system.l2cache.replacements                      9266                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2752                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2752                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2752                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2752                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          332                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          332                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          554                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          554                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33154288                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33154288                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59845.285199                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59845.285199                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1314                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1314                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90754000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90754000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2046                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2046                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642229                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642229                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69066.971081                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69066.971081                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1313                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1313                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80236400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80236400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641740                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641740                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61109.215537                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61109.215537                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          857                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4221                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          743                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5821                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1802                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6332                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3323                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11457                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122142400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    433079200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    230120990                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    785342590                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2659                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17278                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677698                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600019                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.817265                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.663098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67781.576027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68395.325332                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69250.975023                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68546.966047                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1802                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6326                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3309                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11437                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107726400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382289200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    202975004                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    692990604                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677698                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599450                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.813822                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661940                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59781.576027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60431.425862                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61340.285283                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60591.991256                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3703.334057                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25191                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9266                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.718649                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.312030                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   274.095541                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2409.382250                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   865.087965                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.456271                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003006                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.588228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.211203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904134                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          142                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          987                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1785                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               312266                       # Number of tag accesses
system.l2cache.tags.data_accesses              312266                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1077288800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              851456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115328                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84032                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84032                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1802                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3309                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13304                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1313                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1313                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107053930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          453820740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196582383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32912252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              790369305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107053930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107053930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78003224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78003224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78003224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107053930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         453820740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196582383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32912252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             868372529                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1147613200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2047974                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402732                       # Number of bytes of host memory used
host_op_rate                                  3523085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.14                       # Real time elapsed on the host
host_tick_rate                               61423006                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2344602                       # Number of instructions simulated
sim_ops                                       4033599                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    70324400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                30284                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               243                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39407                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              13631                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30284                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            16653                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39528                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      55                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          141                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    996349                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   254873                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               243                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      38822                       # Number of branches committed
system.cpu.commit.bw_lim_events                107126                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3968                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               317138                       # Number of instructions committed
system.cpu.commit.committedOps                 509903                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       173085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.945969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.398435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5940      3.43%      3.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39874     23.04%     26.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18910     10.93%     37.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1235      0.71%     38.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       107126     61.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       173085                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    509695                       # Number of committed integer instructions.
system.cpu.commit.loads                         50643                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           69      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           445824     87.43%     87.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     87.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     87.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     87.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     87.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     87.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     87.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            20      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           50527      9.91%     97.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13044      2.56%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            509903                       # Class of committed instruction
system.cpu.commit.refs                          63759                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      317138                       # Number of Instructions Simulated
system.cpu.committedOps                        509903                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.554367                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.554367                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          398                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          398                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4645                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 516044                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    27516                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    141394                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    243                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   355                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       50935                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       13221                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.fetch.Branches                       39528                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27009                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        146364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    42                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         321148                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     486                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.224832                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              27546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              13686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.826666                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             174153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.972053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.569978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    31781     18.25%     18.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      419      0.24%     18.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25186     14.46%     32.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      267      0.15%     33.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   116500     66.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               174153                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       698                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      421                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29850400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29850400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29850800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29850800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29850400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29850400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6421200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6423200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6423600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      204944800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  261                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    38966                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.913481                       # Inst execution rate
system.cpu.iew.exec_refs                        64149                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      13221                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2978                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 51162                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13284                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              513872                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 50928                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               262                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                512222                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    82                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    243                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   114                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               58                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          519                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          169                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          213                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             48                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1143732                       # num instructions consuming a value
system.cpu.iew.wb_count                        512126                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.401050                       # average fanout of values written-back
system.cpu.iew.wb_producers                    458694                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.912935                       # insts written-back per cycle
system.cpu.iew.wb_sent                         512156                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   965047                       # number of integer regfile reads
system.cpu.int_regfile_writes                  459554                       # number of integer regfile writes
system.cpu.ipc                               1.803858                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.803858                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               122      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                447760     87.37%     87.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    52      0.01%     87.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  33      0.01%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.01%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.01%     87.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   76      0.01%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.01%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 35      0.01%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                50785      9.91%     97.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13175      2.57%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             192      0.04%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 512484                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     590                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1183                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          553                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                980                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 511772                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1198281                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       511573                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            516860                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     513851                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    512484                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               343                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        174153                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.942723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.171861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5862      3.37%      3.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               14948      8.58%     11.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44835     25.74%     37.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26166     15.02%     52.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82342     47.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          174153                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.914971                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       27009                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                51162                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13284                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  142180                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           175811                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3337                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                712133                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    320                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27810                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     44                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2112579                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 515260                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              718950                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    141408                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    635                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    243                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   985                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6815                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               994                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           969573                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            370                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       775                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       579830                       # The number of ROB reads
system.cpu.rob.rob_writes                     1028811                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           41                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1746                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               41                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          420                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            420                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               44                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                428                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           70                       # Transaction distribution
system.membus.trans_dist::CleanEvict              758                       # Transaction distribution
system.membus.trans_dist::ReadExReq               396                       # Transaction distribution
system.membus.trans_dist::ReadExResp              396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           428                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 824                       # Request fanout histogram
system.membus.reqLayer2.occupancy              806718                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1768082                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 463                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           379                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1342                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                546                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                410                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               410                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            463                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2541                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2619                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        73984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    75648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1394                       # Total snoops (count)
system.l2bus.snoopTraffic                        4480                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2267                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.018086                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.133290                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2226     98.19%     98.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                       41      1.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2267                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1016400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1063704                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               31200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        70324400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26982                       # number of overall hits
system.cpu.icache.overall_hits::total           26982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1352400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1352400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1352400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1352400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27009                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50088.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50088.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50088.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50088.888889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1267600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1267600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1267600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1267600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000963                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000963                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000963                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000963                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48753.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48753.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48753.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48753.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1352400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1352400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50088.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50088.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1267600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1267600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48753.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48753.846154                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3485                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            134.038462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             54044                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            54044                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        63493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            63493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        63493                       # number of overall hits
system.cpu.dcache.overall_hits::total           63493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          496                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            496                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          496                       # number of overall misses
system.cpu.dcache.overall_misses::total           496                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33177200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33177200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33177200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33177200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        63989                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        63989                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        63989                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        63989                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007751                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66889.516129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66889.516129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66889.516129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66889.516129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                64                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          309                       # number of writebacks
system.cpu.dcache.writebacks::total               309                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30442400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30442400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30442400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      8996901                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39439301                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013237                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67800.445434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67800.445434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67800.445434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22605.278894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46563.519481                       # average overall mshr miss latency
system.cpu.dcache.replacements                    847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        50787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           50787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4475200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4475200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        50873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        50873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52037.209302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52037.209302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2068400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2068400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53035.897436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53035.897436                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28702000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28702000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13116                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13116                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70004.878049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70004.878049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031260                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69204.878049                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69204.878049                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          398                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          398                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      8996901                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      8996901                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22605.278894                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 22605.278894                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               40954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.351830                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   723.400889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   300.599111                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.293554                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.392578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            128825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           128825                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              28                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          299                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 335                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             28                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          299                       # number of overall hits
system.l2cache.overall_hits::total                335                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           421                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           99                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               538                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          421                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           99                       # number of overall misses
system.l2cache.overall_misses::total              538                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1169200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     29589200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      6108762                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     36867162                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1169200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     29589200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      6108762                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     36867162                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          449                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          398                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             873                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          449                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          398                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            873                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.692308                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.937639                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.248744                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.616266                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.692308                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.937639                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.248744                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.616266                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64955.555556                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70283.135392                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 61704.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68526.323420                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64955.555556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70283.135392                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 61704.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68526.323420                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             70                       # number of writebacks
system.l2cache.writebacks::total                   70                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             35                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           35                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            35                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          421                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          421                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          321                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1025200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     26221200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3788397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     31034797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1025200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     26221200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3788397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     19375997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     50410794                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.692308                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.937639                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.160804                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.576174                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.692308                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.937639                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.160804                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.943872                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56955.555556                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62283.135392                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59193.703125                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61699.397614                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56955.555556                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62283.135392                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59193.703125                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60361.361371                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61178.148058                       # average overall mshr miss latency
system.l2cache.replacements                       848                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          309                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          309                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          309                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          309                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          321                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          321                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     19375997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     19375997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60361.361371                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60361.361371                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           14                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               14                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          396                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            396                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     27685200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     27685200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          410                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          410                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.965854                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.965854                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69912.121212                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69912.121212                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          396                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          396                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     24517200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     24517200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.965854                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.965854                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61912.121212                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61912.121212                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          299                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          321                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           99                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          142                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1169200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1904000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      6108762                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      9181962                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          398                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          463                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.692308                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.641026                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.248744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.306695                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64955.555556                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        76160                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 61704.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64661.704225                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           35                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1025200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1704000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3788397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      6517597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.692308                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.641026                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.160804                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.231102                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56955.555556                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        68160                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59193.703125                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60912.121495                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2861                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  848                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.373821                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    46.295562                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   871.772044                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1983.135247                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   915.722911                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   279.074235                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.212835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.484164                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223565                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.068133                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1250                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2846                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          396                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          803                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1998                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.305176                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.694824                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14816                       # Number of tag accesses
system.l2cache.tags.data_accesses               14816                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     70324400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           26944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        20544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               52736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4480                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              421                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           64                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          321                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  824                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            70                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  70                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           16381228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          383138711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     58244365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    292131892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              749896195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      16381228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          16381228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        63704774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              63704774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        63704774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          16381228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         383138711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     58244365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    292131892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             813600969                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1194198800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5603782                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  9664556                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                              109196917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2390212                       # Number of instructions simulated
sim_ops                                       4122947                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46585600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1603                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13240                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4634                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13613                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8979                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15274                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     899                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1336                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     56541                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    34823                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1670                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9295                       # Number of branches committed
system.cpu.commit.bw_lim_events                 13746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           31636                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45610                       # Number of instructions committed
system.cpu.commit.committedOps                  89348                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        71635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.247267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.612888                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        39839     55.61%     55.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7167     10.00%     65.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5452      7.61%     73.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5431      7.58%     80.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13746     19.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        71635                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4586                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  631                       # Number of function calls committed.
system.cpu.commit.int_insts                     86619                       # Number of committed integer instructions.
system.cpu.commit.loads                         12099                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          549      0.61%      0.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66805     74.77%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.12%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              253      0.28%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            225      0.25%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.27%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.14%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             495      0.55%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             584      0.65%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            867      0.97%     78.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.13%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11037     12.35%     91.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6263      7.01%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1062      1.19%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89348                       # Class of committed instruction
system.cpu.commit.refs                          18982                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45610                       # Number of Instructions Simulated
system.cpu.committedOps                         89348                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.553475                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.553475                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          107                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          248                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          447                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            29                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 23751                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 133344                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19622                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33990                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1679                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1860                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       15151                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           129                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8190                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       15274                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9755                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         57054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   527                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          72715                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           415                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.131148                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5533                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.624356                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              80902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.772688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41321     51.08%     51.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2789      3.45%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2218      2.74%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2107      2.60%     59.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32467     40.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                80902                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      7696                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4445                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        83200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        83600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       282000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       285600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       284000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       277600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2424800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2417600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2414800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2417200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       44148400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           35562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2029                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10713                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.937758                       # Inst execution rate
system.cpu.iew.exec_refs                        23297                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8165                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13990                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 16642                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                220                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9215                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              120971                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 15132                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2378                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                109215                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     62                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    24                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1679                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   125                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              957                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4545                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2332                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1832                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            197                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    119843                       # num instructions consuming a value
system.cpu.iew.wb_count                        107886                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624701                       # average fanout of values written-back
system.cpu.iew.wb_producers                     74866                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.926346                       # insts written-back per cycle
system.cpu.iew.wb_sent                         108381                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   158156                       # number of integer regfile reads
system.cpu.int_regfile_writes                   84747                       # number of integer regfile writes
system.cpu.ipc                               0.391623                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.391623                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1222      1.10%      1.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 82300     73.75%     74.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  109      0.10%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   308      0.28%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 376      0.34%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.24%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  179      0.16%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  736      0.66%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  762      0.68%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 917      0.82%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                229      0.21%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14109     12.64%     90.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7683      6.89%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1605      1.44%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            789      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 111590                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    6136                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               12353                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5799                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               9614                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 104232                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             292436                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       102087                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            143000                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     120638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    111590                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 333                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           31634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               704                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        40056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         80902                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.379323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.611220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               41315     51.07%     51.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6910      8.54%     59.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8197     10.13%     69.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9634     11.91%     81.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14846     18.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           80902                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.958150                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9826                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              234                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                16642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9215                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46353                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           116464                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   17160                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                104199                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    447                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20984                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    370                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    94                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                327170                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 129276                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              148474                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     34319                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2423                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1679                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3739                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    44300                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             10607                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           190677                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3021                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                163                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3117                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            177                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       178873                       # The number of ROB reads
system.cpu.rob.rob_writes                      251297                       # The number of ROB writes
system.cpu.timesIdled                             359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           35                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2259                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               35                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict              576                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           610                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        43904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        43904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 635                       # Request fanout histogram
system.membus.reqLayer2.occupancy              587241                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1368159                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1083                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           434                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1337                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 46                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                46                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1084                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1581                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3388                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        58240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    96768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               652                       # Total snoops (count)
system.l2bus.snoopTraffic                        3264                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1782                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.024130                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.153496                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1739     97.59%     97.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      2.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1782                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              633597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1230736                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              723597                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        46585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         9020                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9020                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9020                       # number of overall hits
system.cpu.icache.overall_hits::total            9020                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          735                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          735                       # number of overall misses
system.cpu.icache.overall_misses::total           735                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35688399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35688399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35688399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35688399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9755                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9755                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075346                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075346                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075346                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075346                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48555.644898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48555.644898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48555.644898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48555.644898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28755199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28755199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28755199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28755199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061814                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061814                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061814                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061814                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47686.897181                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47686.897181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47686.897181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47686.897181                       # average overall mshr miss latency
system.cpu.icache.replacements                    602                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9020                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9020                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          735                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           735                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35688399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35688399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48555.644898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48555.644898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28755199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28755199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47686.897181                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47686.897181                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               63950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             74.533800                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20112                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        20161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20161                       # number of overall hits
system.cpu.dcache.overall_hits::total           20161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          881                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            881                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          881                       # number of overall misses
system.cpu.dcache.overall_misses::total           881                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32496800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32496800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32496800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32496800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21042                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21042                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041869                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36886.265607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36886.265607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36886.265607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36886.265607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.466667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          383                       # number of writebacks
system.cpu.dcache.writebacks::total               383                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          420                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           66                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16228800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16228800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16228800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3455930                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19684730                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025045                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35203.470716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35203.470716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35203.470716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52362.575758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37352.428843                       # average overall mshr miss latency
system.cpu.dcache.replacements                    527                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          835                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           835                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30551600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30551600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36588.742515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36588.742515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14320400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14320400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34506.987952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34506.987952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           46                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1945200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1945200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42286.956522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42286.956522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1908400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1908400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41486.956522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41486.956522                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           66                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           66                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3455930                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3455930                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52362.575758                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52362.575758                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               89734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.855577                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   671.166988                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   352.833012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.655437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.344563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.299805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.700195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             42611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            42611                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             216                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             263                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 499                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            216                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            263                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           20                       # number of overall hits
system.l2cache.overall_hits::total                499                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           387                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           198                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               631                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          387                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          198                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           46                       # number of overall misses
system.l2cache.overall_misses::total              631                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26199600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     13444800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3244357                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42888757                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26199600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     13444800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3244357                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42888757                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          603                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          461                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           66                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1130                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          603                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          461                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           66                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1130                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.641791                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.429501                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.696970                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.558407                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.641791                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.429501                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.696970                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.558407                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67699.224806                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67903.030303                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70529.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67969.503962                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67699.224806                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67903.030303                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70529.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67969.503962                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             51                       # number of writebacks
system.l2cache.writebacks::total                   51                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          387                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          197                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          630                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          387                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          197                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          636                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23111600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11812400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2876357                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37800357                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23111600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11812400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2876357                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       325592                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38125949                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.641791                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.427332                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.696970                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.557522                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.641791                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.427332                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.696970                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.562832                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59719.896641                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59961.421320                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62529.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60000.566667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59719.896641                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59961.421320                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62529.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54265.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59946.460692                       # average overall mshr miss latency
system.l2cache.replacements                       642                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          383                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          383                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          383                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          383                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       325592                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       325592                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54265.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54265.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           21                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               21                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           25                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             25                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1676800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1676800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.543478                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.543478                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67072                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67072                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           25                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           25                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1476800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1476800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.543478                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.543478                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59072                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59072                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          216                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          242                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          478                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          387                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          606                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26199600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11768000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3244357                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41211957                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          415                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1084                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.641791                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.416867                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.696970                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.559041                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67699.224806                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68023.121387                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70529.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68006.529703                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          387                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          605                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23111600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10335600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2876357                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36323557                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.641791                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.414458                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.696970                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.558118                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59719.896641                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60090.697674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62529.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60038.937190                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13760                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4738                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.904179                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    58.383209                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   935.734401                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1918.814912                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   774.800246                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   408.267233                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.014254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228451                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.468461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.189160                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.099675                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1106                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          345                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          749                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1988                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270020                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729980                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18658                       # Number of tag accesses
system.l2cache.tags.data_accesses               18658                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     46585600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           24704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               40640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          24704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3264                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              386                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              197                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           46                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  635                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            51                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  51                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          530292623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          270641572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     63195494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      8242891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              872372579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     530292623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         530292623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70064569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70064569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70064569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         530292623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         270641572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     63195494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      8242891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             942437148                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
