<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p722" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_722{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_722{left:648px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_722{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_722{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_722{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t6_722{left:96px;bottom:1017px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t7_722{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_722{left:96px;bottom:960px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t9_722{left:96px;bottom:939px;letter-spacing:0.1px;word-spacing:-1.13px;}
#ta_722{left:96px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.47px;}
#tb_722{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tc_722{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.46px;}
#td_722{left:96px;bottom:838px;letter-spacing:-0.1px;word-spacing:0.01px;}
#te_722{left:262px;bottom:838px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_722{left:96px;bottom:816px;letter-spacing:0.12px;word-spacing:-0.97px;}
#tg_722{left:96px;bottom:795px;letter-spacing:0.12px;word-spacing:-0.71px;}
#th_722{left:96px;bottom:760px;letter-spacing:0.12px;word-spacing:-0.53px;}
#ti_722{left:96px;bottom:738px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tj_722{left:96px;bottom:717px;letter-spacing:0.12px;word-spacing:-0.77px;}
#tk_722{left:96px;bottom:696px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tl_722{left:96px;bottom:637px;letter-spacing:0.19px;}
#tm_722{left:192px;bottom:637px;letter-spacing:0.17px;word-spacing:0.07px;}
#tn_722{left:96px;bottom:601px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_722{left:96px;bottom:579px;letter-spacing:0.12px;word-spacing:-1.01px;}
#tp_722{left:620px;bottom:579px;letter-spacing:0.12px;word-spacing:-0.95px;}
#tq_722{left:774px;bottom:579px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#tr_722{left:96px;bottom:558px;letter-spacing:0.09px;word-spacing:-0.45px;}
#ts_722{left:96px;bottom:537px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_722{left:96px;bottom:515px;letter-spacing:0.13px;word-spacing:0.01px;}
#tu_722{left:158px;bottom:515px;}
#tv_722{left:164px;bottom:515px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tw_722{left:96px;bottom:494px;letter-spacing:0.15px;}
#tx_722{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_722{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_722{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_722{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_722{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_722{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_722{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_722{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_722{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts722" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg722Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg722" style="-webkit-user-select: none;"><object width="935" height="1210" data="722/722.svg" type="image/svg+xml" id="pdf722" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_722" class="t s1_722">267 </span><span id="t2_722" class="t s2_722">Exceptions and Interrupts </span>
<span id="t3_722" class="t s1_722">AMD64 Technology </span><span id="t4_722" class="t s1_722">24593—Rev. 3.41—June 2023 </span>
<span id="t5_722" class="t s3_722">of a higher value. Any pending, lower-priority interrupt enabled by the first MOV CR8 is recognized </span>
<span id="t6_722" class="t s3_722">between the two MOVs. </span>
<span id="t7_722" class="t s3_722">The TPR is an architectural abstraction of the interrupt controller (IC), which prioritizes and manages </span>
<span id="t8_722" class="t s3_722">external interrupt delivery to the processor. The IC can be an external system device, or it can be </span>
<span id="t9_722" class="t s3_722">integrated on the chip like the local advanced programmable interrupt controller (APIC). Typically, the </span>
<span id="ta_722" class="t s3_722">IC contains a priority mechanism similar, if not identical to, the TPR. The IC, however, is </span>
<span id="tb_722" class="t s3_722">implementation dependent, and the underlying priority mechanisms are subject to change. The TPR, </span>
<span id="tc_722" class="t s3_722">by contrast, is part of the AMD64 architecture. </span>
<span id="td_722" class="t s4_722">Effect of IC on TPR. </span><span id="te_722" class="t s3_722">The features of the implementation-specific IC can impact the operation of the </span>
<span id="tf_722" class="t s3_722">TPR. For example, the TPR might affect interrupt delivery only if the IC is enabled. Also, the mapping </span>
<span id="tg_722" class="t s3_722">of an external interrupt to a specific interrupt priority is an implementation-specific behavior of the IC. </span>
<span id="th_722" class="t s3_722">While the CR8 register provides the same functionality as the TPR at offset 80h of the local APIC, </span>
<span id="ti_722" class="t s3_722">software should only use one mechanism to access the TPR. For example, updating the TPR with a </span>
<span id="tj_722" class="t s3_722">write to the local APIC offset 0x80 but then reading it with a MOV CR8 is not guaranteed to return the </span>
<span id="tk_722" class="t s3_722">same value that was written by the local APIC write. </span>
<span id="tl_722" class="t s5_722">8.6 </span><span id="tm_722" class="t s5_722">Real-Mode Interrupt Control Transfers </span>
<span id="tn_722" class="t s3_722">In real mode, the IDT is a table of 4-byte entries, one entry for each of the 256 possible interrupts </span>
<span id="to_722" class="t s3_722">implemented by the system. The real mode IDT is often referred to as an </span><span id="tp_722" class="t s6_722">interrupt vector table</span><span id="tq_722" class="t s3_722">, or IVT. </span>
<span id="tr_722" class="t s3_722">Table entries contain a far pointer (CS:IP pair) to an exception or interrupt handler. The base of the </span>
<span id="ts_722" class="t s3_722">IDT is stored in the IDTR register, which is loaded with a value of 00h during a processor reset. </span>
<span id="tt_722" class="t s3_722">Figure 8</span><span id="tu_722" class="t s7_722">-</span><span id="tv_722" class="t s3_722">6 on page 268 shows how the real-mode interrupt handler is located by the interrupt </span>
<span id="tw_722" class="t s3_722">mechanism. </span>
<span id="tx_722" class="t s8_722">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
