$date
	Sun Oct 23 03:39:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#301751
b10110 !
1"
#301754
b10110 &
b10110 %
1$
#301755
0"
#301758
b1011 &
b1011 %
#301762
b100010 &
b100010 %
#301766
b10001 &
b10001 %
#301770
b110100 &
b110100 %
#301774
b11010 &
b11010 %
#301778
b1101 &
b1101 %
#301782
b101000 &
b101000 %
#301786
b10100 &
b10100 %
#301790
b1010 &
b1010 %
#301794
b101 &
b101 %
#301798
b10000 &
b10000 %
#301802
b1000 &
b1000 %
#301806
b100 &
b100 %
#301810
b10 &
b10 %
#301814
b1 &
1#
b1 %
#301818
b0 &
b0 %
0#
0$
#1228255
b11 !
1"
#1228258
b11 &
b11 %
1$
#1228259
0"
#1228262
b1010 &
b1010 %
#1228266
b101 &
b101 %
#1228270
b10000 &
b10000 %
#1228274
b1000 &
b1000 %
#1228278
b100 &
b100 %
#1228282
b10 &
b10 %
#1228286
b1 &
1#
b1 %
#1228290
b0 &
b0 %
0#
0$
#2281380
b11010 !
1"
#2281382
b11010 &
b11010 %
1$
#2281383
0"
#2281386
b1101 &
b1101 %
#2281390
b101000 &
b101000 %
#2281394
b10100 &
b10100 %
#2281398
b1010 &
b1010 %
#2281402
b101 &
b101 %
#2281406
b10000 &
b10000 %
#2281410
b1000 &
b1000 %
#2281414
b100 &
b100 %
#2281418
b10 &
b10 %
#2281422
b1 &
1#
b1 %
#2281426
b0 &
b0 %
0#
0$
#4500012
