module fsm_module (clk, reset, w, z, new_input4);
    input clk, reset, w, new_input4;
    output reg z;
    reg [2:0] current_state, next_state;
    wire w_Tj;
    parameter A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100, F=3'b101, deadlock_state=3'b110;
    
    assign w_Tj = w | new_input4;
    
    always @(current_state, w_Tj) begin
        if (reset == 1) begin
            current_state <= A;
            next_state <= A;
        end
        else begin
            case (current_state) begin
                A: if (w_Tj) next_state = B; else next_state = deadlock_state; //step1: A is selected as initial state, step2: A is connected to deadlock_state
                B: if (w_Tj) next_state = C; else next_state = E;
                C: if (w_Tj) next_state = C; else next_state = D;
                D: if (w_Tj) next_state = F; else next_state = A;
                E: if (w_Tj) next_state = F; else next_state = A;
                F: if (w_Tj) next_state = C; else next_state = E;
                deadlock_state: next_state = deadlock_state; //step3: deadlock_state is added in case statement
                default: next_state = 3'bxxx;
            endcase
        end
    end
    
    always @(posedge clk) begin
        if (!reset) begin
            current_state <= A;
        end
        else begin
            current_state <= next_state;
        end
    end
    
    always @(current_state) begin
        if (current_state == D || current_state == F) begin
            z = 2;
        end
        else begin
            z = 0;
        end
    end
endmodule