
SC2104_Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e2c  08007338  08007338  00017338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008164  08008164  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008164  08008164  00018164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800816c  0800816c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800816c  0800816c  0001816c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008170  08008170  00018170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008174  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000654  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000828  20000828  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d754  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001f57  00000000  00000000  0002d99b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d50  00000000  00000000  0002f8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a5d  00000000  00000000  00030648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021fb5  00000000  00000000  000310a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f2c4  00000000  00000000  0005305a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ccd2b  00000000  00000000  0006231e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000048ec  00000000  00000000  0012f04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  00133938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007320 	.word	0x08007320

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007320 	.word	0x08007320

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b590      	push	{r4, r7, lr}
 8000ea6:	b087      	sub	sp, #28
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t sbuf[15]="Hello World\n\r";
 8000eaa:	4b21      	ldr	r3, [pc, #132]	; (8000f30 <main+0x8c>)
 8000eac:	1d3c      	adds	r4, r7, #4
 8000eae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eb0:	c407      	stmia	r4!, {r0, r1, r2}
 8000eb2:	8023      	strh	r3, [r4, #0]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	74bb      	strb	r3, [r7, #18]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb8:	f000 ff2c 	bl	8001d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ebc:	f000 f842 	bl	8000f44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec0:	f000 f972 	bl	80011a8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ec4:	f000 f946 	bl	8001154 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000ec8:	f000 f89a 	bl	8001000 <MX_TIM6_Init>
  MX_TIM8_Init();
 8000ecc:	f000 f8ce 	bl	800106c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8000ed0:	f000 fc86 	bl	80017e0 <OLED_Init>
  OLED_ShowString(10, 5, "CE3002");
 8000ed4:	4a17      	ldr	r2, [pc, #92]	; (8000f34 <main+0x90>)
 8000ed6:	2105      	movs	r1, #5
 8000ed8:	200a      	movs	r0, #10
 8000eda:	f000 fc4f 	bl	800177c <OLED_ShowString>

  uint8_t *obuf = "Lab 1";
 8000ede:	4b16      	ldr	r3, [pc, #88]	; (8000f38 <main+0x94>)
 8000ee0:	617b      	str	r3, [r7, #20]
  OLED_ShowString(40,30, obuf);
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	211e      	movs	r1, #30
 8000ee6:	2028      	movs	r0, #40	; 0x28
 8000ee8:	f000 fc48 	bl	800177c <OLED_ShowString>
  OLED_Refresh_Gram();
 8000eec:	f000 fb1c 	bl	8001528 <OLED_Refresh_Gram>


  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000ef0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef4:	4811      	ldr	r0, [pc, #68]	; (8000f3c <main+0x98>)
 8000ef6:	f001 fa6a 	bl	80023ce <HAL_GPIO_TogglePin>
  HAL_Delay(500);
 8000efa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000efe:	f000 ff7b 	bl	8001df8 <HAL_Delay>
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000f02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f06:	480d      	ldr	r0, [pc, #52]	; (8000f3c <main+0x98>)
 8000f08:	f001 fa61 	bl	80023ce <HAL_GPIO_TogglePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8000f0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f10:	480a      	ldr	r0, [pc, #40]	; (8000f3c <main+0x98>)
 8000f12:	f001 fa5c 	bl	80023ce <HAL_GPIO_TogglePin>
	HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), 5);
 8000f16:	1d39      	adds	r1, r7, #4
 8000f18:	2305      	movs	r3, #5
 8000f1a:	220f      	movs	r2, #15
 8000f1c:	4808      	ldr	r0, [pc, #32]	; (8000f40 <main+0x9c>)
 8000f1e:	f003 f818 	bl	8003f52 <HAL_UART_Transmit>
	UltraSonic();
 8000f22:	f000 fa6f 	bl	8001404 <UltraSonic>
	HAL_Delay(500);
 8000f26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f2a:	f000 ff65 	bl	8001df8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8000f2e:	e7ed      	b.n	8000f0c <main+0x68>
 8000f30:	08007348 	.word	0x08007348
 8000f34:	08007338 	.word	0x08007338
 8000f38:	08007340 	.word	0x08007340
 8000f3c:	40020000 	.word	0x40020000
 8000f40:	20000280 	.word	0x20000280

08000f44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b094      	sub	sp, #80	; 0x50
 8000f48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4a:	f107 0320 	add.w	r3, r7, #32
 8000f4e:	2230      	movs	r2, #48	; 0x30
 8000f50:	2100      	movs	r1, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f004 f8eb 	bl	800512e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f58:	f107 030c 	add.w	r3, r7, #12
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	4b22      	ldr	r3, [pc, #136]	; (8000ff8 <SystemClock_Config+0xb4>)
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f70:	4a21      	ldr	r2, [pc, #132]	; (8000ff8 <SystemClock_Config+0xb4>)
 8000f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f76:	6413      	str	r3, [r2, #64]	; 0x40
 8000f78:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <SystemClock_Config+0xb4>)
 8000f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f84:	2300      	movs	r3, #0
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <SystemClock_Config+0xb8>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a1b      	ldr	r2, [pc, #108]	; (8000ffc <SystemClock_Config+0xb8>)
 8000f8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f92:	6013      	str	r3, [r2, #0]
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <SystemClock_Config+0xb8>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa8:	2310      	movs	r3, #16
 8000faa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fac:	2300      	movs	r3, #0
 8000fae:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb0:	f107 0320 	add.w	r3, r7, #32
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f001 fa4d 	bl	8002454 <HAL_RCC_OscConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000fc0:	f000 fa5e 	bl	8001480 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc4:	230f      	movs	r3, #15
 8000fc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 fcb0 	bl	8002944 <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000fea:	f000 fa49 	bl	8001480 <Error_Handler>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3750      	adds	r7, #80	; 0x50
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40007000 	.word	0x40007000

08001000 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001006:	463b      	mov	r3, r7
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <MX_TIM6_Init+0x64>)
 8001010:	4a15      	ldr	r2, [pc, #84]	; (8001068 <MX_TIM6_Init+0x68>)
 8001012:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <MX_TIM6_Init+0x64>)
 8001016:	220f      	movs	r2, #15
 8001018:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101a:	4b12      	ldr	r3, [pc, #72]	; (8001064 <MX_TIM6_Init+0x64>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001020:	4b10      	ldr	r3, [pc, #64]	; (8001064 <MX_TIM6_Init+0x64>)
 8001022:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001026:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001028:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <MX_TIM6_Init+0x64>)
 800102a:	2200      	movs	r2, #0
 800102c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800102e:	480d      	ldr	r0, [pc, #52]	; (8001064 <MX_TIM6_Init+0x64>)
 8001030:	f001 fe68 	bl	8002d04 <HAL_TIM_Base_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800103a:	f000 fa21 	bl	8001480 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800103e:	2300      	movs	r3, #0
 8001040:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	4806      	ldr	r0, [pc, #24]	; (8001064 <MX_TIM6_Init+0x64>)
 800104c:	f002 fea4 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001056:	f000 fa13 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200001f0 	.word	0x200001f0
 8001068:	40001000 	.word	0x40001000

0800106c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	; 0x28
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800108a:	463b      	mov	r3, r7
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001096:	4b2d      	ldr	r3, [pc, #180]	; (800114c <MX_TIM8_Init+0xe0>)
 8001098:	4a2d      	ldr	r2, [pc, #180]	; (8001150 <MX_TIM8_Init+0xe4>)
 800109a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16-1;
 800109c:	4b2b      	ldr	r3, [pc, #172]	; (800114c <MX_TIM8_Init+0xe0>)
 800109e:	220f      	movs	r2, #15
 80010a0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a2:	4b2a      	ldr	r3, [pc, #168]	; (800114c <MX_TIM8_Init+0xe0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80010a8:	4b28      	ldr	r3, [pc, #160]	; (800114c <MX_TIM8_Init+0xe0>)
 80010aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ae:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b0:	4b26      	ldr	r3, [pc, #152]	; (800114c <MX_TIM8_Init+0xe0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80010b6:	4b25      	ldr	r3, [pc, #148]	; (800114c <MX_TIM8_Init+0xe0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010bc:	4b23      	ldr	r3, [pc, #140]	; (800114c <MX_TIM8_Init+0xe0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80010c2:	4822      	ldr	r0, [pc, #136]	; (800114c <MX_TIM8_Init+0xe0>)
 80010c4:	f001 fe1e 	bl	8002d04 <HAL_TIM_Base_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80010ce:	f000 f9d7 	bl	8001480 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80010d8:	f107 0318 	add.w	r3, r7, #24
 80010dc:	4619      	mov	r1, r3
 80010de:	481b      	ldr	r0, [pc, #108]	; (800114c <MX_TIM8_Init+0xe0>)
 80010e0:	f002 fa9c 	bl	800361c <HAL_TIM_ConfigClockSource>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80010ea:	f000 f9c9 	bl	8001480 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80010ee:	4817      	ldr	r0, [pc, #92]	; (800114c <MX_TIM8_Init+0xe0>)
 80010f0:	f001 fec0 	bl	8002e74 <HAL_TIM_IC_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 80010fa:	f000 f9c1 	bl	8001480 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010fe:	2300      	movs	r3, #0
 8001100:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	4619      	mov	r1, r3
 800110c:	480f      	ldr	r0, [pc, #60]	; (800114c <MX_TIM8_Init+0xe0>)
 800110e:	f002 fe43 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8001118:	f000 f9b2 	bl	8001480 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800111c:	230a      	movs	r3, #10
 800111e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001120:	2301      	movs	r3, #1
 8001122:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800112c:	463b      	mov	r3, r7
 800112e:	2204      	movs	r2, #4
 8001130:	4619      	mov	r1, r3
 8001132:	4806      	ldr	r0, [pc, #24]	; (800114c <MX_TIM8_Init+0xe0>)
 8001134:	f002 f9d6 	bl	80034e4 <HAL_TIM_IC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800113e:	f000 f99f 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	3728      	adds	r7, #40	; 0x28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000238 	.word	0x20000238
 8001150:	40010400 	.word	0x40010400

08001154 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 800115a:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <MX_USART3_UART_Init+0x50>)
 800115c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 8001160:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001164:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 800117a:	220c      	movs	r2, #12
 800117c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001184:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800118a:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_USART3_UART_Init+0x4c>)
 800118c:	f002 fe94 	bl	8003eb8 <HAL_UART_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001196:	f000 f973 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000280 	.word	0x20000280
 80011a4:	40004800 	.word	0x40004800

080011a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	; 0x28
 80011ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	4b3c      	ldr	r3, [pc, #240]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a3b      	ldr	r2, [pc, #236]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011c8:	f043 0302 	orr.w	r3, r3, #2
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b39      	ldr	r3, [pc, #228]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b35      	ldr	r3, [pc, #212]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a34      	ldr	r2, [pc, #208]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011e4:	f043 0308 	orr.w	r3, r3, #8
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b32      	ldr	r3, [pc, #200]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	4b2e      	ldr	r3, [pc, #184]	; (80012b4 <MX_GPIO_Init+0x10c>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	4a2d      	ldr	r2, [pc, #180]	; (80012b4 <MX_GPIO_Init+0x10c>)
 8001200:	f043 0304 	orr.w	r3, r3, #4
 8001204:	6313      	str	r3, [r2, #48]	; 0x30
 8001206:	4b2b      	ldr	r3, [pc, #172]	; (80012b4 <MX_GPIO_Init+0x10c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	4b27      	ldr	r3, [pc, #156]	; (80012b4 <MX_GPIO_Init+0x10c>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	4a26      	ldr	r2, [pc, #152]	; (80012b4 <MX_GPIO_Init+0x10c>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	6313      	str	r3, [r2, #48]	; 0x30
 8001222:	4b24      	ldr	r3, [pc, #144]	; (80012b4 <MX_GPIO_Init+0x10c>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001234:	4820      	ldr	r0, [pc, #128]	; (80012b8 <MX_GPIO_Init+0x110>)
 8001236:	f001 f8b1 	bl	800239c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8001240:	481e      	ldr	r0, [pc, #120]	; (80012bc <MX_GPIO_Init+0x114>)
 8001242:	f001 f8ab 	bl	800239c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 800124c:	481c      	ldr	r0, [pc, #112]	; (80012c0 <MX_GPIO_Init+0x118>)
 800124e:	f001 f8a5 	bl	800239c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001258:	2301      	movs	r3, #1
 800125a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001260:	2300      	movs	r3, #0
 8001262:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001264:	f107 0314 	add.w	r3, r7, #20
 8001268:	4619      	mov	r1, r3
 800126a:	4813      	ldr	r0, [pc, #76]	; (80012b8 <MX_GPIO_Init+0x110>)
 800126c:	f000 fefa 	bl	8002064 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin RESET__Pin SDIN_Pin SCLK_Pin */
  GPIO_InitStruct.Pin = DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin;
 8001270:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001276:	2301      	movs	r3, #1
 8001278:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	4619      	mov	r1, r3
 8001288:	480c      	ldr	r0, [pc, #48]	; (80012bc <MX_GPIO_Init+0x114>)
 800128a:	f000 feeb 	bl	8002064 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin LED3_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LED3_Pin;
 800128e:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	4806      	ldr	r0, [pc, #24]	; (80012c0 <MX_GPIO_Init+0x118>)
 80012a8:	f000 fedc 	bl	8002064 <HAL_GPIO_Init>

}
 80012ac:	bf00      	nop
 80012ae:	3728      	adds	r7, #40	; 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40020400 	.word	0x40020400
 80012bc:	40020c00 	.word	0x40020c00
 80012c0:	40020000 	.word	0x40020000

080012c4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
	static int tc1, tc2, first=0, echo = 0;
	char buf[15];

	if(htim==&htim8){
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a46      	ldr	r2, [pc, #280]	; (80013e8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	f040 8085 	bne.w	80013e0 <HAL_TIM_IC_CaptureCallback+0x11c>
		if (first == 0){
 80012d6:	4b45      	ldr	r3, [pc, #276]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x128>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d11b      	bne.n	8001316 <HAL_TIM_IC_CaptureCallback+0x52>
			tc1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80012de:	2104      	movs	r1, #4
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f002 fa63 	bl	80037ac <HAL_TIM_ReadCapturedValue>
 80012e6:	4603      	mov	r3, r0
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b41      	ldr	r3, [pc, #260]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80012ec:	601a      	str	r2, [r3, #0]
			first=1;
 80012ee:	4b3f      	ldr	r3, [pc, #252]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x128>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	6a1a      	ldr	r2, [r3, #32]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001302:	621a      	str	r2, [r3, #32]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6a1a      	ldr	r2, [r3, #32]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f042 0220 	orr.w	r2, r2, #32
 8001312:	621a      	str	r2, [r3, #32]
			first=0;
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
			HAL_TIM_IC_Stop_IT(&htim8, TIM_CHANNEL_2);
		}
	}
}
 8001314:	e064      	b.n	80013e0 <HAL_TIM_IC_CaptureCallback+0x11c>
		} else if (first == 1){
 8001316:	4b35      	ldr	r3, [pc, #212]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x128>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d160      	bne.n	80013e0 <HAL_TIM_IC_CaptureCallback+0x11c>
			tc2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800131e:	2104      	movs	r1, #4
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f002 fa43 	bl	80037ac <HAL_TIM_ReadCapturedValue>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	4b32      	ldr	r3, [pc, #200]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x130>)
 800132c:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2200      	movs	r2, #0
 8001334:	625a      	str	r2, [r3, #36]	; 0x24
			if(tc2 >= tc1){
 8001336:	4b2f      	ldr	r3, [pc, #188]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b2d      	ldr	r3, [pc, #180]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	429a      	cmp	r2, r3
 8001340:	db07      	blt.n	8001352 <HAL_TIM_IC_CaptureCallback+0x8e>
				echo = tc2 - tc1;
 8001342:	4b2c      	ldr	r3, [pc, #176]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	4a2a      	ldr	r2, [pc, #168]	; (80013f8 <HAL_TIM_IC_CaptureCallback+0x134>)
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	e009      	b.n	8001366 <HAL_TIM_IC_CaptureCallback+0xa2>
				echo = (0xffff - tc1) + tc2;
 8001352:	4b27      	ldr	r3, [pc, #156]	; (80013f0 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800135a:	33ff      	adds	r3, #255	; 0xff
 800135c:	4a25      	ldr	r2, [pc, #148]	; (80013f4 <HAL_TIM_IC_CaptureCallback+0x130>)
 800135e:	6812      	ldr	r2, [r2, #0]
 8001360:	4413      	add	r3, r2
 8001362:	4a25      	ldr	r2, [pc, #148]	; (80013f8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001364:	6013      	str	r3, [r2, #0]
			sprintf(buf, "Echo = %5dus", echo);
 8001366:	4b24      	ldr	r3, [pc, #144]	; (80013f8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	f107 0308 	add.w	r3, r7, #8
 800136e:	4923      	ldr	r1, [pc, #140]	; (80013fc <HAL_TIM_IC_CaptureCallback+0x138>)
 8001370:	4618      	mov	r0, r3
 8001372:	f003 fe79 	bl	8005068 <siprintf>
			OLED_ShowString(10, 40, &buf[0]);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	461a      	mov	r2, r3
 800137c:	2128      	movs	r1, #40	; 0x28
 800137e:	200a      	movs	r0, #10
 8001380:	f000 f9fc 	bl	800177c <OLED_ShowString>
			sprintf(buf, "Dist = %5.1fcm", echo * 343/2);
 8001384:	4b1c      	ldr	r3, [pc, #112]	; (80013f8 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f240 1257 	movw	r2, #343	; 0x157
 800138c:	fb02 f303 	mul.w	r3, r2, r3
 8001390:	0fda      	lsrs	r2, r3, #31
 8001392:	4413      	add	r3, r2
 8001394:	105b      	asrs	r3, r3, #1
 8001396:	461a      	mov	r2, r3
 8001398:	f107 0308 	add.w	r3, r7, #8
 800139c:	4918      	ldr	r1, [pc, #96]	; (8001400 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800139e:	4618      	mov	r0, r3
 80013a0:	f003 fe62 	bl	8005068 <siprintf>
			OLED_ShowString(10, 50, &buf[0]);
 80013a4:	f107 0308 	add.w	r3, r7, #8
 80013a8:	461a      	mov	r2, r3
 80013aa:	2132      	movs	r1, #50	; 0x32
 80013ac:	200a      	movs	r0, #10
 80013ae:	f000 f9e5 	bl	800177c <OLED_ShowString>
			OLED_Refresh_Gram();
 80013b2:	f000 f8b9 	bl	8001528 <OLED_Refresh_Gram>
			first=0;
 80013b6:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <HAL_TIM_IC_CaptureCallback+0x128>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6a1a      	ldr	r2, [r3, #32]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80013ca:	621a      	str	r2, [r3, #32]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6a12      	ldr	r2, [r2, #32]
 80013d6:	621a      	str	r2, [r3, #32]
			HAL_TIM_IC_Stop_IT(&htim8, TIM_CHANNEL_2);
 80013d8:	2104      	movs	r1, #4
 80013da:	4803      	ldr	r0, [pc, #12]	; (80013e8 <HAL_TIM_IC_CaptureCallback+0x124>)
 80013dc:	f001 fecc 	bl	8003178 <HAL_TIM_IC_Stop_IT>
}
 80013e0:	bf00      	nop
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000238 	.word	0x20000238
 80013ec:	200002c4 	.word	0x200002c4
 80013f0:	200002c8 	.word	0x200002c8
 80013f4:	200002cc 	.word	0x200002cc
 80013f8:	200002d0 	.word	0x200002d0
 80013fc:	08007358 	.word	0x08007358
 8001400:	08007368 	.word	0x08007368

08001404 <UltraSonic>:
void UltraSonic(void){
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800140e:	4819      	ldr	r0, [pc, #100]	; (8001474 <UltraSonic+0x70>)
 8001410:	f000 ffc4 	bl	800239c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001414:	2032      	movs	r0, #50	; 0x32
 8001416:	f000 fcef 	bl	8001df8 <HAL_Delay>

	HAL_TIM_Base_Start(&htim6);
 800141a:	4817      	ldr	r0, [pc, #92]	; (8001478 <UltraSonic+0x74>)
 800141c:	f001 fcc2 	bl	8002da4 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001420:	2104      	movs	r1, #4
 8001422:	4816      	ldr	r0, [pc, #88]	; (800147c <UltraSonic+0x78>)
 8001424:	f001 fd80 	bl	8002f28 <HAL_TIM_IC_Start_IT>
	__HAL_TIM_SET_CAPTUREPOLARITY(&htim8, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <UltraSonic+0x78>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6a1a      	ldr	r2, [r3, #32]
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <UltraSonic+0x78>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001436:	621a      	str	r2, [r3, #32]
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <UltraSonic+0x78>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <UltraSonic+0x78>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6a12      	ldr	r2, [r2, #32]
 8001442:	621a      	str	r2, [r3, #32]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800144a:	480a      	ldr	r0, [pc, #40]	; (8001474 <UltraSonic+0x70>)
 800144c:	f000 ffa6 	bl	800239c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <UltraSonic+0x74>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2200      	movs	r2, #0
 8001456:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim6)<=10);
 8001458:	bf00      	nop
 800145a:	4b07      	ldr	r3, [pc, #28]	; (8001478 <UltraSonic+0x74>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001460:	2b0a      	cmp	r3, #10
 8001462:	d9fa      	bls.n	800145a <UltraSonic+0x56>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800146a:	4802      	ldr	r0, [pc, #8]	; (8001474 <UltraSonic+0x70>)
 800146c:	f000 ff96 	bl	800239c <HAL_GPIO_WritePin>
}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40020400 	.word	0x40020400
 8001478:	200001f0 	.word	0x200001f0
 800147c:	20000238 	.word	0x20000238

08001480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001484:	b672      	cpsid	i
}
 8001486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001488:	e7fe      	b.n	8001488 <Error_Handler+0x8>
	...

0800148c <OLED_WR_Byte>:
Output  : none

**************************************************************************/  

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	460a      	mov	r2, r1
 8001496:	71fb      	strb	r3, [r7, #7]
 8001498:	4613      	mov	r3, r2
 800149a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1) 		// Data write
 800149c:	79bb      	ldrb	r3, [r7, #6]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d106      	bne.n	80014b0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();		// Set the D/C# line
 80014a2:	2201      	movs	r2, #1
 80014a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a8:	481e      	ldr	r0, [pc, #120]	; (8001524 <OLED_WR_Byte+0x98>)
 80014aa:	f000 ff77 	bl	800239c <HAL_GPIO_WritePin>
 80014ae:	e005      	b.n	80014bc <OLED_WR_Byte+0x30>
	else  					// Command write
	  OLED_RS_Clr();        // Clear the D/C# line
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014b6:	481b      	ldr	r0, [pc, #108]	; (8001524 <OLED_WR_Byte+0x98>)
 80014b8:	f000 ff70 	bl	800239c <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 80014bc:	2300      	movs	r3, #0
 80014be:	73fb      	strb	r3, [r7, #15]
 80014c0:	e022      	b.n	8001508 <OLED_WR_Byte+0x7c>
	{ // Complete the code below
		OLED_SCLK_Clr();
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014c8:	4816      	ldr	r0, [pc, #88]	; (8001524 <OLED_WR_Byte+0x98>)
 80014ca:	f000 ff67 	bl	800239c <HAL_GPIO_WritePin>
		if(dat&0x80) {
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	da06      	bge.n	80014e4 <OLED_WR_Byte+0x58>
			OLED_SDIN_Set();
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014dc:	4811      	ldr	r0, [pc, #68]	; (8001524 <OLED_WR_Byte+0x98>)
 80014de:	f000 ff5d 	bl	800239c <HAL_GPIO_WritePin>
 80014e2:	e005      	b.n	80014f0 <OLED_WR_Byte+0x64>
		}
		else {
			OLED_SDIN_Clr();
 80014e4:	2200      	movs	r2, #0
 80014e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ea:	480e      	ldr	r0, [pc, #56]	; (8001524 <OLED_WR_Byte+0x98>)
 80014ec:	f000 ff56 	bl	800239c <HAL_GPIO_WritePin>
		}
		OLED_SCLK_Set();
 80014f0:	2201      	movs	r2, #1
 80014f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014f6:	480b      	ldr	r0, [pc, #44]	; (8001524 <OLED_WR_Byte+0x98>)
 80014f8:	f000 ff50 	bl	800239c <HAL_GPIO_WritePin>
		dat = dat<<1;
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	3301      	adds	r3, #1
 8001506:	73fb      	strb	r3, [r7, #15]
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	2b07      	cmp	r3, #7
 800150c:	d9d9      	bls.n	80014c2 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Keep the D/C# line high upon exit
 800150e:	2201      	movs	r2, #1
 8001510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001514:	4803      	ldr	r0, [pc, #12]	; (8001524 <OLED_WR_Byte+0x98>)
 8001516:	f000 ff41 	bl	800239c <HAL_GPIO_WritePin>
} 
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40020c00 	.word	0x40020c00

08001528 <OLED_Refresh_Gram>:

//**************************************************************************
// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 800152e:	2300      	movs	r3, #0
 8001530:	71fb      	strb	r3, [r7, #7]
 8001532:	e026      	b.n	8001582 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	3b50      	subs	r3, #80	; 0x50
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ffa5 	bl	800148c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8001542:	2100      	movs	r1, #0
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff ffa1 	bl	800148c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 800154a:	2100      	movs	r1, #0
 800154c:	2010      	movs	r0, #16
 800154e:	f7ff ff9d 	bl	800148c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8001552:	2300      	movs	r3, #0
 8001554:	71bb      	strb	r3, [r7, #6]
 8001556:	e00d      	b.n	8001574 <OLED_Refresh_Gram+0x4c>
 8001558:	79ba      	ldrb	r2, [r7, #6]
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	490d      	ldr	r1, [pc, #52]	; (8001594 <OLED_Refresh_Gram+0x6c>)
 800155e:	00d2      	lsls	r2, r2, #3
 8001560:	440a      	add	r2, r1
 8001562:	4413      	add	r3, r2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2101      	movs	r1, #1
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff8f 	bl	800148c <OLED_WR_Byte>
 800156e:	79bb      	ldrb	r3, [r7, #6]
 8001570:	3301      	adds	r3, #1
 8001572:	71bb      	strb	r3, [r7, #6]
 8001574:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001578:	2b00      	cmp	r3, #0
 800157a:	daed      	bge.n	8001558 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	3301      	adds	r3, #1
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b07      	cmp	r3, #7
 8001586:	d9d5      	bls.n	8001534 <OLED_Refresh_Gram+0xc>
	}
}
 8001588:	bf00      	nop
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200002d4 	.word	0x200002d4

08001598 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800159e:	2300      	movs	r3, #0
 80015a0:	71fb      	strb	r3, [r7, #7]
 80015a2:	e014      	b.n	80015ce <OLED_Clear+0x36>
 80015a4:	2300      	movs	r3, #0
 80015a6:	71bb      	strb	r3, [r7, #6]
 80015a8:	e00a      	b.n	80015c0 <OLED_Clear+0x28>
 80015aa:	79ba      	ldrb	r2, [r7, #6]
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	490c      	ldr	r1, [pc, #48]	; (80015e0 <OLED_Clear+0x48>)
 80015b0:	00d2      	lsls	r2, r2, #3
 80015b2:	440a      	add	r2, r1
 80015b4:	4413      	add	r3, r2
 80015b6:	2200      	movs	r2, #0
 80015b8:	701a      	strb	r2, [r3, #0]
 80015ba:	79bb      	ldrb	r3, [r7, #6]
 80015bc:	3301      	adds	r3, #1
 80015be:	71bb      	strb	r3, [r7, #6]
 80015c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	daf0      	bge.n	80015aa <OLED_Clear+0x12>
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	3301      	adds	r3, #1
 80015cc:	71fb      	strb	r3, [r7, #7]
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	2b07      	cmp	r3, #7
 80015d2:	d9e7      	bls.n	80015a4 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80015d4:	f7ff ffa8 	bl	8001528 <OLED_Refresh_Gram>
}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	200002d4 	.word	0x200002d4

080015e4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
 80015ee:	460b      	mov	r3, r1
 80015f0:	71bb      	strb	r3, [r7, #6]
 80015f2:	4613      	mov	r3, r2
 80015f4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db41      	blt.n	8001686 <OLED_DrawPoint+0xa2>
 8001602:	79bb      	ldrb	r3, [r7, #6]
 8001604:	2b3f      	cmp	r3, #63	; 0x3f
 8001606:	d83e      	bhi.n	8001686 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8001608:	79bb      	ldrb	r3, [r7, #6]
 800160a:	08db      	lsrs	r3, r3, #3
 800160c:	b2db      	uxtb	r3, r3
 800160e:	f1c3 0307 	rsb	r3, r3, #7
 8001612:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800161c:	7b7b      	ldrb	r3, [r7, #13]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2201      	movs	r2, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800162a:	797b      	ldrb	r3, [r7, #5]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d012      	beq.n	8001656 <OLED_DrawPoint+0x72>
 8001630:	79fa      	ldrb	r2, [r7, #7]
 8001632:	7bbb      	ldrb	r3, [r7, #14]
 8001634:	4917      	ldr	r1, [pc, #92]	; (8001694 <OLED_DrawPoint+0xb0>)
 8001636:	00d2      	lsls	r2, r2, #3
 8001638:	440a      	add	r2, r1
 800163a:	4413      	add	r3, r2
 800163c:	7818      	ldrb	r0, [r3, #0]
 800163e:	79fa      	ldrb	r2, [r7, #7]
 8001640:	7bbb      	ldrb	r3, [r7, #14]
 8001642:	7bf9      	ldrb	r1, [r7, #15]
 8001644:	4301      	orrs	r1, r0
 8001646:	b2c8      	uxtb	r0, r1
 8001648:	4912      	ldr	r1, [pc, #72]	; (8001694 <OLED_DrawPoint+0xb0>)
 800164a:	00d2      	lsls	r2, r2, #3
 800164c:	440a      	add	r2, r1
 800164e:	4413      	add	r3, r2
 8001650:	4602      	mov	r2, r0
 8001652:	701a      	strb	r2, [r3, #0]
 8001654:	e018      	b.n	8001688 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8001656:	79fa      	ldrb	r2, [r7, #7]
 8001658:	7bbb      	ldrb	r3, [r7, #14]
 800165a:	490e      	ldr	r1, [pc, #56]	; (8001694 <OLED_DrawPoint+0xb0>)
 800165c:	00d2      	lsls	r2, r2, #3
 800165e:	440a      	add	r2, r1
 8001660:	4413      	add	r3, r2
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b25a      	sxtb	r2, r3
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	43db      	mvns	r3, r3
 800166c:	b25b      	sxtb	r3, r3
 800166e:	4013      	ands	r3, r2
 8001670:	b259      	sxtb	r1, r3
 8001672:	79fa      	ldrb	r2, [r7, #7]
 8001674:	7bbb      	ldrb	r3, [r7, #14]
 8001676:	b2c8      	uxtb	r0, r1
 8001678:	4906      	ldr	r1, [pc, #24]	; (8001694 <OLED_DrawPoint+0xb0>)
 800167a:	00d2      	lsls	r2, r2, #3
 800167c:	440a      	add	r2, r1
 800167e:	4413      	add	r3, r2
 8001680:	4602      	mov	r2, r0
 8001682:	701a      	strb	r2, [r3, #0]
 8001684:	e000      	b.n	8001688 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8001686:	bf00      	nop
}
 8001688:	3714      	adds	r7, #20
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	200002d4 	.word	0x200002d4

08001698 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	4604      	mov	r4, r0
 80016a0:	4608      	mov	r0, r1
 80016a2:	4611      	mov	r1, r2
 80016a4:	461a      	mov	r2, r3
 80016a6:	4623      	mov	r3, r4
 80016a8:	71fb      	strb	r3, [r7, #7]
 80016aa:	4603      	mov	r3, r0
 80016ac:	71bb      	strb	r3, [r7, #6]
 80016ae:	460b      	mov	r3, r1
 80016b0:	717b      	strb	r3, [r7, #5]
 80016b2:	4613      	mov	r3, r2
 80016b4:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80016b6:	79bb      	ldrb	r3, [r7, #6]
 80016b8:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80016ba:	797b      	ldrb	r3, [r7, #5]
 80016bc:	3b20      	subs	r3, #32
 80016be:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80016c0:	2300      	movs	r3, #0
 80016c2:	73bb      	strb	r3, [r7, #14]
 80016c4:	e04d      	b.n	8001762 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80016c6:	793b      	ldrb	r3, [r7, #4]
 80016c8:	2b0c      	cmp	r3, #12
 80016ca:	d10b      	bne.n	80016e4 <OLED_ShowChar+0x4c>
 80016cc:	797a      	ldrb	r2, [r7, #5]
 80016ce:	7bb9      	ldrb	r1, [r7, #14]
 80016d0:	4828      	ldr	r0, [pc, #160]	; (8001774 <OLED_ShowChar+0xdc>)
 80016d2:	4613      	mov	r3, r2
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	4413      	add	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4403      	add	r3, r0
 80016dc:	440b      	add	r3, r1
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	e007      	b.n	80016f4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80016e4:	797a      	ldrb	r2, [r7, #5]
 80016e6:	7bbb      	ldrb	r3, [r7, #14]
 80016e8:	4923      	ldr	r1, [pc, #140]	; (8001778 <OLED_ShowChar+0xe0>)
 80016ea:	0112      	lsls	r2, r2, #4
 80016ec:	440a      	add	r2, r1
 80016ee:	4413      	add	r3, r2
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	737b      	strb	r3, [r7, #13]
 80016f8:	e02d      	b.n	8001756 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80016fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	da07      	bge.n	8001712 <OLED_ShowChar+0x7a>
 8001702:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001706:	79b9      	ldrb	r1, [r7, #6]
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff ff6a 	bl	80015e4 <OLED_DrawPoint>
 8001710:	e00c      	b.n	800172c <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8001712:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001716:	2b00      	cmp	r3, #0
 8001718:	bf0c      	ite	eq
 800171a:	2301      	moveq	r3, #1
 800171c:	2300      	movne	r3, #0
 800171e:	b2db      	uxtb	r3, r3
 8001720:	461a      	mov	r2, r3
 8001722:	79b9      	ldrb	r1, [r7, #6]
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff ff5c 	bl	80015e4 <OLED_DrawPoint>
			temp<<=1;
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	73fb      	strb	r3, [r7, #15]
			y++;
 8001732:	79bb      	ldrb	r3, [r7, #6]
 8001734:	3301      	adds	r3, #1
 8001736:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8001738:	79ba      	ldrb	r2, [r7, #6]
 800173a:	7b3b      	ldrb	r3, [r7, #12]
 800173c:	1ad2      	subs	r2, r2, r3
 800173e:	793b      	ldrb	r3, [r7, #4]
 8001740:	429a      	cmp	r2, r3
 8001742:	d105      	bne.n	8001750 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8001744:	7b3b      	ldrb	r3, [r7, #12]
 8001746:	71bb      	strb	r3, [r7, #6]
				x++;
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	3301      	adds	r3, #1
 800174c:	71fb      	strb	r3, [r7, #7]
				break;
 800174e:	e005      	b.n	800175c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8001750:	7b7b      	ldrb	r3, [r7, #13]
 8001752:	3301      	adds	r3, #1
 8001754:	737b      	strb	r3, [r7, #13]
 8001756:	7b7b      	ldrb	r3, [r7, #13]
 8001758:	2b07      	cmp	r3, #7
 800175a:	d9ce      	bls.n	80016fa <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800175c:	7bbb      	ldrb	r3, [r7, #14]
 800175e:	3301      	adds	r3, #1
 8001760:	73bb      	strb	r3, [r7, #14]
 8001762:	7bba      	ldrb	r2, [r7, #14]
 8001764:	793b      	ldrb	r3, [r7, #4]
 8001766:	429a      	cmp	r2, r3
 8001768:	d3ad      	bcc.n	80016c6 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800176a:	bf00      	nop
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bd90      	pop	{r4, r7, pc}
 8001774:	08007378 	.word	0x08007378
 8001778:	080077ec 	.word	0x080077ec

0800177c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af02      	add	r7, sp, #8
 8001782:	4603      	mov	r3, r0
 8001784:	603a      	str	r2, [r7, #0]
 8001786:	71fb      	strb	r3, [r7, #7]
 8001788:	460b      	mov	r3, r1
 800178a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800178c:	e01f      	b.n	80017ce <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	2b7a      	cmp	r3, #122	; 0x7a
 8001792:	d904      	bls.n	800179e <OLED_ShowString+0x22>
 8001794:	2300      	movs	r3, #0
 8001796:	71fb      	strb	r3, [r7, #7]
 8001798:	79bb      	ldrb	r3, [r7, #6]
 800179a:	3310      	adds	r3, #16
 800179c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800179e:	79bb      	ldrb	r3, [r7, #6]
 80017a0:	2b3a      	cmp	r3, #58	; 0x3a
 80017a2:	d905      	bls.n	80017b0 <OLED_ShowString+0x34>
 80017a4:	2300      	movs	r3, #0
 80017a6:	71fb      	strb	r3, [r7, #7]
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	71bb      	strb	r3, [r7, #6]
 80017ac:	f7ff fef4 	bl	8001598 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	781a      	ldrb	r2, [r3, #0]
 80017b4:	79b9      	ldrb	r1, [r7, #6]
 80017b6:	79f8      	ldrb	r0, [r7, #7]
 80017b8:	2301      	movs	r3, #1
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	230c      	movs	r3, #12
 80017be:	f7ff ff6b 	bl	8001698 <OLED_ShowChar>
        x+=8;
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	3308      	adds	r3, #8
 80017c6:	71fb      	strb	r3, [r7, #7]
        p++;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	3301      	adds	r3, #1
 80017cc:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1db      	bne.n	800178e <OLED_ShowString+0x12>
    }  
}	 
 80017d6:	bf00      	nop
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <OLED_Init>:

void OLED_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80017e4:	f000 fe0e 	bl	8002404 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80017e8:	4b42      	ldr	r3, [pc, #264]	; (80018f4 <OLED_Init+0x114>)
 80017ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ec:	4a41      	ldr	r2, [pc, #260]	; (80018f4 <OLED_Init+0x114>)
 80017ee:	f023 0301 	bic.w	r3, r3, #1
 80017f2:	6713      	str	r3, [r2, #112]	; 0x70
 80017f4:	4b3f      	ldr	r3, [pc, #252]	; (80018f4 <OLED_Init+0x114>)
 80017f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f8:	4a3e      	ldr	r2, [pc, #248]	; (80018f4 <OLED_Init+0x114>)
 80017fa:	f023 0304 	bic.w	r3, r3, #4
 80017fe:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001800:	f000 fe14 	bl	800242c <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001804:	2200      	movs	r2, #0
 8001806:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800180a:	483b      	ldr	r0, [pc, #236]	; (80018f8 <OLED_Init+0x118>)
 800180c:	f000 fdc6 	bl	800239c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001810:	2064      	movs	r0, #100	; 0x64
 8001812:	f000 faf1 	bl	8001df8 <HAL_Delay>
	OLED_RST_Set();
 8001816:	2201      	movs	r2, #1
 8001818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800181c:	4836      	ldr	r0, [pc, #216]	; (80018f8 <OLED_Init+0x118>)
 800181e:	f000 fdbd 	bl	800239c <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001822:	2100      	movs	r1, #0
 8001824:	20ae      	movs	r0, #174	; 0xae
 8001826:	f7ff fe31 	bl	800148c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800182a:	2100      	movs	r1, #0
 800182c:	20d5      	movs	r0, #213	; 0xd5
 800182e:	f7ff fe2d 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8001832:	2100      	movs	r1, #0
 8001834:	2050      	movs	r0, #80	; 0x50
 8001836:	f7ff fe29 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800183a:	2100      	movs	r1, #0
 800183c:	20a8      	movs	r0, #168	; 0xa8
 800183e:	f7ff fe25 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001842:	2100      	movs	r1, #0
 8001844:	203f      	movs	r0, #63	; 0x3f
 8001846:	f7ff fe21 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800184a:	2100      	movs	r1, #0
 800184c:	20d3      	movs	r0, #211	; 0xd3
 800184e:	f7ff fe1d 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001852:	2100      	movs	r1, #0
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff fe19 	bl	800148c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800185a:	2100      	movs	r1, #0
 800185c:	2040      	movs	r0, #64	; 0x40
 800185e:	f7ff fe15 	bl	800148c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001862:	2100      	movs	r1, #0
 8001864:	208d      	movs	r0, #141	; 0x8d
 8001866:	f7ff fe11 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800186a:	2100      	movs	r1, #0
 800186c:	2014      	movs	r0, #20
 800186e:	f7ff fe0d 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001872:	2100      	movs	r1, #0
 8001874:	2020      	movs	r0, #32
 8001876:	f7ff fe09 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800187a:	2100      	movs	r1, #0
 800187c:	2002      	movs	r0, #2
 800187e:	f7ff fe05 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001882:	2100      	movs	r1, #0
 8001884:	20a1      	movs	r0, #161	; 0xa1
 8001886:	f7ff fe01 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800188a:	2100      	movs	r1, #0
 800188c:	20c0      	movs	r0, #192	; 0xc0
 800188e:	f7ff fdfd 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001892:	2100      	movs	r1, #0
 8001894:	20da      	movs	r0, #218	; 0xda
 8001896:	f7ff fdf9 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800189a:	2100      	movs	r1, #0
 800189c:	2012      	movs	r0, #18
 800189e:	f7ff fdf5 	bl	800148c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 80018a2:	2100      	movs	r1, #0
 80018a4:	2081      	movs	r0, #129	; 0x81
 80018a6:	f7ff fdf1 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80018aa:	2100      	movs	r1, #0
 80018ac:	20ef      	movs	r0, #239	; 0xef
 80018ae:	f7ff fded 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80018b2:	2100      	movs	r1, #0
 80018b4:	20d9      	movs	r0, #217	; 0xd9
 80018b6:	f7ff fde9 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80018ba:	2100      	movs	r1, #0
 80018bc:	20f1      	movs	r0, #241	; 0xf1
 80018be:	f7ff fde5 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80018c2:	2100      	movs	r1, #0
 80018c4:	20db      	movs	r0, #219	; 0xdb
 80018c6:	f7ff fde1 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80018ca:	2100      	movs	r1, #0
 80018cc:	2030      	movs	r0, #48	; 0x30
 80018ce:	f7ff fddd 	bl	800148c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80018d2:	2100      	movs	r1, #0
 80018d4:	20a4      	movs	r0, #164	; 0xa4
 80018d6:	f7ff fdd9 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80018da:	2100      	movs	r1, #0
 80018dc:	20a6      	movs	r0, #166	; 0xa6
 80018de:	f7ff fdd5 	bl	800148c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80018e2:	2100      	movs	r1, #0
 80018e4:	20af      	movs	r0, #175	; 0xaf
 80018e6:	f7ff fdd1 	bl	800148c <OLED_WR_Byte>
	OLED_Clear(); 
 80018ea:	f7ff fe55 	bl	8001598 <OLED_Clear>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020c00 	.word	0x40020c00

080018fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b10      	ldr	r3, [pc, #64]	; (8001948 <HAL_MspInit+0x4c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	4a0f      	ldr	r2, [pc, #60]	; (8001948 <HAL_MspInit+0x4c>)
 800190c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001910:	6453      	str	r3, [r2, #68]	; 0x44
 8001912:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <HAL_MspInit+0x4c>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	4b09      	ldr	r3, [pc, #36]	; (8001948 <HAL_MspInit+0x4c>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	4a08      	ldr	r2, [pc, #32]	; (8001948 <HAL_MspInit+0x4c>)
 8001928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192c:	6413      	str	r3, [r2, #64]	; 0x40
 800192e:	4b06      	ldr	r3, [pc, #24]	; (8001948 <HAL_MspInit+0x4c>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800

0800194c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM6)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a27      	ldr	r2, [pc, #156]	; (8001a08 <HAL_TIM_Base_MspInit+0xbc>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d10e      	bne.n	800198c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	4b26      	ldr	r3, [pc, #152]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	4a25      	ldr	r2, [pc, #148]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 8001978:	f043 0310 	orr.w	r3, r3, #16
 800197c:	6413      	str	r3, [r2, #64]	; 0x40
 800197e:	4b23      	ldr	r3, [pc, #140]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	f003 0310 	and.w	r3, r3, #16
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800198a:	e038      	b.n	80019fe <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM8)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a1f      	ldr	r2, [pc, #124]	; (8001a10 <HAL_TIM_Base_MspInit+0xc4>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d133      	bne.n	80019fe <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a1b      	ldr	r2, [pc, #108]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	4b15      	ldr	r3, [pc, #84]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a14      	ldr	r2, [pc, #80]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_TIM_Base_MspInit+0xc0>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_Pin;
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d2:	2302      	movs	r3, #2
 80019d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019da:	2300      	movs	r3, #0
 80019dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80019de:	2303      	movs	r3, #3
 80019e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4619      	mov	r1, r3
 80019e8:	480a      	ldr	r0, [pc, #40]	; (8001a14 <HAL_TIM_Base_MspInit+0xc8>)
 80019ea:	f000 fb3b 	bl	8002064 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2100      	movs	r1, #0
 80019f2:	202e      	movs	r0, #46	; 0x2e
 80019f4:	f000 faff 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80019f8:	202e      	movs	r0, #46	; 0x2e
 80019fa:	f000 fb18 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 80019fe:	bf00      	nop
 8001a00:	3728      	adds	r7, #40	; 0x28
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40001000 	.word	0x40001000
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40010400 	.word	0x40010400
 8001a14:	40020800 	.word	0x40020800

08001a18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a19      	ldr	r2, [pc, #100]	; (8001a9c <HAL_UART_MspInit+0x84>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d12c      	bne.n	8001a94 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <HAL_UART_MspInit+0x88>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	4a17      	ldr	r2, [pc, #92]	; (8001aa0 <HAL_UART_MspInit+0x88>)
 8001a44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a48:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <HAL_UART_MspInit+0x88>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <HAL_UART_MspInit+0x88>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a10      	ldr	r2, [pc, #64]	; (8001aa0 <HAL_UART_MspInit+0x88>)
 8001a60:	f043 0308 	orr.w	r3, r3, #8
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <HAL_UART_MspInit+0x88>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a80:	2303      	movs	r3, #3
 8001a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a84:	2307      	movs	r3, #7
 8001a86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <HAL_UART_MspInit+0x8c>)
 8001a90:	f000 fae8 	bl	8002064 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a94:	bf00      	nop
 8001a96:	3728      	adds	r7, #40	; 0x28
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40004800 	.word	0x40004800
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020c00 	.word	0x40020c00

08001aa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aac:	e7fe      	b.n	8001aac <NMI_Handler+0x4>

08001aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab2:	e7fe      	b.n	8001ab2 <HardFault_Handler+0x4>

08001ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <MemManage_Handler+0x4>

08001aba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001abe:	e7fe      	b.n	8001abe <BusFault_Handler+0x4>

08001ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <UsageFault_Handler+0x4>

08001ac6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af4:	f000 f960 	bl	8001db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001b00:	4802      	ldr	r0, [pc, #8]	; (8001b0c <TIM8_CC_IRQHandler+0x10>)
 8001b02:	f001 fbe7 	bl	80032d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000238 	.word	0x20000238

08001b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
	return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_kill>:

int _kill(int pid, int sig)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b2a:	f003 fb53 	bl	80051d4 <__errno>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2216      	movs	r2, #22
 8001b32:	601a      	str	r2, [r3, #0]
	return -1;
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <_exit>:

void _exit (int status)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b48:	f04f 31ff 	mov.w	r1, #4294967295
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ffe7 	bl	8001b20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b52:	e7fe      	b.n	8001b52 <_exit+0x12>

08001b54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	e00a      	b.n	8001b7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b66:	f3af 8000 	nop.w
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	60ba      	str	r2, [r7, #8]
 8001b72:	b2ca      	uxtb	r2, r1
 8001b74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <_read+0x12>
	}

return len;
 8001b84:	687b      	ldr	r3, [r7, #4]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	e009      	b.n	8001bb4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1c5a      	adds	r2, r3, #1
 8001ba4:	60ba      	str	r2, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf1      	blt.n	8001ba0 <_write+0x12>
	}
	return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_close>:

int _close(int file)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
	return -1;
 8001bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bee:	605a      	str	r2, [r3, #4]
	return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <_isatty>:

int _isatty(int file)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
	return 1;
 8001c06:	2301      	movs	r3, #1
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
	return 0;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c38:	4a14      	ldr	r2, [pc, #80]	; (8001c8c <_sbrk+0x5c>)
 8001c3a:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <_sbrk+0x60>)
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c44:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <_sbrk+0x64>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d102      	bne.n	8001c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <_sbrk+0x64>)
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <_sbrk+0x68>)
 8001c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <_sbrk+0x64>)
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d207      	bcs.n	8001c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c60:	f003 fab8 	bl	80051d4 <__errno>
 8001c64:	4603      	mov	r3, r0
 8001c66:	220c      	movs	r2, #12
 8001c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6e:	e009      	b.n	8001c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <_sbrk+0x64>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <_sbrk+0x64>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <_sbrk+0x64>)
 8001c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c82:	68fb      	ldr	r3, [r7, #12]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20020000 	.word	0x20020000
 8001c90:	00000400 	.word	0x00000400
 8001c94:	200006d4 	.word	0x200006d4
 8001c98:	20000828 	.word	0x20000828

08001c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <SystemInit+0x20>)
 8001ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ca6:	4a05      	ldr	r2, [pc, #20]	; (8001cbc <SystemInit+0x20>)
 8001ca8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cf8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cc4:	480d      	ldr	r0, [pc, #52]	; (8001cfc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cc6:	490e      	ldr	r1, [pc, #56]	; (8001d00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cc8:	4a0e      	ldr	r2, [pc, #56]	; (8001d04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ccc:	e002      	b.n	8001cd4 <LoopCopyDataInit>

08001cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd2:	3304      	adds	r3, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd8:	d3f9      	bcc.n	8001cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cda:	4a0b      	ldr	r2, [pc, #44]	; (8001d08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cdc:	4c0b      	ldr	r4, [pc, #44]	; (8001d0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce0:	e001      	b.n	8001ce6 <LoopFillZerobss>

08001ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce4:	3204      	adds	r2, #4

08001ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce8:	d3fb      	bcc.n	8001ce2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cea:	f7ff ffd7 	bl	8001c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cee:	f003 fa77 	bl	80051e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cf2:	f7ff f8d7 	bl	8000ea4 <main>
  bx  lr    
 8001cf6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001cf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d00:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d04:	08008174 	.word	0x08008174
  ldr r2, =_sbss
 8001d08:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d0c:	20000828 	.word	0x20000828

08001d10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d10:	e7fe      	b.n	8001d10 <ADC_IRQHandler>
	...

08001d14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d18:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <HAL_Init+0x40>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a0d      	ldr	r2, [pc, #52]	; (8001d54 <HAL_Init+0x40>)
 8001d1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d24:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <HAL_Init+0x40>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0a      	ldr	r2, [pc, #40]	; (8001d54 <HAL_Init+0x40>)
 8001d2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_Init+0x40>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a07      	ldr	r2, [pc, #28]	; (8001d54 <HAL_Init+0x40>)
 8001d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d3c:	2003      	movs	r0, #3
 8001d3e:	f000 f94f 	bl	8001fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d42:	200f      	movs	r0, #15
 8001d44:	f000 f808 	bl	8001d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d48:	f7ff fdd8 	bl	80018fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023c00 	.word	0x40023c00

08001d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d60:	4b12      	ldr	r3, [pc, #72]	; (8001dac <HAL_InitTick+0x54>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_InitTick+0x58>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f000 f967 	bl	800204a <HAL_SYSTICK_Config>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e00e      	b.n	8001da4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b0f      	cmp	r3, #15
 8001d8a:	d80a      	bhi.n	8001da2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	6879      	ldr	r1, [r7, #4]
 8001d90:	f04f 30ff 	mov.w	r0, #4294967295
 8001d94:	f000 f92f 	bl	8001ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d98:	4a06      	ldr	r2, [pc, #24]	; (8001db4 <HAL_InitTick+0x5c>)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	e000      	b.n	8001da4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000000 	.word	0x20000000
 8001db0:	20000008 	.word	0x20000008
 8001db4:	20000004 	.word	0x20000004

08001db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_IncTick+0x20>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_IncTick+0x24>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4a04      	ldr	r2, [pc, #16]	; (8001ddc <HAL_IncTick+0x24>)
 8001dca:	6013      	str	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000008 	.word	0x20000008
 8001ddc:	200006d8 	.word	0x200006d8

08001de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return uwTick;
 8001de4:	4b03      	ldr	r3, [pc, #12]	; (8001df4 <HAL_GetTick+0x14>)
 8001de6:	681b      	ldr	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	200006d8 	.word	0x200006d8

08001df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff ffee 	bl	8001de0 <HAL_GetTick>
 8001e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e10:	d005      	beq.n	8001e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e12:	4b0a      	ldr	r3, [pc, #40]	; (8001e3c <HAL_Delay+0x44>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e1e:	bf00      	nop
 8001e20:	f7ff ffde 	bl	8001de0 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d8f7      	bhi.n	8001e20 <HAL_Delay+0x28>
  {
  }
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000008 	.word	0x20000008

08001e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	f003 0307 	and.w	r3, r3, #7
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db0b      	blt.n	8001ece <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	f003 021f 	and.w	r2, r3, #31
 8001ebc:	4907      	ldr	r1, [pc, #28]	; (8001edc <__NVIC_EnableIRQ+0x38>)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db0a      	blt.n	8001f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	490c      	ldr	r1, [pc, #48]	; (8001f2c <__NVIC_SetPriority+0x4c>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	0112      	lsls	r2, r2, #4
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	440b      	add	r3, r1
 8001f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f08:	e00a      	b.n	8001f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4908      	ldr	r1, [pc, #32]	; (8001f30 <__NVIC_SetPriority+0x50>)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	3b04      	subs	r3, #4
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	761a      	strb	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	; 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f1c3 0307 	rsb	r3, r3, #7
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf28      	it	cs
 8001f52:	2304      	movcs	r3, #4
 8001f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2b06      	cmp	r3, #6
 8001f5c:	d902      	bls.n	8001f64 <NVIC_EncodePriority+0x30>
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	3b03      	subs	r3, #3
 8001f62:	e000      	b.n	8001f66 <NVIC_EncodePriority+0x32>
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	401a      	ands	r2, r3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	4313      	orrs	r3, r2
         );
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3724      	adds	r7, #36	; 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d301      	bcc.n	8001fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00f      	b.n	8001fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <SysTick_Config+0x40>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fba:	210f      	movs	r1, #15
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	f7ff ff8e 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <SysTick_Config+0x40>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <SysTick_Config+0x40>)
 8001fcc:	2207      	movs	r2, #7
 8001fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff29 	bl	8001e40 <__NVIC_SetPriorityGrouping>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b086      	sub	sp, #24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002008:	f7ff ff3e 	bl	8001e88 <__NVIC_GetPriorityGrouping>
 800200c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	6978      	ldr	r0, [r7, #20]
 8002014:	f7ff ff8e 	bl	8001f34 <NVIC_EncodePriority>
 8002018:	4602      	mov	r2, r0
 800201a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	bf00      	nop
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	4603      	mov	r3, r0
 8002036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff31 	bl	8001ea4 <__NVIC_EnableIRQ>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ffa2 	bl	8001f9c <SysTick_Config>
 8002058:	4603      	mov	r3, r0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002064:	b480      	push	{r7}
 8002066:	b089      	sub	sp, #36	; 0x24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002076:	2300      	movs	r3, #0
 8002078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
 800207e:	e16b      	b.n	8002358 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002080:	2201      	movs	r2, #1
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	429a      	cmp	r2, r3
 800209a:	f040 815a 	bne.w	8002352 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f003 0303 	and.w	r3, r3, #3
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d005      	beq.n	80020b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d130      	bne.n	8002118 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	2203      	movs	r2, #3
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4013      	ands	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020ec:	2201      	movs	r2, #1
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	091b      	lsrs	r3, r3, #4
 8002102:	f003 0201 	and.w	r2, r3, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4313      	orrs	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 0303 	and.w	r3, r3, #3
 8002120:	2b03      	cmp	r3, #3
 8002122:	d017      	beq.n	8002154 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	2203      	movs	r2, #3
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d123      	bne.n	80021a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	08da      	lsrs	r2, r3, #3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3208      	adds	r2, #8
 8002168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800216c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	220f      	movs	r2, #15
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4313      	orrs	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	08da      	lsrs	r2, r3, #3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3208      	adds	r2, #8
 80021a2:	69b9      	ldr	r1, [r7, #24]
 80021a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0203 	and.w	r2, r3, #3
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80b4 	beq.w	8002352 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b60      	ldr	r3, [pc, #384]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	4a5f      	ldr	r2, [pc, #380]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021f8:	6453      	str	r3, [r2, #68]	; 0x44
 80021fa:	4b5d      	ldr	r3, [pc, #372]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002206:	4a5b      	ldr	r2, [pc, #364]	; (8002374 <HAL_GPIO_Init+0x310>)
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	3302      	adds	r3, #2
 800220e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	220f      	movs	r2, #15
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a52      	ldr	r2, [pc, #328]	; (8002378 <HAL_GPIO_Init+0x314>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d02b      	beq.n	800228a <HAL_GPIO_Init+0x226>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a51      	ldr	r2, [pc, #324]	; (800237c <HAL_GPIO_Init+0x318>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d025      	beq.n	8002286 <HAL_GPIO_Init+0x222>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a50      	ldr	r2, [pc, #320]	; (8002380 <HAL_GPIO_Init+0x31c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d01f      	beq.n	8002282 <HAL_GPIO_Init+0x21e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4f      	ldr	r2, [pc, #316]	; (8002384 <HAL_GPIO_Init+0x320>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d019      	beq.n	800227e <HAL_GPIO_Init+0x21a>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4e      	ldr	r2, [pc, #312]	; (8002388 <HAL_GPIO_Init+0x324>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d013      	beq.n	800227a <HAL_GPIO_Init+0x216>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4d      	ldr	r2, [pc, #308]	; (800238c <HAL_GPIO_Init+0x328>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00d      	beq.n	8002276 <HAL_GPIO_Init+0x212>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4c      	ldr	r2, [pc, #304]	; (8002390 <HAL_GPIO_Init+0x32c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <HAL_GPIO_Init+0x20e>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4b      	ldr	r2, [pc, #300]	; (8002394 <HAL_GPIO_Init+0x330>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d101      	bne.n	800226e <HAL_GPIO_Init+0x20a>
 800226a:	2307      	movs	r3, #7
 800226c:	e00e      	b.n	800228c <HAL_GPIO_Init+0x228>
 800226e:	2308      	movs	r3, #8
 8002270:	e00c      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002272:	2306      	movs	r3, #6
 8002274:	e00a      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002276:	2305      	movs	r3, #5
 8002278:	e008      	b.n	800228c <HAL_GPIO_Init+0x228>
 800227a:	2304      	movs	r3, #4
 800227c:	e006      	b.n	800228c <HAL_GPIO_Init+0x228>
 800227e:	2303      	movs	r3, #3
 8002280:	e004      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002282:	2302      	movs	r3, #2
 8002284:	e002      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_GPIO_Init+0x228>
 800228a:	2300      	movs	r3, #0
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	f002 0203 	and.w	r2, r2, #3
 8002292:	0092      	lsls	r2, r2, #2
 8002294:	4093      	lsls	r3, r2
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800229c:	4935      	ldr	r1, [pc, #212]	; (8002374 <HAL_GPIO_Init+0x310>)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022aa:	4b3b      	ldr	r3, [pc, #236]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ce:	4a32      	ldr	r2, [pc, #200]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022d4:	4b30      	ldr	r3, [pc, #192]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f8:	4a27      	ldr	r2, [pc, #156]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022fe:	4b26      	ldr	r3, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x334>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002322:	4a1d      	ldr	r2, [pc, #116]	; (8002398 <HAL_GPIO_Init+0x334>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <HAL_GPIO_Init+0x334>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800234c:	4a12      	ldr	r2, [pc, #72]	; (8002398 <HAL_GPIO_Init+0x334>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3301      	adds	r3, #1
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	f67f ae90 	bls.w	8002080 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40013800 	.word	0x40013800
 8002378:	40020000 	.word	0x40020000
 800237c:	40020400 	.word	0x40020400
 8002380:	40020800 	.word	0x40020800
 8002384:	40020c00 	.word	0x40020c00
 8002388:	40021000 	.word	0x40021000
 800238c:	40021400 	.word	0x40021400
 8002390:	40021800 	.word	0x40021800
 8002394:	40021c00 	.word	0x40021c00
 8002398:	40013c00 	.word	0x40013c00

0800239c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	460b      	mov	r3, r1
 80023a6:	807b      	strh	r3, [r7, #2]
 80023a8:	4613      	mov	r3, r2
 80023aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023ac:	787b      	ldrb	r3, [r7, #1]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023b8:	e003      	b.n	80023c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023ba:	887b      	ldrh	r3, [r7, #2]
 80023bc:	041a      	lsls	r2, r3, #16
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	619a      	str	r2, [r3, #24]
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b085      	sub	sp, #20
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
 80023d6:	460b      	mov	r3, r1
 80023d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023e0:	887a      	ldrh	r2, [r7, #2]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	4013      	ands	r3, r2
 80023e6:	041a      	lsls	r2, r3, #16
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	43d9      	mvns	r1, r3
 80023ec:	887b      	ldrh	r3, [r7, #2]
 80023ee:	400b      	ands	r3, r1
 80023f0:	431a      	orrs	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	619a      	str	r2, [r3, #24]
}
 80023f6:	bf00      	nop
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
	...

08002404 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800240a:	4b06      	ldr	r3, [pc, #24]	; (8002424 <HAL_PWR_EnableBkUpAccess+0x20>)
 800240c:	2201      	movs	r2, #1
 800240e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <HAL_PWR_EnableBkUpAccess+0x24>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8002416:	687b      	ldr	r3, [r7, #4]
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	420e0020 	.word	0x420e0020
 8002428:	40007000 	.word	0x40007000

0800242c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8002432:	4b06      	ldr	r3, [pc, #24]	; (800244c <HAL_PWR_DisableBkUpAccess+0x20>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <HAL_PWR_DisableBkUpAccess+0x24>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800243e:	687b      	ldr	r3, [r7, #4]
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	420e0020 	.word	0x420e0020
 8002450:	40007000 	.word	0x40007000

08002454 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e267      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b00      	cmp	r3, #0
 8002470:	d075      	beq.n	800255e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002472:	4b88      	ldr	r3, [pc, #544]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b04      	cmp	r3, #4
 800247c:	d00c      	beq.n	8002498 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800247e:	4b85      	ldr	r3, [pc, #532]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002486:	2b08      	cmp	r3, #8
 8002488:	d112      	bne.n	80024b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800248a:	4b82      	ldr	r3, [pc, #520]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002492:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002496:	d10b      	bne.n	80024b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002498:	4b7e      	ldr	r3, [pc, #504]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d05b      	beq.n	800255c <HAL_RCC_OscConfig+0x108>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d157      	bne.n	800255c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e242      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b8:	d106      	bne.n	80024c8 <HAL_RCC_OscConfig+0x74>
 80024ba:	4b76      	ldr	r3, [pc, #472]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a75      	ldr	r2, [pc, #468]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	e01d      	b.n	8002504 <HAL_RCC_OscConfig+0xb0>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024d0:	d10c      	bne.n	80024ec <HAL_RCC_OscConfig+0x98>
 80024d2:	4b70      	ldr	r3, [pc, #448]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a6f      	ldr	r2, [pc, #444]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024dc:	6013      	str	r3, [r2, #0]
 80024de:	4b6d      	ldr	r3, [pc, #436]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a6c      	ldr	r2, [pc, #432]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	e00b      	b.n	8002504 <HAL_RCC_OscConfig+0xb0>
 80024ec:	4b69      	ldr	r3, [pc, #420]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a68      	ldr	r2, [pc, #416]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	4b66      	ldr	r3, [pc, #408]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a65      	ldr	r2, [pc, #404]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80024fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d013      	beq.n	8002534 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7ff fc68 	bl	8001de0 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002514:	f7ff fc64 	bl	8001de0 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b64      	cmp	r3, #100	; 0x64
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e207      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002526:	4b5b      	ldr	r3, [pc, #364]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0f0      	beq.n	8002514 <HAL_RCC_OscConfig+0xc0>
 8002532:	e014      	b.n	800255e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002534:	f7ff fc54 	bl	8001de0 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800253c:	f7ff fc50 	bl	8001de0 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b64      	cmp	r3, #100	; 0x64
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e1f3      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254e:	4b51      	ldr	r3, [pc, #324]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f0      	bne.n	800253c <HAL_RCC_OscConfig+0xe8>
 800255a:	e000      	b.n	800255e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800255c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d063      	beq.n	8002632 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800256a:	4b4a      	ldr	r3, [pc, #296]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 030c 	and.w	r3, r3, #12
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002576:	4b47      	ldr	r3, [pc, #284]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800257e:	2b08      	cmp	r3, #8
 8002580:	d11c      	bne.n	80025bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002582:	4b44      	ldr	r3, [pc, #272]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d116      	bne.n	80025bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800258e:	4b41      	ldr	r3, [pc, #260]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d005      	beq.n	80025a6 <HAL_RCC_OscConfig+0x152>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d001      	beq.n	80025a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e1c7      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a6:	4b3b      	ldr	r3, [pc, #236]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	4937      	ldr	r1, [pc, #220]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ba:	e03a      	b.n	8002632 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d020      	beq.n	8002606 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025c4:	4b34      	ldr	r3, [pc, #208]	; (8002698 <HAL_RCC_OscConfig+0x244>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ca:	f7ff fc09 	bl	8001de0 <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d2:	f7ff fc05 	bl	8001de0 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e1a8      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e4:	4b2b      	ldr	r3, [pc, #172]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0f0      	beq.n	80025d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f0:	4b28      	ldr	r3, [pc, #160]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4925      	ldr	r1, [pc, #148]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002600:	4313      	orrs	r3, r2
 8002602:	600b      	str	r3, [r1, #0]
 8002604:	e015      	b.n	8002632 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002606:	4b24      	ldr	r3, [pc, #144]	; (8002698 <HAL_RCC_OscConfig+0x244>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260c:	f7ff fbe8 	bl	8001de0 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002614:	f7ff fbe4 	bl	8001de0 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e187      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002626:	4b1b      	ldr	r3, [pc, #108]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f0      	bne.n	8002614 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	2b00      	cmp	r3, #0
 800263c:	d036      	beq.n	80026ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d016      	beq.n	8002674 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <HAL_RCC_OscConfig+0x248>)
 8002648:	2201      	movs	r2, #1
 800264a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800264c:	f7ff fbc8 	bl	8001de0 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002654:	f7ff fbc4 	bl	8001de0 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e167      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <HAL_RCC_OscConfig+0x240>)
 8002668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x200>
 8002672:	e01b      	b.n	80026ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <HAL_RCC_OscConfig+0x248>)
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800267a:	f7ff fbb1 	bl	8001de0 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002680:	e00e      	b.n	80026a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002682:	f7ff fbad 	bl	8001de0 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d907      	bls.n	80026a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e150      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
 8002694:	40023800 	.word	0x40023800
 8002698:	42470000 	.word	0x42470000
 800269c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a0:	4b88      	ldr	r3, [pc, #544]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80026a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1ea      	bne.n	8002682 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	f000 8097 	beq.w	80027e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ba:	2300      	movs	r3, #0
 80026bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026be:	4b81      	ldr	r3, [pc, #516]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10f      	bne.n	80026ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	4b7d      	ldr	r3, [pc, #500]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	4a7c      	ldr	r2, [pc, #496]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80026d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d8:	6413      	str	r3, [r2, #64]	; 0x40
 80026da:	4b7a      	ldr	r3, [pc, #488]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e2:	60bb      	str	r3, [r7, #8]
 80026e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026e6:	2301      	movs	r3, #1
 80026e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ea:	4b77      	ldr	r3, [pc, #476]	; (80028c8 <HAL_RCC_OscConfig+0x474>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d118      	bne.n	8002728 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f6:	4b74      	ldr	r3, [pc, #464]	; (80028c8 <HAL_RCC_OscConfig+0x474>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a73      	ldr	r2, [pc, #460]	; (80028c8 <HAL_RCC_OscConfig+0x474>)
 80026fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002702:	f7ff fb6d 	bl	8001de0 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800270a:	f7ff fb69 	bl	8001de0 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e10c      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271c:	4b6a      	ldr	r3, [pc, #424]	; (80028c8 <HAL_RCC_OscConfig+0x474>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f0      	beq.n	800270a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d106      	bne.n	800273e <HAL_RCC_OscConfig+0x2ea>
 8002730:	4b64      	ldr	r3, [pc, #400]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002734:	4a63      	ldr	r2, [pc, #396]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6713      	str	r3, [r2, #112]	; 0x70
 800273c:	e01c      	b.n	8002778 <HAL_RCC_OscConfig+0x324>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b05      	cmp	r3, #5
 8002744:	d10c      	bne.n	8002760 <HAL_RCC_OscConfig+0x30c>
 8002746:	4b5f      	ldr	r3, [pc, #380]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800274a:	4a5e      	ldr	r2, [pc, #376]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 800274c:	f043 0304 	orr.w	r3, r3, #4
 8002750:	6713      	str	r3, [r2, #112]	; 0x70
 8002752:	4b5c      	ldr	r3, [pc, #368]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002756:	4a5b      	ldr	r2, [pc, #364]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6713      	str	r3, [r2, #112]	; 0x70
 800275e:	e00b      	b.n	8002778 <HAL_RCC_OscConfig+0x324>
 8002760:	4b58      	ldr	r3, [pc, #352]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002764:	4a57      	ldr	r2, [pc, #348]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002766:	f023 0301 	bic.w	r3, r3, #1
 800276a:	6713      	str	r3, [r2, #112]	; 0x70
 800276c:	4b55      	ldr	r3, [pc, #340]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 800276e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002770:	4a54      	ldr	r2, [pc, #336]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002772:	f023 0304 	bic.w	r3, r3, #4
 8002776:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d015      	beq.n	80027ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002780:	f7ff fb2e 	bl	8001de0 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002786:	e00a      	b.n	800279e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002788:	f7ff fb2a 	bl	8001de0 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	f241 3288 	movw	r2, #5000	; 0x1388
 8002796:	4293      	cmp	r3, r2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e0cb      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800279e:	4b49      	ldr	r3, [pc, #292]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80027a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0ee      	beq.n	8002788 <HAL_RCC_OscConfig+0x334>
 80027aa:	e014      	b.n	80027d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ac:	f7ff fb18 	bl	8001de0 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b2:	e00a      	b.n	80027ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027b4:	f7ff fb14 	bl	8001de0 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e0b5      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ca:	4b3e      	ldr	r3, [pc, #248]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1ee      	bne.n	80027b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027d6:	7dfb      	ldrb	r3, [r7, #23]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d105      	bne.n	80027e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027dc:	4b39      	ldr	r3, [pc, #228]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	4a38      	ldr	r2, [pc, #224]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80027e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80a1 	beq.w	8002934 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027f2:	4b34      	ldr	r3, [pc, #208]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	2b08      	cmp	r3, #8
 80027fc:	d05c      	beq.n	80028b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	2b02      	cmp	r3, #2
 8002804:	d141      	bne.n	800288a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002806:	4b31      	ldr	r3, [pc, #196]	; (80028cc <HAL_RCC_OscConfig+0x478>)
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280c:	f7ff fae8 	bl	8001de0 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002814:	f7ff fae4 	bl	8001de0 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e087      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002826:	4b27      	ldr	r3, [pc, #156]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f0      	bne.n	8002814 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69da      	ldr	r2, [r3, #28]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	019b      	lsls	r3, r3, #6
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	085b      	lsrs	r3, r3, #1
 800284a:	3b01      	subs	r3, #1
 800284c:	041b      	lsls	r3, r3, #16
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002854:	061b      	lsls	r3, r3, #24
 8002856:	491b      	ldr	r1, [pc, #108]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 8002858:	4313      	orrs	r3, r2
 800285a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800285c:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <HAL_RCC_OscConfig+0x478>)
 800285e:	2201      	movs	r2, #1
 8002860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002862:	f7ff fabd 	bl	8001de0 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800286a:	f7ff fab9 	bl	8001de0 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e05c      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800287c:	4b11      	ldr	r3, [pc, #68]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d0f0      	beq.n	800286a <HAL_RCC_OscConfig+0x416>
 8002888:	e054      	b.n	8002934 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800288a:	4b10      	ldr	r3, [pc, #64]	; (80028cc <HAL_RCC_OscConfig+0x478>)
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002890:	f7ff faa6 	bl	8001de0 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002898:	f7ff faa2 	bl	8001de0 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e045      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028aa:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <HAL_RCC_OscConfig+0x470>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x444>
 80028b6:	e03d      	b.n	8002934 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d107      	bne.n	80028d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e038      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40007000 	.word	0x40007000
 80028cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028d0:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <HAL_RCC_OscConfig+0x4ec>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d028      	beq.n	8002930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d121      	bne.n	8002930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d11a      	bne.n	8002930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002900:	4013      	ands	r3, r2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002906:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002908:	4293      	cmp	r3, r2
 800290a:	d111      	bne.n	8002930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002916:	085b      	lsrs	r3, r3, #1
 8002918:	3b01      	subs	r3, #1
 800291a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800291c:	429a      	cmp	r2, r3
 800291e:	d107      	bne.n	8002930 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d001      	beq.n	8002934 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e000      	b.n	8002936 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40023800 	.word	0x40023800

08002944 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0cc      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002958:	4b68      	ldr	r3, [pc, #416]	; (8002afc <HAL_RCC_ClockConfig+0x1b8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0307 	and.w	r3, r3, #7
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	d90c      	bls.n	8002980 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002966:	4b65      	ldr	r3, [pc, #404]	; (8002afc <HAL_RCC_ClockConfig+0x1b8>)
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800296e:	4b63      	ldr	r3, [pc, #396]	; (8002afc <HAL_RCC_ClockConfig+0x1b8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	429a      	cmp	r2, r3
 800297a:	d001      	beq.n	8002980 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e0b8      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d020      	beq.n	80029ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0304 	and.w	r3, r3, #4
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002998:	4b59      	ldr	r3, [pc, #356]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	4a58      	ldr	r2, [pc, #352]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0308 	and.w	r3, r3, #8
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029b0:	4b53      	ldr	r3, [pc, #332]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	4a52      	ldr	r2, [pc, #328]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 80029b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029bc:	4b50      	ldr	r3, [pc, #320]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	494d      	ldr	r1, [pc, #308]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d044      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d107      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e2:	4b47      	ldr	r3, [pc, #284]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d119      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e07f      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d003      	beq.n	8002a02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d107      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a02:	4b3f      	ldr	r3, [pc, #252]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d109      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e06f      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a12:	4b3b      	ldr	r3, [pc, #236]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e067      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a22:	4b37      	ldr	r3, [pc, #220]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f023 0203 	bic.w	r2, r3, #3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4934      	ldr	r1, [pc, #208]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a34:	f7ff f9d4 	bl	8001de0 <HAL_GetTick>
 8002a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3a:	e00a      	b.n	8002a52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3c:	f7ff f9d0 	bl	8001de0 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e04f      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a52:	4b2b      	ldr	r3, [pc, #172]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 020c 	and.w	r2, r3, #12
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d1eb      	bne.n	8002a3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a64:	4b25      	ldr	r3, [pc, #148]	; (8002afc <HAL_RCC_ClockConfig+0x1b8>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d20c      	bcs.n	8002a8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a72:	4b22      	ldr	r3, [pc, #136]	; (8002afc <HAL_RCC_ClockConfig+0x1b8>)
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a7a:	4b20      	ldr	r3, [pc, #128]	; (8002afc <HAL_RCC_ClockConfig+0x1b8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	683a      	ldr	r2, [r7, #0]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d001      	beq.n	8002a8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e032      	b.n	8002af2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a98:	4b19      	ldr	r3, [pc, #100]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	4916      	ldr	r1, [pc, #88]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d009      	beq.n	8002aca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ab6:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	490e      	ldr	r1, [pc, #56]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002aca:	f000 f821 	bl	8002b10 <HAL_RCC_GetSysClockFreq>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	091b      	lsrs	r3, r3, #4
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	490a      	ldr	r1, [pc, #40]	; (8002b04 <HAL_RCC_ClockConfig+0x1c0>)
 8002adc:	5ccb      	ldrb	r3, [r1, r3]
 8002ade:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae2:	4a09      	ldr	r2, [pc, #36]	; (8002b08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ae6:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <HAL_RCC_ClockConfig+0x1c8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff f934 	bl	8001d58 <HAL_InitTick>

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40023c00 	.word	0x40023c00
 8002b00:	40023800 	.word	0x40023800
 8002b04:	08007ddc 	.word	0x08007ddc
 8002b08:	20000000 	.word	0x20000000
 8002b0c:	20000004 	.word	0x20000004

08002b10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b14:	b090      	sub	sp, #64	; 0x40
 8002b16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	637b      	str	r3, [r7, #52]	; 0x34
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b20:	2300      	movs	r3, #0
 8002b22:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b28:	4b59      	ldr	r3, [pc, #356]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 030c 	and.w	r3, r3, #12
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d00d      	beq.n	8002b50 <HAL_RCC_GetSysClockFreq+0x40>
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	f200 80a1 	bhi.w	8002c7c <HAL_RCC_GetSysClockFreq+0x16c>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <HAL_RCC_GetSysClockFreq+0x34>
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d003      	beq.n	8002b4a <HAL_RCC_GetSysClockFreq+0x3a>
 8002b42:	e09b      	b.n	8002c7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b44:	4b53      	ldr	r3, [pc, #332]	; (8002c94 <HAL_RCC_GetSysClockFreq+0x184>)
 8002b46:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002b48:	e09b      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b4a:	4b53      	ldr	r3, [pc, #332]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b4c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002b4e:	e098      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b50:	4b4f      	ldr	r3, [pc, #316]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b58:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b5a:	4b4d      	ldr	r3, [pc, #308]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d028      	beq.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b66:	4b4a      	ldr	r3, [pc, #296]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	099b      	lsrs	r3, r3, #6
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	623b      	str	r3, [r7, #32]
 8002b70:	627a      	str	r2, [r7, #36]	; 0x24
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4b47      	ldr	r3, [pc, #284]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b7c:	fb03 f201 	mul.w	r2, r3, r1
 8002b80:	2300      	movs	r3, #0
 8002b82:	fb00 f303 	mul.w	r3, r0, r3
 8002b86:	4413      	add	r3, r2
 8002b88:	4a43      	ldr	r2, [pc, #268]	; (8002c98 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b8a:	fba0 1202 	umull	r1, r2, r0, r2
 8002b8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b90:	460a      	mov	r2, r1
 8002b92:	62ba      	str	r2, [r7, #40]	; 0x28
 8002b94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b96:	4413      	add	r3, r2
 8002b98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	61bb      	str	r3, [r7, #24]
 8002ba0:	61fa      	str	r2, [r7, #28]
 8002ba2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ba6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002baa:	f7fd fffd 	bl	8000ba8 <__aeabi_uldivmod>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bb6:	e053      	b.n	8002c60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb8:	4b35      	ldr	r3, [pc, #212]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	099b      	lsrs	r3, r3, #6
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	617a      	str	r2, [r7, #20]
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002bca:	f04f 0b00 	mov.w	fp, #0
 8002bce:	4652      	mov	r2, sl
 8002bd0:	465b      	mov	r3, fp
 8002bd2:	f04f 0000 	mov.w	r0, #0
 8002bd6:	f04f 0100 	mov.w	r1, #0
 8002bda:	0159      	lsls	r1, r3, #5
 8002bdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002be0:	0150      	lsls	r0, r2, #5
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	ebb2 080a 	subs.w	r8, r2, sl
 8002bea:	eb63 090b 	sbc.w	r9, r3, fp
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002bfa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002bfe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002c02:	ebb2 0408 	subs.w	r4, r2, r8
 8002c06:	eb63 0509 	sbc.w	r5, r3, r9
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	00eb      	lsls	r3, r5, #3
 8002c14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c18:	00e2      	lsls	r2, r4, #3
 8002c1a:	4614      	mov	r4, r2
 8002c1c:	461d      	mov	r5, r3
 8002c1e:	eb14 030a 	adds.w	r3, r4, sl
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	eb45 030b 	adc.w	r3, r5, fp
 8002c28:	607b      	str	r3, [r7, #4]
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c36:	4629      	mov	r1, r5
 8002c38:	028b      	lsls	r3, r1, #10
 8002c3a:	4621      	mov	r1, r4
 8002c3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c40:	4621      	mov	r1, r4
 8002c42:	028a      	lsls	r2, r1, #10
 8002c44:	4610      	mov	r0, r2
 8002c46:	4619      	mov	r1, r3
 8002c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	60bb      	str	r3, [r7, #8]
 8002c4e:	60fa      	str	r2, [r7, #12]
 8002c50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c54:	f7fd ffa8 	bl	8000ba8 <__aeabi_uldivmod>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c60:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	0c1b      	lsrs	r3, r3, #16
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002c70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c7a:	e002      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c7e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3740      	adds	r7, #64	; 0x40
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c8e:	bf00      	nop
 8002c90:	40023800 	.word	0x40023800
 8002c94:	00f42400 	.word	0x00f42400
 8002c98:	017d7840 	.word	0x017d7840

08002c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ca0:	4b03      	ldr	r3, [pc, #12]	; (8002cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	20000000 	.word	0x20000000

08002cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cb8:	f7ff fff0 	bl	8002c9c <HAL_RCC_GetHCLKFreq>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	0a9b      	lsrs	r3, r3, #10
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	4903      	ldr	r1, [pc, #12]	; (8002cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cca:	5ccb      	ldrb	r3, [r1, r3]
 8002ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	08007dec 	.word	0x08007dec

08002cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ce0:	f7ff ffdc 	bl	8002c9c <HAL_RCC_GetHCLKFreq>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	0b5b      	lsrs	r3, r3, #13
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	4903      	ldr	r1, [pc, #12]	; (8002d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cf2:	5ccb      	ldrb	r3, [r1, r3]
 8002cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	08007dec 	.word	0x08007dec

08002d04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e041      	b.n	8002d9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d106      	bne.n	8002d30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f7fe fe0e 	bl	800194c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2202      	movs	r2, #2
 8002d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3304      	adds	r3, #4
 8002d40:	4619      	mov	r1, r3
 8002d42:	4610      	mov	r0, r2
 8002d44:	f000 fd9e 	bl	8003884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
	...

08002da4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d001      	beq.n	8002dbc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e046      	b.n	8002e4a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a23      	ldr	r2, [pc, #140]	; (8002e58 <HAL_TIM_Base_Start+0xb4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d022      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd6:	d01d      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a1f      	ldr	r2, [pc, #124]	; (8002e5c <HAL_TIM_Base_Start+0xb8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d018      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a1e      	ldr	r2, [pc, #120]	; (8002e60 <HAL_TIM_Base_Start+0xbc>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d013      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1c      	ldr	r2, [pc, #112]	; (8002e64 <HAL_TIM_Base_Start+0xc0>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d00e      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a1b      	ldr	r2, [pc, #108]	; (8002e68 <HAL_TIM_Base_Start+0xc4>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d009      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a19      	ldr	r2, [pc, #100]	; (8002e6c <HAL_TIM_Base_Start+0xc8>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d004      	beq.n	8002e14 <HAL_TIM_Base_Start+0x70>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a18      	ldr	r2, [pc, #96]	; (8002e70 <HAL_TIM_Base_Start+0xcc>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d111      	bne.n	8002e38 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d010      	beq.n	8002e48 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f042 0201 	orr.w	r2, r2, #1
 8002e34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e36:	e007      	b.n	8002e48 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 0201 	orr.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40010000 	.word	0x40010000
 8002e5c:	40000400 	.word	0x40000400
 8002e60:	40000800 	.word	0x40000800
 8002e64:	40000c00 	.word	0x40000c00
 8002e68:	40010400 	.word	0x40010400
 8002e6c:	40014000 	.word	0x40014000
 8002e70:	40001800 	.word	0x40001800

08002e74 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e041      	b.n	8002f0a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d106      	bne.n	8002ea0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f839 	bl	8002f12 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3304      	adds	r3, #4
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4610      	mov	r0, r2
 8002eb4:	f000 fce6 	bl	8003884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002f12:	b480      	push	{r7}
 8002f14:	b083      	sub	sp, #12
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f32:	2300      	movs	r3, #0
 8002f34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d104      	bne.n	8002f46 <HAL_TIM_IC_Start_IT+0x1e>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	e013      	b.n	8002f6e <HAL_TIM_IC_Start_IT+0x46>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	2b04      	cmp	r3, #4
 8002f4a:	d104      	bne.n	8002f56 <HAL_TIM_IC_Start_IT+0x2e>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	e00b      	b.n	8002f6e <HAL_TIM_IC_Start_IT+0x46>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	2b08      	cmp	r3, #8
 8002f5a:	d104      	bne.n	8002f66 <HAL_TIM_IC_Start_IT+0x3e>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	e003      	b.n	8002f6e <HAL_TIM_IC_Start_IT+0x46>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d104      	bne.n	8002f80 <HAL_TIM_IC_Start_IT+0x58>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	e013      	b.n	8002fa8 <HAL_TIM_IC_Start_IT+0x80>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d104      	bne.n	8002f90 <HAL_TIM_IC_Start_IT+0x68>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	e00b      	b.n	8002fa8 <HAL_TIM_IC_Start_IT+0x80>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2b08      	cmp	r3, #8
 8002f94:	d104      	bne.n	8002fa0 <HAL_TIM_IC_Start_IT+0x78>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	e003      	b.n	8002fa8 <HAL_TIM_IC_Start_IT+0x80>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002faa:	7bbb      	ldrb	r3, [r7, #14]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d102      	bne.n	8002fb6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002fb0:	7b7b      	ldrb	r3, [r7, #13]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d001      	beq.n	8002fba <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e0cc      	b.n	8003154 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d104      	bne.n	8002fca <HAL_TIM_IC_Start_IT+0xa2>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fc8:	e013      	b.n	8002ff2 <HAL_TIM_IC_Start_IT+0xca>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d104      	bne.n	8002fda <HAL_TIM_IC_Start_IT+0xb2>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fd8:	e00b      	b.n	8002ff2 <HAL_TIM_IC_Start_IT+0xca>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d104      	bne.n	8002fea <HAL_TIM_IC_Start_IT+0xc2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fe8:	e003      	b.n	8002ff2 <HAL_TIM_IC_Start_IT+0xca>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2202      	movs	r2, #2
 8002fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d104      	bne.n	8003002 <HAL_TIM_IC_Start_IT+0xda>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003000:	e013      	b.n	800302a <HAL_TIM_IC_Start_IT+0x102>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b04      	cmp	r3, #4
 8003006:	d104      	bne.n	8003012 <HAL_TIM_IC_Start_IT+0xea>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003010:	e00b      	b.n	800302a <HAL_TIM_IC_Start_IT+0x102>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b08      	cmp	r3, #8
 8003016:	d104      	bne.n	8003022 <HAL_TIM_IC_Start_IT+0xfa>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003020:	e003      	b.n	800302a <HAL_TIM_IC_Start_IT+0x102>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2202      	movs	r2, #2
 8003026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	2b0c      	cmp	r3, #12
 800302e:	d841      	bhi.n	80030b4 <HAL_TIM_IC_Start_IT+0x18c>
 8003030:	a201      	add	r2, pc, #4	; (adr r2, 8003038 <HAL_TIM_IC_Start_IT+0x110>)
 8003032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003036:	bf00      	nop
 8003038:	0800306d 	.word	0x0800306d
 800303c:	080030b5 	.word	0x080030b5
 8003040:	080030b5 	.word	0x080030b5
 8003044:	080030b5 	.word	0x080030b5
 8003048:	0800307f 	.word	0x0800307f
 800304c:	080030b5 	.word	0x080030b5
 8003050:	080030b5 	.word	0x080030b5
 8003054:	080030b5 	.word	0x080030b5
 8003058:	08003091 	.word	0x08003091
 800305c:	080030b5 	.word	0x080030b5
 8003060:	080030b5 	.word	0x080030b5
 8003064:	080030b5 	.word	0x080030b5
 8003068:	080030a3 	.word	0x080030a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0202 	orr.w	r2, r2, #2
 800307a:	60da      	str	r2, [r3, #12]
      break;
 800307c:	e01d      	b.n	80030ba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f042 0204 	orr.w	r2, r2, #4
 800308c:	60da      	str	r2, [r3, #12]
      break;
 800308e:	e014      	b.n	80030ba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0208 	orr.w	r2, r2, #8
 800309e:	60da      	str	r2, [r3, #12]
      break;
 80030a0:	e00b      	b.n	80030ba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0210 	orr.w	r2, r2, #16
 80030b0:	60da      	str	r2, [r3, #12]
      break;
 80030b2:	e002      	b.n	80030ba <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	73fb      	strb	r3, [r7, #15]
      break;
 80030b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d148      	bne.n	8003152 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2201      	movs	r2, #1
 80030c6:	6839      	ldr	r1, [r7, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 fe3f 	bl	8003d4c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a22      	ldr	r2, [pc, #136]	; (800315c <HAL_TIM_IC_Start_IT+0x234>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d022      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030e0:	d01d      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a1e      	ldr	r2, [pc, #120]	; (8003160 <HAL_TIM_IC_Start_IT+0x238>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d018      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a1c      	ldr	r2, [pc, #112]	; (8003164 <HAL_TIM_IC_Start_IT+0x23c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a1b      	ldr	r2, [pc, #108]	; (8003168 <HAL_TIM_IC_Start_IT+0x240>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d00e      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a19      	ldr	r2, [pc, #100]	; (800316c <HAL_TIM_IC_Start_IT+0x244>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d009      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a18      	ldr	r2, [pc, #96]	; (8003170 <HAL_TIM_IC_Start_IT+0x248>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d004      	beq.n	800311e <HAL_TIM_IC_Start_IT+0x1f6>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a16      	ldr	r2, [pc, #88]	; (8003174 <HAL_TIM_IC_Start_IT+0x24c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d111      	bne.n	8003142 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	2b06      	cmp	r3, #6
 800312e:	d010      	beq.n	8003152 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 0201 	orr.w	r2, r2, #1
 800313e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003140:	e007      	b.n	8003152 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 0201 	orr.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003152:	7bfb      	ldrb	r3, [r7, #15]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	40010000 	.word	0x40010000
 8003160:	40000400 	.word	0x40000400
 8003164:	40000800 	.word	0x40000800
 8003168:	40000c00 	.word	0x40000c00
 800316c:	40010400 	.word	0x40010400
 8003170:	40014000 	.word	0x40014000
 8003174:	40001800 	.word	0x40001800

08003178 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b0c      	cmp	r3, #12
 800318a:	d841      	bhi.n	8003210 <HAL_TIM_IC_Stop_IT+0x98>
 800318c:	a201      	add	r2, pc, #4	; (adr r2, 8003194 <HAL_TIM_IC_Stop_IT+0x1c>)
 800318e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003192:	bf00      	nop
 8003194:	080031c9 	.word	0x080031c9
 8003198:	08003211 	.word	0x08003211
 800319c:	08003211 	.word	0x08003211
 80031a0:	08003211 	.word	0x08003211
 80031a4:	080031db 	.word	0x080031db
 80031a8:	08003211 	.word	0x08003211
 80031ac:	08003211 	.word	0x08003211
 80031b0:	08003211 	.word	0x08003211
 80031b4:	080031ed 	.word	0x080031ed
 80031b8:	08003211 	.word	0x08003211
 80031bc:	08003211 	.word	0x08003211
 80031c0:	08003211 	.word	0x08003211
 80031c4:	080031ff 	.word	0x080031ff
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68da      	ldr	r2, [r3, #12]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0202 	bic.w	r2, r2, #2
 80031d6:	60da      	str	r2, [r3, #12]
      break;
 80031d8:	e01d      	b.n	8003216 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68da      	ldr	r2, [r3, #12]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0204 	bic.w	r2, r2, #4
 80031e8:	60da      	str	r2, [r3, #12]
      break;
 80031ea:	e014      	b.n	8003216 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0208 	bic.w	r2, r2, #8
 80031fa:	60da      	str	r2, [r3, #12]
      break;
 80031fc:	e00b      	b.n	8003216 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	68da      	ldr	r2, [r3, #12]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 0210 	bic.w	r2, r2, #16
 800320c:	60da      	str	r2, [r3, #12]
      break;
 800320e:	e002      	b.n	8003216 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
      break;
 8003214:	bf00      	nop
  }

  if (status == HAL_OK)
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d156      	bne.n	80032ca <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2200      	movs	r2, #0
 8003222:	6839      	ldr	r1, [r7, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f000 fd91 	bl	8003d4c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6a1a      	ldr	r2, [r3, #32]
 8003230:	f241 1311 	movw	r3, #4369	; 0x1111
 8003234:	4013      	ands	r3, r2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10f      	bne.n	800325a <HAL_TIM_IC_Stop_IT+0xe2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6a1a      	ldr	r2, [r3, #32]
 8003240:	f240 4344 	movw	r3, #1092	; 0x444
 8003244:	4013      	ands	r3, r2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d107      	bne.n	800325a <HAL_TIM_IC_Stop_IT+0xe2>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 0201 	bic.w	r2, r2, #1
 8003258:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d104      	bne.n	800326a <HAL_TIM_IC_Stop_IT+0xf2>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003268:	e013      	b.n	8003292 <HAL_TIM_IC_Stop_IT+0x11a>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2b04      	cmp	r3, #4
 800326e:	d104      	bne.n	800327a <HAL_TIM_IC_Stop_IT+0x102>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003278:	e00b      	b.n	8003292 <HAL_TIM_IC_Stop_IT+0x11a>
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	2b08      	cmp	r3, #8
 800327e:	d104      	bne.n	800328a <HAL_TIM_IC_Stop_IT+0x112>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003288:	e003      	b.n	8003292 <HAL_TIM_IC_Stop_IT+0x11a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d104      	bne.n	80032a2 <HAL_TIM_IC_Stop_IT+0x12a>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032a0:	e013      	b.n	80032ca <HAL_TIM_IC_Stop_IT+0x152>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	d104      	bne.n	80032b2 <HAL_TIM_IC_Stop_IT+0x13a>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032b0:	e00b      	b.n	80032ca <HAL_TIM_IC_Stop_IT+0x152>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2b08      	cmp	r3, #8
 80032b6:	d104      	bne.n	80032c2 <HAL_TIM_IC_Stop_IT+0x14a>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032c0:	e003      	b.n	80032ca <HAL_TIM_IC_Stop_IT+0x152>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d122      	bne.n	8003330 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d11b      	bne.n	8003330 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f06f 0202 	mvn.w	r2, #2
 8003300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd ffd4 	bl	80012c4 <HAL_TIM_IC_CaptureCallback>
 800331c:	e005      	b.n	800332a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fa92 	bl	8003848 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fa99 	bl	800385c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	f003 0304 	and.w	r3, r3, #4
 800333a:	2b04      	cmp	r3, #4
 800333c:	d122      	bne.n	8003384 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b04      	cmp	r3, #4
 800334a:	d11b      	bne.n	8003384 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f06f 0204 	mvn.w	r2, #4
 8003354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2202      	movs	r2, #2
 800335a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7fd ffaa 	bl	80012c4 <HAL_TIM_IC_CaptureCallback>
 8003370:	e005      	b.n	800337e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 fa68 	bl	8003848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fa6f 	bl	800385c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b08      	cmp	r3, #8
 8003390:	d122      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b08      	cmp	r3, #8
 800339e:	d11b      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f06f 0208 	mvn.w	r2, #8
 80033a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2204      	movs	r2, #4
 80033ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7fd ff80 	bl	80012c4 <HAL_TIM_IC_CaptureCallback>
 80033c4:	e005      	b.n	80033d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fa3e 	bl	8003848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fa45 	bl	800385c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	2b10      	cmp	r3, #16
 80033e4:	d122      	bne.n	800342c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	f003 0310 	and.w	r3, r3, #16
 80033f0:	2b10      	cmp	r3, #16
 80033f2:	d11b      	bne.n	800342c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f06f 0210 	mvn.w	r2, #16
 80033fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2208      	movs	r2, #8
 8003402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f7fd ff56 	bl	80012c4 <HAL_TIM_IC_CaptureCallback>
 8003418:	e005      	b.n	8003426 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 fa14 	bl	8003848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 fa1b 	bl	800385c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b01      	cmp	r3, #1
 8003438:	d10e      	bne.n	8003458 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b01      	cmp	r3, #1
 8003446:	d107      	bne.n	8003458 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f06f 0201 	mvn.w	r2, #1
 8003450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f9ee 	bl	8003834 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003462:	2b80      	cmp	r3, #128	; 0x80
 8003464:	d10e      	bne.n	8003484 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003470:	2b80      	cmp	r3, #128	; 0x80
 8003472:	d107      	bne.n	8003484 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800347c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fd10 	bl	8003ea4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348e:	2b40      	cmp	r3, #64	; 0x40
 8003490:	d10e      	bne.n	80034b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349c:	2b40      	cmp	r3, #64	; 0x40
 800349e:	d107      	bne.n	80034b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f9e0 	bl	8003870 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	f003 0320 	and.w	r3, r3, #32
 80034ba:	2b20      	cmp	r3, #32
 80034bc:	d10e      	bne.n	80034dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	f003 0320 	and.w	r3, r3, #32
 80034c8:	2b20      	cmp	r3, #32
 80034ca:	d107      	bne.n	80034dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f06f 0220 	mvn.w	r2, #32
 80034d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fcda 	bl	8003e90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034dc:	bf00      	nop
 80034de:	3708      	adds	r7, #8
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034f0:	2300      	movs	r3, #0
 80034f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_TIM_IC_ConfigChannel+0x1e>
 80034fe:	2302      	movs	r3, #2
 8003500:	e088      	b.n	8003614 <HAL_TIM_IC_ConfigChannel+0x130>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d11b      	bne.n	8003548 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6818      	ldr	r0, [r3, #0]
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	6819      	ldr	r1, [r3, #0]
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f000 fa50 	bl	80039c4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699a      	ldr	r2, [r3, #24]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 020c 	bic.w	r2, r2, #12
 8003532:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6999      	ldr	r1, [r3, #24]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	619a      	str	r2, [r3, #24]
 8003546:	e060      	b.n	800360a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b04      	cmp	r3, #4
 800354c:	d11c      	bne.n	8003588 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6818      	ldr	r0, [r3, #0]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	f000 fad4 	bl	8003b0a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	699a      	ldr	r2, [r3, #24]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003570:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6999      	ldr	r1, [r3, #24]
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	021a      	lsls	r2, r3, #8
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	619a      	str	r2, [r3, #24]
 8003586:	e040      	b.n	800360a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b08      	cmp	r3, #8
 800358c:	d11b      	bne.n	80035c6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6818      	ldr	r0, [r3, #0]
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	6819      	ldr	r1, [r3, #0]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f000 fb21 	bl	8003be4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 020c 	bic.w	r2, r2, #12
 80035b0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69d9      	ldr	r1, [r3, #28]
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	61da      	str	r2, [r3, #28]
 80035c4:	e021      	b.n	800360a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b0c      	cmp	r3, #12
 80035ca:	d11c      	bne.n	8003606 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6818      	ldr	r0, [r3, #0]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	6819      	ldr	r1, [r3, #0]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f000 fb3e 	bl	8003c5c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69da      	ldr	r2, [r3, #28]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80035ee:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	69d9      	ldr	r1, [r3, #28]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	021a      	lsls	r2, r3, #8
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	61da      	str	r2, [r3, #28]
 8003604:	e001      	b.n	800360a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003612:	7dfb      	ldrb	r3, [r7, #23]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_TIM_ConfigClockSource+0x1c>
 8003634:	2302      	movs	r3, #2
 8003636:	e0b4      	b.n	80037a2 <HAL_TIM_ConfigClockSource+0x186>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800365e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003670:	d03e      	beq.n	80036f0 <HAL_TIM_ConfigClockSource+0xd4>
 8003672:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003676:	f200 8087 	bhi.w	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 800367a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800367e:	f000 8086 	beq.w	800378e <HAL_TIM_ConfigClockSource+0x172>
 8003682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003686:	d87f      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 8003688:	2b70      	cmp	r3, #112	; 0x70
 800368a:	d01a      	beq.n	80036c2 <HAL_TIM_ConfigClockSource+0xa6>
 800368c:	2b70      	cmp	r3, #112	; 0x70
 800368e:	d87b      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 8003690:	2b60      	cmp	r3, #96	; 0x60
 8003692:	d050      	beq.n	8003736 <HAL_TIM_ConfigClockSource+0x11a>
 8003694:	2b60      	cmp	r3, #96	; 0x60
 8003696:	d877      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 8003698:	2b50      	cmp	r3, #80	; 0x50
 800369a:	d03c      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0xfa>
 800369c:	2b50      	cmp	r3, #80	; 0x50
 800369e:	d873      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 80036a0:	2b40      	cmp	r3, #64	; 0x40
 80036a2:	d058      	beq.n	8003756 <HAL_TIM_ConfigClockSource+0x13a>
 80036a4:	2b40      	cmp	r3, #64	; 0x40
 80036a6:	d86f      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 80036a8:	2b30      	cmp	r3, #48	; 0x30
 80036aa:	d064      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0x15a>
 80036ac:	2b30      	cmp	r3, #48	; 0x30
 80036ae:	d86b      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 80036b0:	2b20      	cmp	r3, #32
 80036b2:	d060      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0x15a>
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	d867      	bhi.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d05c      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0x15a>
 80036bc:	2b10      	cmp	r3, #16
 80036be:	d05a      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0x15a>
 80036c0:	e062      	b.n	8003788 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	6899      	ldr	r1, [r3, #8]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f000 fb1b 	bl	8003d0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	609a      	str	r2, [r3, #8]
      break;
 80036ee:	e04f      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6818      	ldr	r0, [r3, #0]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	6899      	ldr	r1, [r3, #8]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	f000 fb04 	bl	8003d0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003712:	609a      	str	r2, [r3, #8]
      break;
 8003714:	e03c      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6818      	ldr	r0, [r3, #0]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	6859      	ldr	r1, [r3, #4]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	461a      	mov	r2, r3
 8003724:	f000 f9c2 	bl	8003aac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2150      	movs	r1, #80	; 0x50
 800372e:	4618      	mov	r0, r3
 8003730:	f000 fad1 	bl	8003cd6 <TIM_ITRx_SetConfig>
      break;
 8003734:	e02c      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6818      	ldr	r0, [r3, #0]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	6859      	ldr	r1, [r3, #4]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	461a      	mov	r2, r3
 8003744:	f000 fa1e 	bl	8003b84 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2160      	movs	r1, #96	; 0x60
 800374e:	4618      	mov	r0, r3
 8003750:	f000 fac1 	bl	8003cd6 <TIM_ITRx_SetConfig>
      break;
 8003754:	e01c      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6818      	ldr	r0, [r3, #0]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	461a      	mov	r2, r3
 8003764:	f000 f9a2 	bl	8003aac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2140      	movs	r1, #64	; 0x40
 800376e:	4618      	mov	r0, r3
 8003770:	f000 fab1 	bl	8003cd6 <TIM_ITRx_SetConfig>
      break;
 8003774:	e00c      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4619      	mov	r1, r3
 8003780:	4610      	mov	r0, r2
 8003782:	f000 faa8 	bl	8003cd6 <TIM_ITRx_SetConfig>
      break;
 8003786:	e003      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	73fb      	strb	r3, [r7, #15]
      break;
 800378c:	e000      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800378e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80037b6:	2300      	movs	r3, #0
 80037b8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	2b0c      	cmp	r3, #12
 80037be:	d831      	bhi.n	8003824 <HAL_TIM_ReadCapturedValue+0x78>
 80037c0:	a201      	add	r2, pc, #4	; (adr r2, 80037c8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80037c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c6:	bf00      	nop
 80037c8:	080037fd 	.word	0x080037fd
 80037cc:	08003825 	.word	0x08003825
 80037d0:	08003825 	.word	0x08003825
 80037d4:	08003825 	.word	0x08003825
 80037d8:	08003807 	.word	0x08003807
 80037dc:	08003825 	.word	0x08003825
 80037e0:	08003825 	.word	0x08003825
 80037e4:	08003825 	.word	0x08003825
 80037e8:	08003811 	.word	0x08003811
 80037ec:	08003825 	.word	0x08003825
 80037f0:	08003825 	.word	0x08003825
 80037f4:	08003825 	.word	0x08003825
 80037f8:	0800381b 	.word	0x0800381b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003802:	60fb      	str	r3, [r7, #12]

      break;
 8003804:	e00f      	b.n	8003826 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800380c:	60fb      	str	r3, [r7, #12]

      break;
 800380e:	e00a      	b.n	8003826 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003816:	60fb      	str	r3, [r7, #12]

      break;
 8003818:	e005      	b.n	8003826 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	60fb      	str	r3, [r7, #12]

      break;
 8003822:	e000      	b.n	8003826 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003824:	bf00      	nop
  }

  return tmpreg;
 8003826:	68fb      	ldr	r3, [r7, #12]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a40      	ldr	r2, [pc, #256]	; (8003998 <TIM_Base_SetConfig+0x114>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d013      	beq.n	80038c4 <TIM_Base_SetConfig+0x40>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a2:	d00f      	beq.n	80038c4 <TIM_Base_SetConfig+0x40>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a3d      	ldr	r2, [pc, #244]	; (800399c <TIM_Base_SetConfig+0x118>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <TIM_Base_SetConfig+0x40>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a3c      	ldr	r2, [pc, #240]	; (80039a0 <TIM_Base_SetConfig+0x11c>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d007      	beq.n	80038c4 <TIM_Base_SetConfig+0x40>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a3b      	ldr	r2, [pc, #236]	; (80039a4 <TIM_Base_SetConfig+0x120>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d003      	beq.n	80038c4 <TIM_Base_SetConfig+0x40>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a3a      	ldr	r2, [pc, #232]	; (80039a8 <TIM_Base_SetConfig+0x124>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d108      	bne.n	80038d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a2f      	ldr	r2, [pc, #188]	; (8003998 <TIM_Base_SetConfig+0x114>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d02b      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e4:	d027      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a2c      	ldr	r2, [pc, #176]	; (800399c <TIM_Base_SetConfig+0x118>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d023      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a2b      	ldr	r2, [pc, #172]	; (80039a0 <TIM_Base_SetConfig+0x11c>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d01f      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a2a      	ldr	r2, [pc, #168]	; (80039a4 <TIM_Base_SetConfig+0x120>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d01b      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a29      	ldr	r2, [pc, #164]	; (80039a8 <TIM_Base_SetConfig+0x124>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d017      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a28      	ldr	r2, [pc, #160]	; (80039ac <TIM_Base_SetConfig+0x128>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d013      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a27      	ldr	r2, [pc, #156]	; (80039b0 <TIM_Base_SetConfig+0x12c>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d00f      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a26      	ldr	r2, [pc, #152]	; (80039b4 <TIM_Base_SetConfig+0x130>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d00b      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a25      	ldr	r2, [pc, #148]	; (80039b8 <TIM_Base_SetConfig+0x134>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d007      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a24      	ldr	r2, [pc, #144]	; (80039bc <TIM_Base_SetConfig+0x138>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d003      	beq.n	8003936 <TIM_Base_SetConfig+0xb2>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a23      	ldr	r2, [pc, #140]	; (80039c0 <TIM_Base_SetConfig+0x13c>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d108      	bne.n	8003948 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800393c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	4313      	orrs	r3, r2
 8003946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a0a      	ldr	r2, [pc, #40]	; (8003998 <TIM_Base_SetConfig+0x114>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d003      	beq.n	800397c <TIM_Base_SetConfig+0xf8>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a0c      	ldr	r2, [pc, #48]	; (80039a8 <TIM_Base_SetConfig+0x124>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d103      	bne.n	8003984 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	615a      	str	r2, [r3, #20]
}
 800398a:	bf00      	nop
 800398c:	3714      	adds	r7, #20
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40010000 	.word	0x40010000
 800399c:	40000400 	.word	0x40000400
 80039a0:	40000800 	.word	0x40000800
 80039a4:	40000c00 	.word	0x40000c00
 80039a8:	40010400 	.word	0x40010400
 80039ac:	40014000 	.word	0x40014000
 80039b0:	40014400 	.word	0x40014400
 80039b4:	40014800 	.word	0x40014800
 80039b8:	40001800 	.word	0x40001800
 80039bc:	40001c00 	.word	0x40001c00
 80039c0:	40002000 	.word	0x40002000

080039c4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b087      	sub	sp, #28
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
 80039d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	f023 0201 	bic.w	r2, r3, #1
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4a28      	ldr	r2, [pc, #160]	; (8003a90 <TIM_TI1_SetConfig+0xcc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d01b      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039f8:	d017      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4a25      	ldr	r2, [pc, #148]	; (8003a94 <TIM_TI1_SetConfig+0xd0>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d013      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	4a24      	ldr	r2, [pc, #144]	; (8003a98 <TIM_TI1_SetConfig+0xd4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00f      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4a23      	ldr	r2, [pc, #140]	; (8003a9c <TIM_TI1_SetConfig+0xd8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d00b      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4a22      	ldr	r2, [pc, #136]	; (8003aa0 <TIM_TI1_SetConfig+0xdc>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d007      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4a21      	ldr	r2, [pc, #132]	; (8003aa4 <TIM_TI1_SetConfig+0xe0>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d003      	beq.n	8003a2a <TIM_TI1_SetConfig+0x66>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	4a20      	ldr	r2, [pc, #128]	; (8003aa8 <TIM_TI1_SetConfig+0xe4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d101      	bne.n	8003a2e <TIM_TI1_SetConfig+0x6a>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <TIM_TI1_SetConfig+0x6c>
 8003a2e:	2300      	movs	r3, #0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d008      	beq.n	8003a46 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f023 0303 	bic.w	r3, r3, #3
 8003a3a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e003      	b.n	8003a4e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f043 0301 	orr.w	r3, r3, #1
 8003a4c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	f023 030a 	bic.w	r3, r3, #10
 8003a68:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f003 030a 	and.w	r3, r3, #10
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	621a      	str	r2, [r3, #32]
}
 8003a82:	bf00      	nop
 8003a84:	371c      	adds	r7, #28
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	40010000 	.word	0x40010000
 8003a94:	40000400 	.word	0x40000400
 8003a98:	40000800 	.word	0x40000800
 8003a9c:	40000c00 	.word	0x40000c00
 8003aa0:	40010400 	.word	0x40010400
 8003aa4:	40014000 	.word	0x40014000
 8003aa8:	40001800 	.word	0x40001800

08003aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b087      	sub	sp, #28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	f023 0201 	bic.w	r2, r3, #1
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f023 030a 	bic.w	r3, r3, #10
 8003ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	621a      	str	r2, [r3, #32]
}
 8003afe:	bf00      	nop
 8003b00:	371c      	adds	r7, #28
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b087      	sub	sp, #28
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	60f8      	str	r0, [r7, #12]
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f023 0210 	bic.w	r2, r3, #16
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b36:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	021b      	lsls	r3, r3, #8
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	031b      	lsls	r3, r3, #12
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b5c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	621a      	str	r2, [r3, #32]
}
 8003b78:	bf00      	nop
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	f023 0210 	bic.w	r2, r3, #16
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003bae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	031b      	lsls	r3, r3, #12
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003bc0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	621a      	str	r2, [r3, #32]
}
 8003bd8:	bf00      	nop
 8003bda:	371c      	adds	r7, #28
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f023 0303 	bic.w	r3, r3, #3
 8003c10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003c34:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	021b      	lsls	r3, r3, #8
 8003c3a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	621a      	str	r2, [r3, #32]
}
 8003c50:	bf00      	nop
 8003c52:	371c      	adds	r7, #28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6a1b      	ldr	r3, [r3, #32]
 8003c80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c88:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	021b      	lsls	r3, r3, #8
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	031b      	lsls	r3, r3, #12
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003cae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	031b      	lsls	r3, r3, #12
 8003cb4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	621a      	str	r2, [r3, #32]
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b085      	sub	sp, #20
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
 8003cde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	f043 0307 	orr.w	r3, r3, #7
 8003cf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	609a      	str	r2, [r3, #8]
}
 8003d00:	bf00      	nop
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
 8003d18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	021a      	lsls	r2, r3, #8
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	609a      	str	r2, [r3, #8]
}
 8003d40:	bf00      	nop
 8003d42:	371c      	adds	r7, #28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f003 031f 	and.w	r3, r3, #31
 8003d5e:	2201      	movs	r2, #1
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a1a      	ldr	r2, [r3, #32]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	401a      	ands	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6a1a      	ldr	r2, [r3, #32]
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	f003 031f 	and.w	r3, r3, #31
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	fa01 f303 	lsl.w	r3, r1, r3
 8003d84:	431a      	orrs	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	621a      	str	r2, [r3, #32]
}
 8003d8a:	bf00      	nop
 8003d8c:	371c      	adds	r7, #28
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
	...

08003d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dac:	2302      	movs	r3, #2
 8003dae:	e05a      	b.n	8003e66 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a21      	ldr	r2, [pc, #132]	; (8003e74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d022      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dfc:	d01d      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d018      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a1b      	ldr	r2, [pc, #108]	; (8003e7c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d013      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a1a      	ldr	r2, [pc, #104]	; (8003e80 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d00e      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a18      	ldr	r2, [pc, #96]	; (8003e84 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d009      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a17      	ldr	r2, [pc, #92]	; (8003e88 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d004      	beq.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a15      	ldr	r2, [pc, #84]	; (8003e8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d10c      	bne.n	8003e54 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	68ba      	ldr	r2, [r7, #8]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	40010000 	.word	0x40010000
 8003e78:	40000400 	.word	0x40000400
 8003e7c:	40000800 	.word	0x40000800
 8003e80:	40000c00 	.word	0x40000c00
 8003e84:	40010400 	.word	0x40010400
 8003e88:	40014000 	.word	0x40014000
 8003e8c:	40001800 	.word	0x40001800

08003e90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e03f      	b.n	8003f4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d106      	bne.n	8003ee4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fd fd9a 	bl	8001a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2224      	movs	r2, #36	; 0x24
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003efa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f929 	bl	8004154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	691a      	ldr	r2, [r3, #16]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	695a      	ldr	r2, [r3, #20]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2220      	movs	r2, #32
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b08a      	sub	sp, #40	; 0x28
 8003f56:	af02      	add	r7, sp, #8
 8003f58:	60f8      	str	r0, [r7, #12]
 8003f5a:	60b9      	str	r1, [r7, #8]
 8003f5c:	603b      	str	r3, [r7, #0]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b20      	cmp	r3, #32
 8003f70:	d17c      	bne.n	800406c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <HAL_UART_Transmit+0x2c>
 8003f78:	88fb      	ldrh	r3, [r7, #6]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e075      	b.n	800406e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d101      	bne.n	8003f90 <HAL_UART_Transmit+0x3e>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	e06e      	b.n	800406e <HAL_UART_Transmit+0x11c>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2221      	movs	r2, #33	; 0x21
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fa6:	f7fd ff1b 	bl	8001de0 <HAL_GetTick>
 8003faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	88fa      	ldrh	r2, [r7, #6]
 8003fb0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	88fa      	ldrh	r2, [r7, #6]
 8003fb6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fc0:	d108      	bne.n	8003fd4 <HAL_UART_Transmit+0x82>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	691b      	ldr	r3, [r3, #16]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d104      	bne.n	8003fd4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	61bb      	str	r3, [r7, #24]
 8003fd2:	e003      	b.n	8003fdc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003fe4:	e02a      	b.n	800403c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2200      	movs	r2, #0
 8003fee:	2180      	movs	r1, #128	; 0x80
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 f840 	bl	8004076 <UART_WaitOnFlagUntilTimeout>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d001      	beq.n	8004000 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e036      	b.n	800406e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10b      	bne.n	800401e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	461a      	mov	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004014:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	3302      	adds	r3, #2
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	e007      	b.n	800402e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	781a      	ldrb	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	3301      	adds	r3, #1
 800402c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004032:	b29b      	uxth	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004040:	b29b      	uxth	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1cf      	bne.n	8003fe6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2200      	movs	r2, #0
 800404e:	2140      	movs	r1, #64	; 0x40
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 f810 	bl	8004076 <UART_WaitOnFlagUntilTimeout>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e006      	b.n	800406e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2220      	movs	r2, #32
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004068:	2300      	movs	r3, #0
 800406a:	e000      	b.n	800406e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800406c:	2302      	movs	r3, #2
  }
}
 800406e:	4618      	mov	r0, r3
 8004070:	3720      	adds	r7, #32
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b090      	sub	sp, #64	; 0x40
 800407a:	af00      	add	r7, sp, #0
 800407c:	60f8      	str	r0, [r7, #12]
 800407e:	60b9      	str	r1, [r7, #8]
 8004080:	603b      	str	r3, [r7, #0]
 8004082:	4613      	mov	r3, r2
 8004084:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004086:	e050      	b.n	800412a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004088:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800408a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408e:	d04c      	beq.n	800412a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004090:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004092:	2b00      	cmp	r3, #0
 8004094:	d007      	beq.n	80040a6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004096:	f7fd fea3 	bl	8001de0 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d241      	bcs.n	800412a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	330c      	adds	r3, #12
 80040ac:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b0:	e853 3f00 	ldrex	r3, [r3]
 80040b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	330c      	adds	r3, #12
 80040c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040c6:	637a      	str	r2, [r7, #52]	; 0x34
 80040c8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040ce:	e841 2300 	strex	r3, r2, [r1]
 80040d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80040d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1e5      	bne.n	80040a6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	3314      	adds	r3, #20
 80040e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	e853 3f00 	ldrex	r3, [r3]
 80040e8:	613b      	str	r3, [r7, #16]
   return(result);
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	f023 0301 	bic.w	r3, r3, #1
 80040f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	3314      	adds	r3, #20
 80040f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040fa:	623a      	str	r2, [r7, #32]
 80040fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	69f9      	ldr	r1, [r7, #28]
 8004100:	6a3a      	ldr	r2, [r7, #32]
 8004102:	e841 2300 	strex	r3, r2, [r1]
 8004106:	61bb      	str	r3, [r7, #24]
   return(result);
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1e5      	bne.n	80040da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2220      	movs	r2, #32
 800411a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e00f      	b.n	800414a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	4013      	ands	r3, r2
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	429a      	cmp	r2, r3
 8004138:	bf0c      	ite	eq
 800413a:	2301      	moveq	r3, #1
 800413c:	2300      	movne	r3, #0
 800413e:	b2db      	uxtb	r3, r3
 8004140:	461a      	mov	r2, r3
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	429a      	cmp	r2, r3
 8004146:	d09f      	beq.n	8004088 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3740      	adds	r7, #64	; 0x40
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004158:	b0c0      	sub	sp, #256	; 0x100
 800415a:	af00      	add	r7, sp, #0
 800415c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800416c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004170:	68d9      	ldr	r1, [r3, #12]
 8004172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	ea40 0301 	orr.w	r3, r0, r1
 800417c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800417e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	431a      	orrs	r2, r3
 800418c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	431a      	orrs	r2, r3
 8004194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80041a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80041ac:	f021 010c 	bic.w	r1, r1, #12
 80041b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80041ba:	430b      	orrs	r3, r1
 80041bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80041ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041ce:	6999      	ldr	r1, [r3, #24]
 80041d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	ea40 0301 	orr.w	r3, r0, r1
 80041da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4b8f      	ldr	r3, [pc, #572]	; (8004420 <UART_SetConfig+0x2cc>)
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d005      	beq.n	80041f4 <UART_SetConfig+0xa0>
 80041e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	4b8d      	ldr	r3, [pc, #564]	; (8004424 <UART_SetConfig+0x2d0>)
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d104      	bne.n	80041fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80041f4:	f7fe fd72 	bl	8002cdc <HAL_RCC_GetPCLK2Freq>
 80041f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80041fc:	e003      	b.n	8004206 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80041fe:	f7fe fd59 	bl	8002cb4 <HAL_RCC_GetPCLK1Freq>
 8004202:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800420a:	69db      	ldr	r3, [r3, #28]
 800420c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004210:	f040 810c 	bne.w	800442c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004218:	2200      	movs	r2, #0
 800421a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800421e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004222:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004226:	4622      	mov	r2, r4
 8004228:	462b      	mov	r3, r5
 800422a:	1891      	adds	r1, r2, r2
 800422c:	65b9      	str	r1, [r7, #88]	; 0x58
 800422e:	415b      	adcs	r3, r3
 8004230:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004232:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004236:	4621      	mov	r1, r4
 8004238:	eb12 0801 	adds.w	r8, r2, r1
 800423c:	4629      	mov	r1, r5
 800423e:	eb43 0901 	adc.w	r9, r3, r1
 8004242:	f04f 0200 	mov.w	r2, #0
 8004246:	f04f 0300 	mov.w	r3, #0
 800424a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800424e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004252:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004256:	4690      	mov	r8, r2
 8004258:	4699      	mov	r9, r3
 800425a:	4623      	mov	r3, r4
 800425c:	eb18 0303 	adds.w	r3, r8, r3
 8004260:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004264:	462b      	mov	r3, r5
 8004266:	eb49 0303 	adc.w	r3, r9, r3
 800426a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800426e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800427a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800427e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004282:	460b      	mov	r3, r1
 8004284:	18db      	adds	r3, r3, r3
 8004286:	653b      	str	r3, [r7, #80]	; 0x50
 8004288:	4613      	mov	r3, r2
 800428a:	eb42 0303 	adc.w	r3, r2, r3
 800428e:	657b      	str	r3, [r7, #84]	; 0x54
 8004290:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004294:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004298:	f7fc fc86 	bl	8000ba8 <__aeabi_uldivmod>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4b61      	ldr	r3, [pc, #388]	; (8004428 <UART_SetConfig+0x2d4>)
 80042a2:	fba3 2302 	umull	r2, r3, r3, r2
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	011c      	lsls	r4, r3, #4
 80042aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042ae:	2200      	movs	r2, #0
 80042b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80042b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80042b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80042bc:	4642      	mov	r2, r8
 80042be:	464b      	mov	r3, r9
 80042c0:	1891      	adds	r1, r2, r2
 80042c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80042c4:	415b      	adcs	r3, r3
 80042c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80042cc:	4641      	mov	r1, r8
 80042ce:	eb12 0a01 	adds.w	sl, r2, r1
 80042d2:	4649      	mov	r1, r9
 80042d4:	eb43 0b01 	adc.w	fp, r3, r1
 80042d8:	f04f 0200 	mov.w	r2, #0
 80042dc:	f04f 0300 	mov.w	r3, #0
 80042e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80042e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80042e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042ec:	4692      	mov	sl, r2
 80042ee:	469b      	mov	fp, r3
 80042f0:	4643      	mov	r3, r8
 80042f2:	eb1a 0303 	adds.w	r3, sl, r3
 80042f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042fa:	464b      	mov	r3, r9
 80042fc:	eb4b 0303 	adc.w	r3, fp, r3
 8004300:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004310:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004314:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004318:	460b      	mov	r3, r1
 800431a:	18db      	adds	r3, r3, r3
 800431c:	643b      	str	r3, [r7, #64]	; 0x40
 800431e:	4613      	mov	r3, r2
 8004320:	eb42 0303 	adc.w	r3, r2, r3
 8004324:	647b      	str	r3, [r7, #68]	; 0x44
 8004326:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800432a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800432e:	f7fc fc3b 	bl	8000ba8 <__aeabi_uldivmod>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	4611      	mov	r1, r2
 8004338:	4b3b      	ldr	r3, [pc, #236]	; (8004428 <UART_SetConfig+0x2d4>)
 800433a:	fba3 2301 	umull	r2, r3, r3, r1
 800433e:	095b      	lsrs	r3, r3, #5
 8004340:	2264      	movs	r2, #100	; 0x64
 8004342:	fb02 f303 	mul.w	r3, r2, r3
 8004346:	1acb      	subs	r3, r1, r3
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800434e:	4b36      	ldr	r3, [pc, #216]	; (8004428 <UART_SetConfig+0x2d4>)
 8004350:	fba3 2302 	umull	r2, r3, r3, r2
 8004354:	095b      	lsrs	r3, r3, #5
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800435c:	441c      	add	r4, r3
 800435e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004362:	2200      	movs	r2, #0
 8004364:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004368:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800436c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004370:	4642      	mov	r2, r8
 8004372:	464b      	mov	r3, r9
 8004374:	1891      	adds	r1, r2, r2
 8004376:	63b9      	str	r1, [r7, #56]	; 0x38
 8004378:	415b      	adcs	r3, r3
 800437a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800437c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004380:	4641      	mov	r1, r8
 8004382:	1851      	adds	r1, r2, r1
 8004384:	6339      	str	r1, [r7, #48]	; 0x30
 8004386:	4649      	mov	r1, r9
 8004388:	414b      	adcs	r3, r1
 800438a:	637b      	str	r3, [r7, #52]	; 0x34
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004398:	4659      	mov	r1, fp
 800439a:	00cb      	lsls	r3, r1, #3
 800439c:	4651      	mov	r1, sl
 800439e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043a2:	4651      	mov	r1, sl
 80043a4:	00ca      	lsls	r2, r1, #3
 80043a6:	4610      	mov	r0, r2
 80043a8:	4619      	mov	r1, r3
 80043aa:	4603      	mov	r3, r0
 80043ac:	4642      	mov	r2, r8
 80043ae:	189b      	adds	r3, r3, r2
 80043b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043b4:	464b      	mov	r3, r9
 80043b6:	460a      	mov	r2, r1
 80043b8:	eb42 0303 	adc.w	r3, r2, r3
 80043bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80043c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80043cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80043d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80043d4:	460b      	mov	r3, r1
 80043d6:	18db      	adds	r3, r3, r3
 80043d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80043da:	4613      	mov	r3, r2
 80043dc:	eb42 0303 	adc.w	r3, r2, r3
 80043e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80043ea:	f7fc fbdd 	bl	8000ba8 <__aeabi_uldivmod>
 80043ee:	4602      	mov	r2, r0
 80043f0:	460b      	mov	r3, r1
 80043f2:	4b0d      	ldr	r3, [pc, #52]	; (8004428 <UART_SetConfig+0x2d4>)
 80043f4:	fba3 1302 	umull	r1, r3, r3, r2
 80043f8:	095b      	lsrs	r3, r3, #5
 80043fa:	2164      	movs	r1, #100	; 0x64
 80043fc:	fb01 f303 	mul.w	r3, r1, r3
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	3332      	adds	r3, #50	; 0x32
 8004406:	4a08      	ldr	r2, [pc, #32]	; (8004428 <UART_SetConfig+0x2d4>)
 8004408:	fba2 2303 	umull	r2, r3, r2, r3
 800440c:	095b      	lsrs	r3, r3, #5
 800440e:	f003 0207 	and.w	r2, r3, #7
 8004412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4422      	add	r2, r4
 800441a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800441c:	e106      	b.n	800462c <UART_SetConfig+0x4d8>
 800441e:	bf00      	nop
 8004420:	40011000 	.word	0x40011000
 8004424:	40011400 	.word	0x40011400
 8004428:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800442c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004430:	2200      	movs	r2, #0
 8004432:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004436:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800443a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800443e:	4642      	mov	r2, r8
 8004440:	464b      	mov	r3, r9
 8004442:	1891      	adds	r1, r2, r2
 8004444:	6239      	str	r1, [r7, #32]
 8004446:	415b      	adcs	r3, r3
 8004448:	627b      	str	r3, [r7, #36]	; 0x24
 800444a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800444e:	4641      	mov	r1, r8
 8004450:	1854      	adds	r4, r2, r1
 8004452:	4649      	mov	r1, r9
 8004454:	eb43 0501 	adc.w	r5, r3, r1
 8004458:	f04f 0200 	mov.w	r2, #0
 800445c:	f04f 0300 	mov.w	r3, #0
 8004460:	00eb      	lsls	r3, r5, #3
 8004462:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004466:	00e2      	lsls	r2, r4, #3
 8004468:	4614      	mov	r4, r2
 800446a:	461d      	mov	r5, r3
 800446c:	4643      	mov	r3, r8
 800446e:	18e3      	adds	r3, r4, r3
 8004470:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004474:	464b      	mov	r3, r9
 8004476:	eb45 0303 	adc.w	r3, r5, r3
 800447a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800447e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800448a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800449a:	4629      	mov	r1, r5
 800449c:	008b      	lsls	r3, r1, #2
 800449e:	4621      	mov	r1, r4
 80044a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044a4:	4621      	mov	r1, r4
 80044a6:	008a      	lsls	r2, r1, #2
 80044a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80044ac:	f7fc fb7c 	bl	8000ba8 <__aeabi_uldivmod>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4b60      	ldr	r3, [pc, #384]	; (8004638 <UART_SetConfig+0x4e4>)
 80044b6:	fba3 2302 	umull	r2, r3, r3, r2
 80044ba:	095b      	lsrs	r3, r3, #5
 80044bc:	011c      	lsls	r4, r3, #4
 80044be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044c2:	2200      	movs	r2, #0
 80044c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80044c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80044cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80044d0:	4642      	mov	r2, r8
 80044d2:	464b      	mov	r3, r9
 80044d4:	1891      	adds	r1, r2, r2
 80044d6:	61b9      	str	r1, [r7, #24]
 80044d8:	415b      	adcs	r3, r3
 80044da:	61fb      	str	r3, [r7, #28]
 80044dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044e0:	4641      	mov	r1, r8
 80044e2:	1851      	adds	r1, r2, r1
 80044e4:	6139      	str	r1, [r7, #16]
 80044e6:	4649      	mov	r1, r9
 80044e8:	414b      	adcs	r3, r1
 80044ea:	617b      	str	r3, [r7, #20]
 80044ec:	f04f 0200 	mov.w	r2, #0
 80044f0:	f04f 0300 	mov.w	r3, #0
 80044f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044f8:	4659      	mov	r1, fp
 80044fa:	00cb      	lsls	r3, r1, #3
 80044fc:	4651      	mov	r1, sl
 80044fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004502:	4651      	mov	r1, sl
 8004504:	00ca      	lsls	r2, r1, #3
 8004506:	4610      	mov	r0, r2
 8004508:	4619      	mov	r1, r3
 800450a:	4603      	mov	r3, r0
 800450c:	4642      	mov	r2, r8
 800450e:	189b      	adds	r3, r3, r2
 8004510:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004514:	464b      	mov	r3, r9
 8004516:	460a      	mov	r2, r1
 8004518:	eb42 0303 	adc.w	r3, r2, r3
 800451c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	67bb      	str	r3, [r7, #120]	; 0x78
 800452a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800452c:	f04f 0200 	mov.w	r2, #0
 8004530:	f04f 0300 	mov.w	r3, #0
 8004534:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004538:	4649      	mov	r1, r9
 800453a:	008b      	lsls	r3, r1, #2
 800453c:	4641      	mov	r1, r8
 800453e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004542:	4641      	mov	r1, r8
 8004544:	008a      	lsls	r2, r1, #2
 8004546:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800454a:	f7fc fb2d 	bl	8000ba8 <__aeabi_uldivmod>
 800454e:	4602      	mov	r2, r0
 8004550:	460b      	mov	r3, r1
 8004552:	4611      	mov	r1, r2
 8004554:	4b38      	ldr	r3, [pc, #224]	; (8004638 <UART_SetConfig+0x4e4>)
 8004556:	fba3 2301 	umull	r2, r3, r3, r1
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	2264      	movs	r2, #100	; 0x64
 800455e:	fb02 f303 	mul.w	r3, r2, r3
 8004562:	1acb      	subs	r3, r1, r3
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	3332      	adds	r3, #50	; 0x32
 8004568:	4a33      	ldr	r2, [pc, #204]	; (8004638 <UART_SetConfig+0x4e4>)
 800456a:	fba2 2303 	umull	r2, r3, r2, r3
 800456e:	095b      	lsrs	r3, r3, #5
 8004570:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004574:	441c      	add	r4, r3
 8004576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800457a:	2200      	movs	r2, #0
 800457c:	673b      	str	r3, [r7, #112]	; 0x70
 800457e:	677a      	str	r2, [r7, #116]	; 0x74
 8004580:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004584:	4642      	mov	r2, r8
 8004586:	464b      	mov	r3, r9
 8004588:	1891      	adds	r1, r2, r2
 800458a:	60b9      	str	r1, [r7, #8]
 800458c:	415b      	adcs	r3, r3
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004594:	4641      	mov	r1, r8
 8004596:	1851      	adds	r1, r2, r1
 8004598:	6039      	str	r1, [r7, #0]
 800459a:	4649      	mov	r1, r9
 800459c:	414b      	adcs	r3, r1
 800459e:	607b      	str	r3, [r7, #4]
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80045ac:	4659      	mov	r1, fp
 80045ae:	00cb      	lsls	r3, r1, #3
 80045b0:	4651      	mov	r1, sl
 80045b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045b6:	4651      	mov	r1, sl
 80045b8:	00ca      	lsls	r2, r1, #3
 80045ba:	4610      	mov	r0, r2
 80045bc:	4619      	mov	r1, r3
 80045be:	4603      	mov	r3, r0
 80045c0:	4642      	mov	r2, r8
 80045c2:	189b      	adds	r3, r3, r2
 80045c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80045c6:	464b      	mov	r3, r9
 80045c8:	460a      	mov	r2, r1
 80045ca:	eb42 0303 	adc.w	r3, r2, r3
 80045ce:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	663b      	str	r3, [r7, #96]	; 0x60
 80045da:	667a      	str	r2, [r7, #100]	; 0x64
 80045dc:	f04f 0200 	mov.w	r2, #0
 80045e0:	f04f 0300 	mov.w	r3, #0
 80045e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80045e8:	4649      	mov	r1, r9
 80045ea:	008b      	lsls	r3, r1, #2
 80045ec:	4641      	mov	r1, r8
 80045ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045f2:	4641      	mov	r1, r8
 80045f4:	008a      	lsls	r2, r1, #2
 80045f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80045fa:	f7fc fad5 	bl	8000ba8 <__aeabi_uldivmod>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4b0d      	ldr	r3, [pc, #52]	; (8004638 <UART_SetConfig+0x4e4>)
 8004604:	fba3 1302 	umull	r1, r3, r3, r2
 8004608:	095b      	lsrs	r3, r3, #5
 800460a:	2164      	movs	r1, #100	; 0x64
 800460c:	fb01 f303 	mul.w	r3, r1, r3
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	3332      	adds	r3, #50	; 0x32
 8004616:	4a08      	ldr	r2, [pc, #32]	; (8004638 <UART_SetConfig+0x4e4>)
 8004618:	fba2 2303 	umull	r2, r3, r2, r3
 800461c:	095b      	lsrs	r3, r3, #5
 800461e:	f003 020f 	and.w	r2, r3, #15
 8004622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4422      	add	r2, r4
 800462a:	609a      	str	r2, [r3, #8]
}
 800462c:	bf00      	nop
 800462e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004632:	46bd      	mov	sp, r7
 8004634:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004638:	51eb851f 	.word	0x51eb851f

0800463c <__cvt>:
 800463c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004640:	ec55 4b10 	vmov	r4, r5, d0
 8004644:	2d00      	cmp	r5, #0
 8004646:	460e      	mov	r6, r1
 8004648:	4619      	mov	r1, r3
 800464a:	462b      	mov	r3, r5
 800464c:	bfbb      	ittet	lt
 800464e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004652:	461d      	movlt	r5, r3
 8004654:	2300      	movge	r3, #0
 8004656:	232d      	movlt	r3, #45	; 0x2d
 8004658:	700b      	strb	r3, [r1, #0]
 800465a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800465c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004660:	4691      	mov	r9, r2
 8004662:	f023 0820 	bic.w	r8, r3, #32
 8004666:	bfbc      	itt	lt
 8004668:	4622      	movlt	r2, r4
 800466a:	4614      	movlt	r4, r2
 800466c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004670:	d005      	beq.n	800467e <__cvt+0x42>
 8004672:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004676:	d100      	bne.n	800467a <__cvt+0x3e>
 8004678:	3601      	adds	r6, #1
 800467a:	2102      	movs	r1, #2
 800467c:	e000      	b.n	8004680 <__cvt+0x44>
 800467e:	2103      	movs	r1, #3
 8004680:	ab03      	add	r3, sp, #12
 8004682:	9301      	str	r3, [sp, #4]
 8004684:	ab02      	add	r3, sp, #8
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	ec45 4b10 	vmov	d0, r4, r5
 800468c:	4653      	mov	r3, sl
 800468e:	4632      	mov	r2, r6
 8004690:	f000 fe56 	bl	8005340 <_dtoa_r>
 8004694:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004698:	4607      	mov	r7, r0
 800469a:	d102      	bne.n	80046a2 <__cvt+0x66>
 800469c:	f019 0f01 	tst.w	r9, #1
 80046a0:	d022      	beq.n	80046e8 <__cvt+0xac>
 80046a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046a6:	eb07 0906 	add.w	r9, r7, r6
 80046aa:	d110      	bne.n	80046ce <__cvt+0x92>
 80046ac:	783b      	ldrb	r3, [r7, #0]
 80046ae:	2b30      	cmp	r3, #48	; 0x30
 80046b0:	d10a      	bne.n	80046c8 <__cvt+0x8c>
 80046b2:	2200      	movs	r2, #0
 80046b4:	2300      	movs	r3, #0
 80046b6:	4620      	mov	r0, r4
 80046b8:	4629      	mov	r1, r5
 80046ba:	f7fc fa05 	bl	8000ac8 <__aeabi_dcmpeq>
 80046be:	b918      	cbnz	r0, 80046c8 <__cvt+0x8c>
 80046c0:	f1c6 0601 	rsb	r6, r6, #1
 80046c4:	f8ca 6000 	str.w	r6, [sl]
 80046c8:	f8da 3000 	ldr.w	r3, [sl]
 80046cc:	4499      	add	r9, r3
 80046ce:	2200      	movs	r2, #0
 80046d0:	2300      	movs	r3, #0
 80046d2:	4620      	mov	r0, r4
 80046d4:	4629      	mov	r1, r5
 80046d6:	f7fc f9f7 	bl	8000ac8 <__aeabi_dcmpeq>
 80046da:	b108      	cbz	r0, 80046e0 <__cvt+0xa4>
 80046dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80046e0:	2230      	movs	r2, #48	; 0x30
 80046e2:	9b03      	ldr	r3, [sp, #12]
 80046e4:	454b      	cmp	r3, r9
 80046e6:	d307      	bcc.n	80046f8 <__cvt+0xbc>
 80046e8:	9b03      	ldr	r3, [sp, #12]
 80046ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046ec:	1bdb      	subs	r3, r3, r7
 80046ee:	4638      	mov	r0, r7
 80046f0:	6013      	str	r3, [r2, #0]
 80046f2:	b004      	add	sp, #16
 80046f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f8:	1c59      	adds	r1, r3, #1
 80046fa:	9103      	str	r1, [sp, #12]
 80046fc:	701a      	strb	r2, [r3, #0]
 80046fe:	e7f0      	b.n	80046e2 <__cvt+0xa6>

08004700 <__exponent>:
 8004700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004702:	4603      	mov	r3, r0
 8004704:	2900      	cmp	r1, #0
 8004706:	bfb8      	it	lt
 8004708:	4249      	neglt	r1, r1
 800470a:	f803 2b02 	strb.w	r2, [r3], #2
 800470e:	bfb4      	ite	lt
 8004710:	222d      	movlt	r2, #45	; 0x2d
 8004712:	222b      	movge	r2, #43	; 0x2b
 8004714:	2909      	cmp	r1, #9
 8004716:	7042      	strb	r2, [r0, #1]
 8004718:	dd2a      	ble.n	8004770 <__exponent+0x70>
 800471a:	f10d 0207 	add.w	r2, sp, #7
 800471e:	4617      	mov	r7, r2
 8004720:	260a      	movs	r6, #10
 8004722:	4694      	mov	ip, r2
 8004724:	fb91 f5f6 	sdiv	r5, r1, r6
 8004728:	fb06 1415 	mls	r4, r6, r5, r1
 800472c:	3430      	adds	r4, #48	; 0x30
 800472e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004732:	460c      	mov	r4, r1
 8004734:	2c63      	cmp	r4, #99	; 0x63
 8004736:	f102 32ff 	add.w	r2, r2, #4294967295
 800473a:	4629      	mov	r1, r5
 800473c:	dcf1      	bgt.n	8004722 <__exponent+0x22>
 800473e:	3130      	adds	r1, #48	; 0x30
 8004740:	f1ac 0402 	sub.w	r4, ip, #2
 8004744:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004748:	1c41      	adds	r1, r0, #1
 800474a:	4622      	mov	r2, r4
 800474c:	42ba      	cmp	r2, r7
 800474e:	d30a      	bcc.n	8004766 <__exponent+0x66>
 8004750:	f10d 0209 	add.w	r2, sp, #9
 8004754:	eba2 020c 	sub.w	r2, r2, ip
 8004758:	42bc      	cmp	r4, r7
 800475a:	bf88      	it	hi
 800475c:	2200      	movhi	r2, #0
 800475e:	4413      	add	r3, r2
 8004760:	1a18      	subs	r0, r3, r0
 8004762:	b003      	add	sp, #12
 8004764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004766:	f812 5b01 	ldrb.w	r5, [r2], #1
 800476a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800476e:	e7ed      	b.n	800474c <__exponent+0x4c>
 8004770:	2330      	movs	r3, #48	; 0x30
 8004772:	3130      	adds	r1, #48	; 0x30
 8004774:	7083      	strb	r3, [r0, #2]
 8004776:	70c1      	strb	r1, [r0, #3]
 8004778:	1d03      	adds	r3, r0, #4
 800477a:	e7f1      	b.n	8004760 <__exponent+0x60>

0800477c <_printf_float>:
 800477c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004780:	ed2d 8b02 	vpush	{d8}
 8004784:	b08d      	sub	sp, #52	; 0x34
 8004786:	460c      	mov	r4, r1
 8004788:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800478c:	4616      	mov	r6, r2
 800478e:	461f      	mov	r7, r3
 8004790:	4605      	mov	r5, r0
 8004792:	f000 fcd5 	bl	8005140 <_localeconv_r>
 8004796:	f8d0 a000 	ldr.w	sl, [r0]
 800479a:	4650      	mov	r0, sl
 800479c:	f7fb fd68 	bl	8000270 <strlen>
 80047a0:	2300      	movs	r3, #0
 80047a2:	930a      	str	r3, [sp, #40]	; 0x28
 80047a4:	6823      	ldr	r3, [r4, #0]
 80047a6:	9305      	str	r3, [sp, #20]
 80047a8:	f8d8 3000 	ldr.w	r3, [r8]
 80047ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80047b0:	3307      	adds	r3, #7
 80047b2:	f023 0307 	bic.w	r3, r3, #7
 80047b6:	f103 0208 	add.w	r2, r3, #8
 80047ba:	f8c8 2000 	str.w	r2, [r8]
 80047be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80047c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80047c6:	9307      	str	r3, [sp, #28]
 80047c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80047cc:	ee08 0a10 	vmov	s16, r0
 80047d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80047d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80047d8:	4b9e      	ldr	r3, [pc, #632]	; (8004a54 <_printf_float+0x2d8>)
 80047da:	f04f 32ff 	mov.w	r2, #4294967295
 80047de:	f7fc f9a5 	bl	8000b2c <__aeabi_dcmpun>
 80047e2:	bb88      	cbnz	r0, 8004848 <_printf_float+0xcc>
 80047e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80047e8:	4b9a      	ldr	r3, [pc, #616]	; (8004a54 <_printf_float+0x2d8>)
 80047ea:	f04f 32ff 	mov.w	r2, #4294967295
 80047ee:	f7fc f97f 	bl	8000af0 <__aeabi_dcmple>
 80047f2:	bb48      	cbnz	r0, 8004848 <_printf_float+0xcc>
 80047f4:	2200      	movs	r2, #0
 80047f6:	2300      	movs	r3, #0
 80047f8:	4640      	mov	r0, r8
 80047fa:	4649      	mov	r1, r9
 80047fc:	f7fc f96e 	bl	8000adc <__aeabi_dcmplt>
 8004800:	b110      	cbz	r0, 8004808 <_printf_float+0x8c>
 8004802:	232d      	movs	r3, #45	; 0x2d
 8004804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004808:	4a93      	ldr	r2, [pc, #588]	; (8004a58 <_printf_float+0x2dc>)
 800480a:	4b94      	ldr	r3, [pc, #592]	; (8004a5c <_printf_float+0x2e0>)
 800480c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004810:	bf94      	ite	ls
 8004812:	4690      	movls	r8, r2
 8004814:	4698      	movhi	r8, r3
 8004816:	2303      	movs	r3, #3
 8004818:	6123      	str	r3, [r4, #16]
 800481a:	9b05      	ldr	r3, [sp, #20]
 800481c:	f023 0304 	bic.w	r3, r3, #4
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	f04f 0900 	mov.w	r9, #0
 8004826:	9700      	str	r7, [sp, #0]
 8004828:	4633      	mov	r3, r6
 800482a:	aa0b      	add	r2, sp, #44	; 0x2c
 800482c:	4621      	mov	r1, r4
 800482e:	4628      	mov	r0, r5
 8004830:	f000 f9da 	bl	8004be8 <_printf_common>
 8004834:	3001      	adds	r0, #1
 8004836:	f040 8090 	bne.w	800495a <_printf_float+0x1de>
 800483a:	f04f 30ff 	mov.w	r0, #4294967295
 800483e:	b00d      	add	sp, #52	; 0x34
 8004840:	ecbd 8b02 	vpop	{d8}
 8004844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004848:	4642      	mov	r2, r8
 800484a:	464b      	mov	r3, r9
 800484c:	4640      	mov	r0, r8
 800484e:	4649      	mov	r1, r9
 8004850:	f7fc f96c 	bl	8000b2c <__aeabi_dcmpun>
 8004854:	b140      	cbz	r0, 8004868 <_printf_float+0xec>
 8004856:	464b      	mov	r3, r9
 8004858:	2b00      	cmp	r3, #0
 800485a:	bfbc      	itt	lt
 800485c:	232d      	movlt	r3, #45	; 0x2d
 800485e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004862:	4a7f      	ldr	r2, [pc, #508]	; (8004a60 <_printf_float+0x2e4>)
 8004864:	4b7f      	ldr	r3, [pc, #508]	; (8004a64 <_printf_float+0x2e8>)
 8004866:	e7d1      	b.n	800480c <_printf_float+0x90>
 8004868:	6863      	ldr	r3, [r4, #4]
 800486a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800486e:	9206      	str	r2, [sp, #24]
 8004870:	1c5a      	adds	r2, r3, #1
 8004872:	d13f      	bne.n	80048f4 <_printf_float+0x178>
 8004874:	2306      	movs	r3, #6
 8004876:	6063      	str	r3, [r4, #4]
 8004878:	9b05      	ldr	r3, [sp, #20]
 800487a:	6861      	ldr	r1, [r4, #4]
 800487c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004880:	2300      	movs	r3, #0
 8004882:	9303      	str	r3, [sp, #12]
 8004884:	ab0a      	add	r3, sp, #40	; 0x28
 8004886:	e9cd b301 	strd	fp, r3, [sp, #4]
 800488a:	ab09      	add	r3, sp, #36	; 0x24
 800488c:	ec49 8b10 	vmov	d0, r8, r9
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	6022      	str	r2, [r4, #0]
 8004894:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004898:	4628      	mov	r0, r5
 800489a:	f7ff fecf 	bl	800463c <__cvt>
 800489e:	9b06      	ldr	r3, [sp, #24]
 80048a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048a2:	2b47      	cmp	r3, #71	; 0x47
 80048a4:	4680      	mov	r8, r0
 80048a6:	d108      	bne.n	80048ba <_printf_float+0x13e>
 80048a8:	1cc8      	adds	r0, r1, #3
 80048aa:	db02      	blt.n	80048b2 <_printf_float+0x136>
 80048ac:	6863      	ldr	r3, [r4, #4]
 80048ae:	4299      	cmp	r1, r3
 80048b0:	dd41      	ble.n	8004936 <_printf_float+0x1ba>
 80048b2:	f1ab 0302 	sub.w	r3, fp, #2
 80048b6:	fa5f fb83 	uxtb.w	fp, r3
 80048ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048be:	d820      	bhi.n	8004902 <_printf_float+0x186>
 80048c0:	3901      	subs	r1, #1
 80048c2:	465a      	mov	r2, fp
 80048c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80048c8:	9109      	str	r1, [sp, #36]	; 0x24
 80048ca:	f7ff ff19 	bl	8004700 <__exponent>
 80048ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80048d0:	1813      	adds	r3, r2, r0
 80048d2:	2a01      	cmp	r2, #1
 80048d4:	4681      	mov	r9, r0
 80048d6:	6123      	str	r3, [r4, #16]
 80048d8:	dc02      	bgt.n	80048e0 <_printf_float+0x164>
 80048da:	6822      	ldr	r2, [r4, #0]
 80048dc:	07d2      	lsls	r2, r2, #31
 80048de:	d501      	bpl.n	80048e4 <_printf_float+0x168>
 80048e0:	3301      	adds	r3, #1
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d09c      	beq.n	8004826 <_printf_float+0xaa>
 80048ec:	232d      	movs	r3, #45	; 0x2d
 80048ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048f2:	e798      	b.n	8004826 <_printf_float+0xaa>
 80048f4:	9a06      	ldr	r2, [sp, #24]
 80048f6:	2a47      	cmp	r2, #71	; 0x47
 80048f8:	d1be      	bne.n	8004878 <_printf_float+0xfc>
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1bc      	bne.n	8004878 <_printf_float+0xfc>
 80048fe:	2301      	movs	r3, #1
 8004900:	e7b9      	b.n	8004876 <_printf_float+0xfa>
 8004902:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004906:	d118      	bne.n	800493a <_printf_float+0x1be>
 8004908:	2900      	cmp	r1, #0
 800490a:	6863      	ldr	r3, [r4, #4]
 800490c:	dd0b      	ble.n	8004926 <_printf_float+0x1aa>
 800490e:	6121      	str	r1, [r4, #16]
 8004910:	b913      	cbnz	r3, 8004918 <_printf_float+0x19c>
 8004912:	6822      	ldr	r2, [r4, #0]
 8004914:	07d0      	lsls	r0, r2, #31
 8004916:	d502      	bpl.n	800491e <_printf_float+0x1a2>
 8004918:	3301      	adds	r3, #1
 800491a:	440b      	add	r3, r1
 800491c:	6123      	str	r3, [r4, #16]
 800491e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004920:	f04f 0900 	mov.w	r9, #0
 8004924:	e7de      	b.n	80048e4 <_printf_float+0x168>
 8004926:	b913      	cbnz	r3, 800492e <_printf_float+0x1b2>
 8004928:	6822      	ldr	r2, [r4, #0]
 800492a:	07d2      	lsls	r2, r2, #31
 800492c:	d501      	bpl.n	8004932 <_printf_float+0x1b6>
 800492e:	3302      	adds	r3, #2
 8004930:	e7f4      	b.n	800491c <_printf_float+0x1a0>
 8004932:	2301      	movs	r3, #1
 8004934:	e7f2      	b.n	800491c <_printf_float+0x1a0>
 8004936:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800493a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800493c:	4299      	cmp	r1, r3
 800493e:	db05      	blt.n	800494c <_printf_float+0x1d0>
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	6121      	str	r1, [r4, #16]
 8004944:	07d8      	lsls	r0, r3, #31
 8004946:	d5ea      	bpl.n	800491e <_printf_float+0x1a2>
 8004948:	1c4b      	adds	r3, r1, #1
 800494a:	e7e7      	b.n	800491c <_printf_float+0x1a0>
 800494c:	2900      	cmp	r1, #0
 800494e:	bfd4      	ite	le
 8004950:	f1c1 0202 	rsble	r2, r1, #2
 8004954:	2201      	movgt	r2, #1
 8004956:	4413      	add	r3, r2
 8004958:	e7e0      	b.n	800491c <_printf_float+0x1a0>
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	055a      	lsls	r2, r3, #21
 800495e:	d407      	bmi.n	8004970 <_printf_float+0x1f4>
 8004960:	6923      	ldr	r3, [r4, #16]
 8004962:	4642      	mov	r2, r8
 8004964:	4631      	mov	r1, r6
 8004966:	4628      	mov	r0, r5
 8004968:	47b8      	blx	r7
 800496a:	3001      	adds	r0, #1
 800496c:	d12c      	bne.n	80049c8 <_printf_float+0x24c>
 800496e:	e764      	b.n	800483a <_printf_float+0xbe>
 8004970:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004974:	f240 80e0 	bls.w	8004b38 <_printf_float+0x3bc>
 8004978:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800497c:	2200      	movs	r2, #0
 800497e:	2300      	movs	r3, #0
 8004980:	f7fc f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004984:	2800      	cmp	r0, #0
 8004986:	d034      	beq.n	80049f2 <_printf_float+0x276>
 8004988:	4a37      	ldr	r2, [pc, #220]	; (8004a68 <_printf_float+0x2ec>)
 800498a:	2301      	movs	r3, #1
 800498c:	4631      	mov	r1, r6
 800498e:	4628      	mov	r0, r5
 8004990:	47b8      	blx	r7
 8004992:	3001      	adds	r0, #1
 8004994:	f43f af51 	beq.w	800483a <_printf_float+0xbe>
 8004998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800499c:	429a      	cmp	r2, r3
 800499e:	db02      	blt.n	80049a6 <_printf_float+0x22a>
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	07d8      	lsls	r0, r3, #31
 80049a4:	d510      	bpl.n	80049c8 <_printf_float+0x24c>
 80049a6:	ee18 3a10 	vmov	r3, s16
 80049aa:	4652      	mov	r2, sl
 80049ac:	4631      	mov	r1, r6
 80049ae:	4628      	mov	r0, r5
 80049b0:	47b8      	blx	r7
 80049b2:	3001      	adds	r0, #1
 80049b4:	f43f af41 	beq.w	800483a <_printf_float+0xbe>
 80049b8:	f04f 0800 	mov.w	r8, #0
 80049bc:	f104 091a 	add.w	r9, r4, #26
 80049c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049c2:	3b01      	subs	r3, #1
 80049c4:	4543      	cmp	r3, r8
 80049c6:	dc09      	bgt.n	80049dc <_printf_float+0x260>
 80049c8:	6823      	ldr	r3, [r4, #0]
 80049ca:	079b      	lsls	r3, r3, #30
 80049cc:	f100 8107 	bmi.w	8004bde <_printf_float+0x462>
 80049d0:	68e0      	ldr	r0, [r4, #12]
 80049d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049d4:	4298      	cmp	r0, r3
 80049d6:	bfb8      	it	lt
 80049d8:	4618      	movlt	r0, r3
 80049da:	e730      	b.n	800483e <_printf_float+0xc2>
 80049dc:	2301      	movs	r3, #1
 80049de:	464a      	mov	r2, r9
 80049e0:	4631      	mov	r1, r6
 80049e2:	4628      	mov	r0, r5
 80049e4:	47b8      	blx	r7
 80049e6:	3001      	adds	r0, #1
 80049e8:	f43f af27 	beq.w	800483a <_printf_float+0xbe>
 80049ec:	f108 0801 	add.w	r8, r8, #1
 80049f0:	e7e6      	b.n	80049c0 <_printf_float+0x244>
 80049f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	dc39      	bgt.n	8004a6c <_printf_float+0x2f0>
 80049f8:	4a1b      	ldr	r2, [pc, #108]	; (8004a68 <_printf_float+0x2ec>)
 80049fa:	2301      	movs	r3, #1
 80049fc:	4631      	mov	r1, r6
 80049fe:	4628      	mov	r0, r5
 8004a00:	47b8      	blx	r7
 8004a02:	3001      	adds	r0, #1
 8004a04:	f43f af19 	beq.w	800483a <_printf_float+0xbe>
 8004a08:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	d102      	bne.n	8004a16 <_printf_float+0x29a>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	07d9      	lsls	r1, r3, #31
 8004a14:	d5d8      	bpl.n	80049c8 <_printf_float+0x24c>
 8004a16:	ee18 3a10 	vmov	r3, s16
 8004a1a:	4652      	mov	r2, sl
 8004a1c:	4631      	mov	r1, r6
 8004a1e:	4628      	mov	r0, r5
 8004a20:	47b8      	blx	r7
 8004a22:	3001      	adds	r0, #1
 8004a24:	f43f af09 	beq.w	800483a <_printf_float+0xbe>
 8004a28:	f04f 0900 	mov.w	r9, #0
 8004a2c:	f104 0a1a 	add.w	sl, r4, #26
 8004a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a32:	425b      	negs	r3, r3
 8004a34:	454b      	cmp	r3, r9
 8004a36:	dc01      	bgt.n	8004a3c <_printf_float+0x2c0>
 8004a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a3a:	e792      	b.n	8004962 <_printf_float+0x1e6>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	4652      	mov	r2, sl
 8004a40:	4631      	mov	r1, r6
 8004a42:	4628      	mov	r0, r5
 8004a44:	47b8      	blx	r7
 8004a46:	3001      	adds	r0, #1
 8004a48:	f43f aef7 	beq.w	800483a <_printf_float+0xbe>
 8004a4c:	f109 0901 	add.w	r9, r9, #1
 8004a50:	e7ee      	b.n	8004a30 <_printf_float+0x2b4>
 8004a52:	bf00      	nop
 8004a54:	7fefffff 	.word	0x7fefffff
 8004a58:	08007df4 	.word	0x08007df4
 8004a5c:	08007df8 	.word	0x08007df8
 8004a60:	08007dfc 	.word	0x08007dfc
 8004a64:	08007e00 	.word	0x08007e00
 8004a68:	08007e04 	.word	0x08007e04
 8004a6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a70:	429a      	cmp	r2, r3
 8004a72:	bfa8      	it	ge
 8004a74:	461a      	movge	r2, r3
 8004a76:	2a00      	cmp	r2, #0
 8004a78:	4691      	mov	r9, r2
 8004a7a:	dc37      	bgt.n	8004aec <_printf_float+0x370>
 8004a7c:	f04f 0b00 	mov.w	fp, #0
 8004a80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a84:	f104 021a 	add.w	r2, r4, #26
 8004a88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a8a:	9305      	str	r3, [sp, #20]
 8004a8c:	eba3 0309 	sub.w	r3, r3, r9
 8004a90:	455b      	cmp	r3, fp
 8004a92:	dc33      	bgt.n	8004afc <_printf_float+0x380>
 8004a94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	db3b      	blt.n	8004b14 <_printf_float+0x398>
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	07da      	lsls	r2, r3, #31
 8004aa0:	d438      	bmi.n	8004b14 <_printf_float+0x398>
 8004aa2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004aa6:	eba2 0903 	sub.w	r9, r2, r3
 8004aaa:	9b05      	ldr	r3, [sp, #20]
 8004aac:	1ad2      	subs	r2, r2, r3
 8004aae:	4591      	cmp	r9, r2
 8004ab0:	bfa8      	it	ge
 8004ab2:	4691      	movge	r9, r2
 8004ab4:	f1b9 0f00 	cmp.w	r9, #0
 8004ab8:	dc35      	bgt.n	8004b26 <_printf_float+0x3aa>
 8004aba:	f04f 0800 	mov.w	r8, #0
 8004abe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ac2:	f104 0a1a 	add.w	sl, r4, #26
 8004ac6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004aca:	1a9b      	subs	r3, r3, r2
 8004acc:	eba3 0309 	sub.w	r3, r3, r9
 8004ad0:	4543      	cmp	r3, r8
 8004ad2:	f77f af79 	ble.w	80049c8 <_printf_float+0x24c>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	4652      	mov	r2, sl
 8004ada:	4631      	mov	r1, r6
 8004adc:	4628      	mov	r0, r5
 8004ade:	47b8      	blx	r7
 8004ae0:	3001      	adds	r0, #1
 8004ae2:	f43f aeaa 	beq.w	800483a <_printf_float+0xbe>
 8004ae6:	f108 0801 	add.w	r8, r8, #1
 8004aea:	e7ec      	b.n	8004ac6 <_printf_float+0x34a>
 8004aec:	4613      	mov	r3, r2
 8004aee:	4631      	mov	r1, r6
 8004af0:	4642      	mov	r2, r8
 8004af2:	4628      	mov	r0, r5
 8004af4:	47b8      	blx	r7
 8004af6:	3001      	adds	r0, #1
 8004af8:	d1c0      	bne.n	8004a7c <_printf_float+0x300>
 8004afa:	e69e      	b.n	800483a <_printf_float+0xbe>
 8004afc:	2301      	movs	r3, #1
 8004afe:	4631      	mov	r1, r6
 8004b00:	4628      	mov	r0, r5
 8004b02:	9205      	str	r2, [sp, #20]
 8004b04:	47b8      	blx	r7
 8004b06:	3001      	adds	r0, #1
 8004b08:	f43f ae97 	beq.w	800483a <_printf_float+0xbe>
 8004b0c:	9a05      	ldr	r2, [sp, #20]
 8004b0e:	f10b 0b01 	add.w	fp, fp, #1
 8004b12:	e7b9      	b.n	8004a88 <_printf_float+0x30c>
 8004b14:	ee18 3a10 	vmov	r3, s16
 8004b18:	4652      	mov	r2, sl
 8004b1a:	4631      	mov	r1, r6
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	47b8      	blx	r7
 8004b20:	3001      	adds	r0, #1
 8004b22:	d1be      	bne.n	8004aa2 <_printf_float+0x326>
 8004b24:	e689      	b.n	800483a <_printf_float+0xbe>
 8004b26:	9a05      	ldr	r2, [sp, #20]
 8004b28:	464b      	mov	r3, r9
 8004b2a:	4442      	add	r2, r8
 8004b2c:	4631      	mov	r1, r6
 8004b2e:	4628      	mov	r0, r5
 8004b30:	47b8      	blx	r7
 8004b32:	3001      	adds	r0, #1
 8004b34:	d1c1      	bne.n	8004aba <_printf_float+0x33e>
 8004b36:	e680      	b.n	800483a <_printf_float+0xbe>
 8004b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b3a:	2a01      	cmp	r2, #1
 8004b3c:	dc01      	bgt.n	8004b42 <_printf_float+0x3c6>
 8004b3e:	07db      	lsls	r3, r3, #31
 8004b40:	d53a      	bpl.n	8004bb8 <_printf_float+0x43c>
 8004b42:	2301      	movs	r3, #1
 8004b44:	4642      	mov	r2, r8
 8004b46:	4631      	mov	r1, r6
 8004b48:	4628      	mov	r0, r5
 8004b4a:	47b8      	blx	r7
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	f43f ae74 	beq.w	800483a <_printf_float+0xbe>
 8004b52:	ee18 3a10 	vmov	r3, s16
 8004b56:	4652      	mov	r2, sl
 8004b58:	4631      	mov	r1, r6
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	47b8      	blx	r7
 8004b5e:	3001      	adds	r0, #1
 8004b60:	f43f ae6b 	beq.w	800483a <_printf_float+0xbe>
 8004b64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004b70:	f7fb ffaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b74:	b9d8      	cbnz	r0, 8004bae <_printf_float+0x432>
 8004b76:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004b7a:	f108 0201 	add.w	r2, r8, #1
 8004b7e:	4631      	mov	r1, r6
 8004b80:	4628      	mov	r0, r5
 8004b82:	47b8      	blx	r7
 8004b84:	3001      	adds	r0, #1
 8004b86:	d10e      	bne.n	8004ba6 <_printf_float+0x42a>
 8004b88:	e657      	b.n	800483a <_printf_float+0xbe>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	4652      	mov	r2, sl
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4628      	mov	r0, r5
 8004b92:	47b8      	blx	r7
 8004b94:	3001      	adds	r0, #1
 8004b96:	f43f ae50 	beq.w	800483a <_printf_float+0xbe>
 8004b9a:	f108 0801 	add.w	r8, r8, #1
 8004b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	4543      	cmp	r3, r8
 8004ba4:	dcf1      	bgt.n	8004b8a <_printf_float+0x40e>
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004bac:	e6da      	b.n	8004964 <_printf_float+0x1e8>
 8004bae:	f04f 0800 	mov.w	r8, #0
 8004bb2:	f104 0a1a 	add.w	sl, r4, #26
 8004bb6:	e7f2      	b.n	8004b9e <_printf_float+0x422>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	4642      	mov	r2, r8
 8004bbc:	e7df      	b.n	8004b7e <_printf_float+0x402>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	464a      	mov	r2, r9
 8004bc2:	4631      	mov	r1, r6
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	47b8      	blx	r7
 8004bc8:	3001      	adds	r0, #1
 8004bca:	f43f ae36 	beq.w	800483a <_printf_float+0xbe>
 8004bce:	f108 0801 	add.w	r8, r8, #1
 8004bd2:	68e3      	ldr	r3, [r4, #12]
 8004bd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bd6:	1a5b      	subs	r3, r3, r1
 8004bd8:	4543      	cmp	r3, r8
 8004bda:	dcf0      	bgt.n	8004bbe <_printf_float+0x442>
 8004bdc:	e6f8      	b.n	80049d0 <_printf_float+0x254>
 8004bde:	f04f 0800 	mov.w	r8, #0
 8004be2:	f104 0919 	add.w	r9, r4, #25
 8004be6:	e7f4      	b.n	8004bd2 <_printf_float+0x456>

08004be8 <_printf_common>:
 8004be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bec:	4616      	mov	r6, r2
 8004bee:	4699      	mov	r9, r3
 8004bf0:	688a      	ldr	r2, [r1, #8]
 8004bf2:	690b      	ldr	r3, [r1, #16]
 8004bf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	bfb8      	it	lt
 8004bfc:	4613      	movlt	r3, r2
 8004bfe:	6033      	str	r3, [r6, #0]
 8004c00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c04:	4607      	mov	r7, r0
 8004c06:	460c      	mov	r4, r1
 8004c08:	b10a      	cbz	r2, 8004c0e <_printf_common+0x26>
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	6033      	str	r3, [r6, #0]
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	0699      	lsls	r1, r3, #26
 8004c12:	bf42      	ittt	mi
 8004c14:	6833      	ldrmi	r3, [r6, #0]
 8004c16:	3302      	addmi	r3, #2
 8004c18:	6033      	strmi	r3, [r6, #0]
 8004c1a:	6825      	ldr	r5, [r4, #0]
 8004c1c:	f015 0506 	ands.w	r5, r5, #6
 8004c20:	d106      	bne.n	8004c30 <_printf_common+0x48>
 8004c22:	f104 0a19 	add.w	sl, r4, #25
 8004c26:	68e3      	ldr	r3, [r4, #12]
 8004c28:	6832      	ldr	r2, [r6, #0]
 8004c2a:	1a9b      	subs	r3, r3, r2
 8004c2c:	42ab      	cmp	r3, r5
 8004c2e:	dc26      	bgt.n	8004c7e <_printf_common+0x96>
 8004c30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c34:	1e13      	subs	r3, r2, #0
 8004c36:	6822      	ldr	r2, [r4, #0]
 8004c38:	bf18      	it	ne
 8004c3a:	2301      	movne	r3, #1
 8004c3c:	0692      	lsls	r2, r2, #26
 8004c3e:	d42b      	bmi.n	8004c98 <_printf_common+0xb0>
 8004c40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c44:	4649      	mov	r1, r9
 8004c46:	4638      	mov	r0, r7
 8004c48:	47c0      	blx	r8
 8004c4a:	3001      	adds	r0, #1
 8004c4c:	d01e      	beq.n	8004c8c <_printf_common+0xa4>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	6922      	ldr	r2, [r4, #16]
 8004c52:	f003 0306 	and.w	r3, r3, #6
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	bf02      	ittt	eq
 8004c5a:	68e5      	ldreq	r5, [r4, #12]
 8004c5c:	6833      	ldreq	r3, [r6, #0]
 8004c5e:	1aed      	subeq	r5, r5, r3
 8004c60:	68a3      	ldr	r3, [r4, #8]
 8004c62:	bf0c      	ite	eq
 8004c64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c68:	2500      	movne	r5, #0
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	bfc4      	itt	gt
 8004c6e:	1a9b      	subgt	r3, r3, r2
 8004c70:	18ed      	addgt	r5, r5, r3
 8004c72:	2600      	movs	r6, #0
 8004c74:	341a      	adds	r4, #26
 8004c76:	42b5      	cmp	r5, r6
 8004c78:	d11a      	bne.n	8004cb0 <_printf_common+0xc8>
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	e008      	b.n	8004c90 <_printf_common+0xa8>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4652      	mov	r2, sl
 8004c82:	4649      	mov	r1, r9
 8004c84:	4638      	mov	r0, r7
 8004c86:	47c0      	blx	r8
 8004c88:	3001      	adds	r0, #1
 8004c8a:	d103      	bne.n	8004c94 <_printf_common+0xac>
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c94:	3501      	adds	r5, #1
 8004c96:	e7c6      	b.n	8004c26 <_printf_common+0x3e>
 8004c98:	18e1      	adds	r1, r4, r3
 8004c9a:	1c5a      	adds	r2, r3, #1
 8004c9c:	2030      	movs	r0, #48	; 0x30
 8004c9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ca2:	4422      	add	r2, r4
 8004ca4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ca8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cac:	3302      	adds	r3, #2
 8004cae:	e7c7      	b.n	8004c40 <_printf_common+0x58>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	4622      	mov	r2, r4
 8004cb4:	4649      	mov	r1, r9
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	47c0      	blx	r8
 8004cba:	3001      	adds	r0, #1
 8004cbc:	d0e6      	beq.n	8004c8c <_printf_common+0xa4>
 8004cbe:	3601      	adds	r6, #1
 8004cc0:	e7d9      	b.n	8004c76 <_printf_common+0x8e>
	...

08004cc4 <_printf_i>:
 8004cc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc8:	7e0f      	ldrb	r7, [r1, #24]
 8004cca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004ccc:	2f78      	cmp	r7, #120	; 0x78
 8004cce:	4691      	mov	r9, r2
 8004cd0:	4680      	mov	r8, r0
 8004cd2:	460c      	mov	r4, r1
 8004cd4:	469a      	mov	sl, r3
 8004cd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004cda:	d807      	bhi.n	8004cec <_printf_i+0x28>
 8004cdc:	2f62      	cmp	r7, #98	; 0x62
 8004cde:	d80a      	bhi.n	8004cf6 <_printf_i+0x32>
 8004ce0:	2f00      	cmp	r7, #0
 8004ce2:	f000 80d4 	beq.w	8004e8e <_printf_i+0x1ca>
 8004ce6:	2f58      	cmp	r7, #88	; 0x58
 8004ce8:	f000 80c0 	beq.w	8004e6c <_printf_i+0x1a8>
 8004cec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004cf4:	e03a      	b.n	8004d6c <_printf_i+0xa8>
 8004cf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004cfa:	2b15      	cmp	r3, #21
 8004cfc:	d8f6      	bhi.n	8004cec <_printf_i+0x28>
 8004cfe:	a101      	add	r1, pc, #4	; (adr r1, 8004d04 <_printf_i+0x40>)
 8004d00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d04:	08004d5d 	.word	0x08004d5d
 8004d08:	08004d71 	.word	0x08004d71
 8004d0c:	08004ced 	.word	0x08004ced
 8004d10:	08004ced 	.word	0x08004ced
 8004d14:	08004ced 	.word	0x08004ced
 8004d18:	08004ced 	.word	0x08004ced
 8004d1c:	08004d71 	.word	0x08004d71
 8004d20:	08004ced 	.word	0x08004ced
 8004d24:	08004ced 	.word	0x08004ced
 8004d28:	08004ced 	.word	0x08004ced
 8004d2c:	08004ced 	.word	0x08004ced
 8004d30:	08004e75 	.word	0x08004e75
 8004d34:	08004d9d 	.word	0x08004d9d
 8004d38:	08004e2f 	.word	0x08004e2f
 8004d3c:	08004ced 	.word	0x08004ced
 8004d40:	08004ced 	.word	0x08004ced
 8004d44:	08004e97 	.word	0x08004e97
 8004d48:	08004ced 	.word	0x08004ced
 8004d4c:	08004d9d 	.word	0x08004d9d
 8004d50:	08004ced 	.word	0x08004ced
 8004d54:	08004ced 	.word	0x08004ced
 8004d58:	08004e37 	.word	0x08004e37
 8004d5c:	682b      	ldr	r3, [r5, #0]
 8004d5e:	1d1a      	adds	r2, r3, #4
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	602a      	str	r2, [r5, #0]
 8004d64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e09f      	b.n	8004eb0 <_printf_i+0x1ec>
 8004d70:	6820      	ldr	r0, [r4, #0]
 8004d72:	682b      	ldr	r3, [r5, #0]
 8004d74:	0607      	lsls	r7, r0, #24
 8004d76:	f103 0104 	add.w	r1, r3, #4
 8004d7a:	6029      	str	r1, [r5, #0]
 8004d7c:	d501      	bpl.n	8004d82 <_printf_i+0xbe>
 8004d7e:	681e      	ldr	r6, [r3, #0]
 8004d80:	e003      	b.n	8004d8a <_printf_i+0xc6>
 8004d82:	0646      	lsls	r6, r0, #25
 8004d84:	d5fb      	bpl.n	8004d7e <_printf_i+0xba>
 8004d86:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004d8a:	2e00      	cmp	r6, #0
 8004d8c:	da03      	bge.n	8004d96 <_printf_i+0xd2>
 8004d8e:	232d      	movs	r3, #45	; 0x2d
 8004d90:	4276      	negs	r6, r6
 8004d92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d96:	485a      	ldr	r0, [pc, #360]	; (8004f00 <_printf_i+0x23c>)
 8004d98:	230a      	movs	r3, #10
 8004d9a:	e012      	b.n	8004dc2 <_printf_i+0xfe>
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	6820      	ldr	r0, [r4, #0]
 8004da0:	1d19      	adds	r1, r3, #4
 8004da2:	6029      	str	r1, [r5, #0]
 8004da4:	0605      	lsls	r5, r0, #24
 8004da6:	d501      	bpl.n	8004dac <_printf_i+0xe8>
 8004da8:	681e      	ldr	r6, [r3, #0]
 8004daa:	e002      	b.n	8004db2 <_printf_i+0xee>
 8004dac:	0641      	lsls	r1, r0, #25
 8004dae:	d5fb      	bpl.n	8004da8 <_printf_i+0xe4>
 8004db0:	881e      	ldrh	r6, [r3, #0]
 8004db2:	4853      	ldr	r0, [pc, #332]	; (8004f00 <_printf_i+0x23c>)
 8004db4:	2f6f      	cmp	r7, #111	; 0x6f
 8004db6:	bf0c      	ite	eq
 8004db8:	2308      	moveq	r3, #8
 8004dba:	230a      	movne	r3, #10
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004dc2:	6865      	ldr	r5, [r4, #4]
 8004dc4:	60a5      	str	r5, [r4, #8]
 8004dc6:	2d00      	cmp	r5, #0
 8004dc8:	bfa2      	ittt	ge
 8004dca:	6821      	ldrge	r1, [r4, #0]
 8004dcc:	f021 0104 	bicge.w	r1, r1, #4
 8004dd0:	6021      	strge	r1, [r4, #0]
 8004dd2:	b90e      	cbnz	r6, 8004dd8 <_printf_i+0x114>
 8004dd4:	2d00      	cmp	r5, #0
 8004dd6:	d04b      	beq.n	8004e70 <_printf_i+0x1ac>
 8004dd8:	4615      	mov	r5, r2
 8004dda:	fbb6 f1f3 	udiv	r1, r6, r3
 8004dde:	fb03 6711 	mls	r7, r3, r1, r6
 8004de2:	5dc7      	ldrb	r7, [r0, r7]
 8004de4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004de8:	4637      	mov	r7, r6
 8004dea:	42bb      	cmp	r3, r7
 8004dec:	460e      	mov	r6, r1
 8004dee:	d9f4      	bls.n	8004dda <_printf_i+0x116>
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d10b      	bne.n	8004e0c <_printf_i+0x148>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	07de      	lsls	r6, r3, #31
 8004df8:	d508      	bpl.n	8004e0c <_printf_i+0x148>
 8004dfa:	6923      	ldr	r3, [r4, #16]
 8004dfc:	6861      	ldr	r1, [r4, #4]
 8004dfe:	4299      	cmp	r1, r3
 8004e00:	bfde      	ittt	le
 8004e02:	2330      	movle	r3, #48	; 0x30
 8004e04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e0c:	1b52      	subs	r2, r2, r5
 8004e0e:	6122      	str	r2, [r4, #16]
 8004e10:	f8cd a000 	str.w	sl, [sp]
 8004e14:	464b      	mov	r3, r9
 8004e16:	aa03      	add	r2, sp, #12
 8004e18:	4621      	mov	r1, r4
 8004e1a:	4640      	mov	r0, r8
 8004e1c:	f7ff fee4 	bl	8004be8 <_printf_common>
 8004e20:	3001      	adds	r0, #1
 8004e22:	d14a      	bne.n	8004eba <_printf_i+0x1f6>
 8004e24:	f04f 30ff 	mov.w	r0, #4294967295
 8004e28:	b004      	add	sp, #16
 8004e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	f043 0320 	orr.w	r3, r3, #32
 8004e34:	6023      	str	r3, [r4, #0]
 8004e36:	4833      	ldr	r0, [pc, #204]	; (8004f04 <_printf_i+0x240>)
 8004e38:	2778      	movs	r7, #120	; 0x78
 8004e3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e3e:	6823      	ldr	r3, [r4, #0]
 8004e40:	6829      	ldr	r1, [r5, #0]
 8004e42:	061f      	lsls	r7, r3, #24
 8004e44:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e48:	d402      	bmi.n	8004e50 <_printf_i+0x18c>
 8004e4a:	065f      	lsls	r7, r3, #25
 8004e4c:	bf48      	it	mi
 8004e4e:	b2b6      	uxthmi	r6, r6
 8004e50:	07df      	lsls	r7, r3, #31
 8004e52:	bf48      	it	mi
 8004e54:	f043 0320 	orrmi.w	r3, r3, #32
 8004e58:	6029      	str	r1, [r5, #0]
 8004e5a:	bf48      	it	mi
 8004e5c:	6023      	strmi	r3, [r4, #0]
 8004e5e:	b91e      	cbnz	r6, 8004e68 <_printf_i+0x1a4>
 8004e60:	6823      	ldr	r3, [r4, #0]
 8004e62:	f023 0320 	bic.w	r3, r3, #32
 8004e66:	6023      	str	r3, [r4, #0]
 8004e68:	2310      	movs	r3, #16
 8004e6a:	e7a7      	b.n	8004dbc <_printf_i+0xf8>
 8004e6c:	4824      	ldr	r0, [pc, #144]	; (8004f00 <_printf_i+0x23c>)
 8004e6e:	e7e4      	b.n	8004e3a <_printf_i+0x176>
 8004e70:	4615      	mov	r5, r2
 8004e72:	e7bd      	b.n	8004df0 <_printf_i+0x12c>
 8004e74:	682b      	ldr	r3, [r5, #0]
 8004e76:	6826      	ldr	r6, [r4, #0]
 8004e78:	6961      	ldr	r1, [r4, #20]
 8004e7a:	1d18      	adds	r0, r3, #4
 8004e7c:	6028      	str	r0, [r5, #0]
 8004e7e:	0635      	lsls	r5, r6, #24
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	d501      	bpl.n	8004e88 <_printf_i+0x1c4>
 8004e84:	6019      	str	r1, [r3, #0]
 8004e86:	e002      	b.n	8004e8e <_printf_i+0x1ca>
 8004e88:	0670      	lsls	r0, r6, #25
 8004e8a:	d5fb      	bpl.n	8004e84 <_printf_i+0x1c0>
 8004e8c:	8019      	strh	r1, [r3, #0]
 8004e8e:	2300      	movs	r3, #0
 8004e90:	6123      	str	r3, [r4, #16]
 8004e92:	4615      	mov	r5, r2
 8004e94:	e7bc      	b.n	8004e10 <_printf_i+0x14c>
 8004e96:	682b      	ldr	r3, [r5, #0]
 8004e98:	1d1a      	adds	r2, r3, #4
 8004e9a:	602a      	str	r2, [r5, #0]
 8004e9c:	681d      	ldr	r5, [r3, #0]
 8004e9e:	6862      	ldr	r2, [r4, #4]
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	f7fb f994 	bl	80001d0 <memchr>
 8004ea8:	b108      	cbz	r0, 8004eae <_printf_i+0x1ea>
 8004eaa:	1b40      	subs	r0, r0, r5
 8004eac:	6060      	str	r0, [r4, #4]
 8004eae:	6863      	ldr	r3, [r4, #4]
 8004eb0:	6123      	str	r3, [r4, #16]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eb8:	e7aa      	b.n	8004e10 <_printf_i+0x14c>
 8004eba:	6923      	ldr	r3, [r4, #16]
 8004ebc:	462a      	mov	r2, r5
 8004ebe:	4649      	mov	r1, r9
 8004ec0:	4640      	mov	r0, r8
 8004ec2:	47d0      	blx	sl
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	d0ad      	beq.n	8004e24 <_printf_i+0x160>
 8004ec8:	6823      	ldr	r3, [r4, #0]
 8004eca:	079b      	lsls	r3, r3, #30
 8004ecc:	d413      	bmi.n	8004ef6 <_printf_i+0x232>
 8004ece:	68e0      	ldr	r0, [r4, #12]
 8004ed0:	9b03      	ldr	r3, [sp, #12]
 8004ed2:	4298      	cmp	r0, r3
 8004ed4:	bfb8      	it	lt
 8004ed6:	4618      	movlt	r0, r3
 8004ed8:	e7a6      	b.n	8004e28 <_printf_i+0x164>
 8004eda:	2301      	movs	r3, #1
 8004edc:	4632      	mov	r2, r6
 8004ede:	4649      	mov	r1, r9
 8004ee0:	4640      	mov	r0, r8
 8004ee2:	47d0      	blx	sl
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	d09d      	beq.n	8004e24 <_printf_i+0x160>
 8004ee8:	3501      	adds	r5, #1
 8004eea:	68e3      	ldr	r3, [r4, #12]
 8004eec:	9903      	ldr	r1, [sp, #12]
 8004eee:	1a5b      	subs	r3, r3, r1
 8004ef0:	42ab      	cmp	r3, r5
 8004ef2:	dcf2      	bgt.n	8004eda <_printf_i+0x216>
 8004ef4:	e7eb      	b.n	8004ece <_printf_i+0x20a>
 8004ef6:	2500      	movs	r5, #0
 8004ef8:	f104 0619 	add.w	r6, r4, #25
 8004efc:	e7f5      	b.n	8004eea <_printf_i+0x226>
 8004efe:	bf00      	nop
 8004f00:	08007e06 	.word	0x08007e06
 8004f04:	08007e17 	.word	0x08007e17

08004f08 <std>:
 8004f08:	2300      	movs	r3, #0
 8004f0a:	b510      	push	{r4, lr}
 8004f0c:	4604      	mov	r4, r0
 8004f0e:	e9c0 3300 	strd	r3, r3, [r0]
 8004f12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f16:	6083      	str	r3, [r0, #8]
 8004f18:	8181      	strh	r1, [r0, #12]
 8004f1a:	6643      	str	r3, [r0, #100]	; 0x64
 8004f1c:	81c2      	strh	r2, [r0, #14]
 8004f1e:	6183      	str	r3, [r0, #24]
 8004f20:	4619      	mov	r1, r3
 8004f22:	2208      	movs	r2, #8
 8004f24:	305c      	adds	r0, #92	; 0x5c
 8004f26:	f000 f902 	bl	800512e <memset>
 8004f2a:	4b05      	ldr	r3, [pc, #20]	; (8004f40 <std+0x38>)
 8004f2c:	6263      	str	r3, [r4, #36]	; 0x24
 8004f2e:	4b05      	ldr	r3, [pc, #20]	; (8004f44 <std+0x3c>)
 8004f30:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f32:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <std+0x40>)
 8004f34:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f36:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <std+0x44>)
 8004f38:	6224      	str	r4, [r4, #32]
 8004f3a:	6323      	str	r3, [r4, #48]	; 0x30
 8004f3c:	bd10      	pop	{r4, pc}
 8004f3e:	bf00      	nop
 8004f40:	080050a9 	.word	0x080050a9
 8004f44:	080050cb 	.word	0x080050cb
 8004f48:	08005103 	.word	0x08005103
 8004f4c:	08005127 	.word	0x08005127

08004f50 <stdio_exit_handler>:
 8004f50:	4a02      	ldr	r2, [pc, #8]	; (8004f5c <stdio_exit_handler+0xc>)
 8004f52:	4903      	ldr	r1, [pc, #12]	; (8004f60 <stdio_exit_handler+0x10>)
 8004f54:	4803      	ldr	r0, [pc, #12]	; (8004f64 <stdio_exit_handler+0x14>)
 8004f56:	f000 b869 	b.w	800502c <_fwalk_sglue>
 8004f5a:	bf00      	nop
 8004f5c:	2000000c 	.word	0x2000000c
 8004f60:	08006bd9 	.word	0x08006bd9
 8004f64:	20000018 	.word	0x20000018

08004f68 <cleanup_stdio>:
 8004f68:	6841      	ldr	r1, [r0, #4]
 8004f6a:	4b0c      	ldr	r3, [pc, #48]	; (8004f9c <cleanup_stdio+0x34>)
 8004f6c:	4299      	cmp	r1, r3
 8004f6e:	b510      	push	{r4, lr}
 8004f70:	4604      	mov	r4, r0
 8004f72:	d001      	beq.n	8004f78 <cleanup_stdio+0x10>
 8004f74:	f001 fe30 	bl	8006bd8 <_fflush_r>
 8004f78:	68a1      	ldr	r1, [r4, #8]
 8004f7a:	4b09      	ldr	r3, [pc, #36]	; (8004fa0 <cleanup_stdio+0x38>)
 8004f7c:	4299      	cmp	r1, r3
 8004f7e:	d002      	beq.n	8004f86 <cleanup_stdio+0x1e>
 8004f80:	4620      	mov	r0, r4
 8004f82:	f001 fe29 	bl	8006bd8 <_fflush_r>
 8004f86:	68e1      	ldr	r1, [r4, #12]
 8004f88:	4b06      	ldr	r3, [pc, #24]	; (8004fa4 <cleanup_stdio+0x3c>)
 8004f8a:	4299      	cmp	r1, r3
 8004f8c:	d004      	beq.n	8004f98 <cleanup_stdio+0x30>
 8004f8e:	4620      	mov	r0, r4
 8004f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f94:	f001 be20 	b.w	8006bd8 <_fflush_r>
 8004f98:	bd10      	pop	{r4, pc}
 8004f9a:	bf00      	nop
 8004f9c:	200006dc 	.word	0x200006dc
 8004fa0:	20000744 	.word	0x20000744
 8004fa4:	200007ac 	.word	0x200007ac

08004fa8 <global_stdio_init.part.0>:
 8004fa8:	b510      	push	{r4, lr}
 8004faa:	4b0b      	ldr	r3, [pc, #44]	; (8004fd8 <global_stdio_init.part.0+0x30>)
 8004fac:	4c0b      	ldr	r4, [pc, #44]	; (8004fdc <global_stdio_init.part.0+0x34>)
 8004fae:	4a0c      	ldr	r2, [pc, #48]	; (8004fe0 <global_stdio_init.part.0+0x38>)
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	4620      	mov	r0, r4
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2104      	movs	r1, #4
 8004fb8:	f7ff ffa6 	bl	8004f08 <std>
 8004fbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	2109      	movs	r1, #9
 8004fc4:	f7ff ffa0 	bl	8004f08 <std>
 8004fc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004fcc:	2202      	movs	r2, #2
 8004fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd2:	2112      	movs	r1, #18
 8004fd4:	f7ff bf98 	b.w	8004f08 <std>
 8004fd8:	20000814 	.word	0x20000814
 8004fdc:	200006dc 	.word	0x200006dc
 8004fe0:	08004f51 	.word	0x08004f51

08004fe4 <__sfp_lock_acquire>:
 8004fe4:	4801      	ldr	r0, [pc, #4]	; (8004fec <__sfp_lock_acquire+0x8>)
 8004fe6:	f000 b91f 	b.w	8005228 <__retarget_lock_acquire_recursive>
 8004fea:	bf00      	nop
 8004fec:	2000081d 	.word	0x2000081d

08004ff0 <__sfp_lock_release>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	; (8004ff8 <__sfp_lock_release+0x8>)
 8004ff2:	f000 b91a 	b.w	800522a <__retarget_lock_release_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	2000081d 	.word	0x2000081d

08004ffc <__sinit>:
 8004ffc:	b510      	push	{r4, lr}
 8004ffe:	4604      	mov	r4, r0
 8005000:	f7ff fff0 	bl	8004fe4 <__sfp_lock_acquire>
 8005004:	6a23      	ldr	r3, [r4, #32]
 8005006:	b11b      	cbz	r3, 8005010 <__sinit+0x14>
 8005008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800500c:	f7ff bff0 	b.w	8004ff0 <__sfp_lock_release>
 8005010:	4b04      	ldr	r3, [pc, #16]	; (8005024 <__sinit+0x28>)
 8005012:	6223      	str	r3, [r4, #32]
 8005014:	4b04      	ldr	r3, [pc, #16]	; (8005028 <__sinit+0x2c>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1f5      	bne.n	8005008 <__sinit+0xc>
 800501c:	f7ff ffc4 	bl	8004fa8 <global_stdio_init.part.0>
 8005020:	e7f2      	b.n	8005008 <__sinit+0xc>
 8005022:	bf00      	nop
 8005024:	08004f69 	.word	0x08004f69
 8005028:	20000814 	.word	0x20000814

0800502c <_fwalk_sglue>:
 800502c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005030:	4607      	mov	r7, r0
 8005032:	4688      	mov	r8, r1
 8005034:	4614      	mov	r4, r2
 8005036:	2600      	movs	r6, #0
 8005038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800503c:	f1b9 0901 	subs.w	r9, r9, #1
 8005040:	d505      	bpl.n	800504e <_fwalk_sglue+0x22>
 8005042:	6824      	ldr	r4, [r4, #0]
 8005044:	2c00      	cmp	r4, #0
 8005046:	d1f7      	bne.n	8005038 <_fwalk_sglue+0xc>
 8005048:	4630      	mov	r0, r6
 800504a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800504e:	89ab      	ldrh	r3, [r5, #12]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d907      	bls.n	8005064 <_fwalk_sglue+0x38>
 8005054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005058:	3301      	adds	r3, #1
 800505a:	d003      	beq.n	8005064 <_fwalk_sglue+0x38>
 800505c:	4629      	mov	r1, r5
 800505e:	4638      	mov	r0, r7
 8005060:	47c0      	blx	r8
 8005062:	4306      	orrs	r6, r0
 8005064:	3568      	adds	r5, #104	; 0x68
 8005066:	e7e9      	b.n	800503c <_fwalk_sglue+0x10>

08005068 <siprintf>:
 8005068:	b40e      	push	{r1, r2, r3}
 800506a:	b500      	push	{lr}
 800506c:	b09c      	sub	sp, #112	; 0x70
 800506e:	ab1d      	add	r3, sp, #116	; 0x74
 8005070:	9002      	str	r0, [sp, #8]
 8005072:	9006      	str	r0, [sp, #24]
 8005074:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005078:	4809      	ldr	r0, [pc, #36]	; (80050a0 <siprintf+0x38>)
 800507a:	9107      	str	r1, [sp, #28]
 800507c:	9104      	str	r1, [sp, #16]
 800507e:	4909      	ldr	r1, [pc, #36]	; (80050a4 <siprintf+0x3c>)
 8005080:	f853 2b04 	ldr.w	r2, [r3], #4
 8005084:	9105      	str	r1, [sp, #20]
 8005086:	6800      	ldr	r0, [r0, #0]
 8005088:	9301      	str	r3, [sp, #4]
 800508a:	a902      	add	r1, sp, #8
 800508c:	f001 fc20 	bl	80068d0 <_svfiprintf_r>
 8005090:	9b02      	ldr	r3, [sp, #8]
 8005092:	2200      	movs	r2, #0
 8005094:	701a      	strb	r2, [r3, #0]
 8005096:	b01c      	add	sp, #112	; 0x70
 8005098:	f85d eb04 	ldr.w	lr, [sp], #4
 800509c:	b003      	add	sp, #12
 800509e:	4770      	bx	lr
 80050a0:	20000064 	.word	0x20000064
 80050a4:	ffff0208 	.word	0xffff0208

080050a8 <__sread>:
 80050a8:	b510      	push	{r4, lr}
 80050aa:	460c      	mov	r4, r1
 80050ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b0:	f000 f86c 	bl	800518c <_read_r>
 80050b4:	2800      	cmp	r0, #0
 80050b6:	bfab      	itete	ge
 80050b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050ba:	89a3      	ldrhlt	r3, [r4, #12]
 80050bc:	181b      	addge	r3, r3, r0
 80050be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050c2:	bfac      	ite	ge
 80050c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80050c6:	81a3      	strhlt	r3, [r4, #12]
 80050c8:	bd10      	pop	{r4, pc}

080050ca <__swrite>:
 80050ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050ce:	461f      	mov	r7, r3
 80050d0:	898b      	ldrh	r3, [r1, #12]
 80050d2:	05db      	lsls	r3, r3, #23
 80050d4:	4605      	mov	r5, r0
 80050d6:	460c      	mov	r4, r1
 80050d8:	4616      	mov	r6, r2
 80050da:	d505      	bpl.n	80050e8 <__swrite+0x1e>
 80050dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e0:	2302      	movs	r3, #2
 80050e2:	2200      	movs	r2, #0
 80050e4:	f000 f840 	bl	8005168 <_lseek_r>
 80050e8:	89a3      	ldrh	r3, [r4, #12]
 80050ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050f2:	81a3      	strh	r3, [r4, #12]
 80050f4:	4632      	mov	r2, r6
 80050f6:	463b      	mov	r3, r7
 80050f8:	4628      	mov	r0, r5
 80050fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050fe:	f000 b857 	b.w	80051b0 <_write_r>

08005102 <__sseek>:
 8005102:	b510      	push	{r4, lr}
 8005104:	460c      	mov	r4, r1
 8005106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800510a:	f000 f82d 	bl	8005168 <_lseek_r>
 800510e:	1c43      	adds	r3, r0, #1
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	bf15      	itete	ne
 8005114:	6560      	strne	r0, [r4, #84]	; 0x54
 8005116:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800511a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800511e:	81a3      	strheq	r3, [r4, #12]
 8005120:	bf18      	it	ne
 8005122:	81a3      	strhne	r3, [r4, #12]
 8005124:	bd10      	pop	{r4, pc}

08005126 <__sclose>:
 8005126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800512a:	f000 b80d 	b.w	8005148 <_close_r>

0800512e <memset>:
 800512e:	4402      	add	r2, r0
 8005130:	4603      	mov	r3, r0
 8005132:	4293      	cmp	r3, r2
 8005134:	d100      	bne.n	8005138 <memset+0xa>
 8005136:	4770      	bx	lr
 8005138:	f803 1b01 	strb.w	r1, [r3], #1
 800513c:	e7f9      	b.n	8005132 <memset+0x4>
	...

08005140 <_localeconv_r>:
 8005140:	4800      	ldr	r0, [pc, #0]	; (8005144 <_localeconv_r+0x4>)
 8005142:	4770      	bx	lr
 8005144:	20000158 	.word	0x20000158

08005148 <_close_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	4d06      	ldr	r5, [pc, #24]	; (8005164 <_close_r+0x1c>)
 800514c:	2300      	movs	r3, #0
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	602b      	str	r3, [r5, #0]
 8005154:	f7fc fd37 	bl	8001bc6 <_close>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_close_r+0x1a>
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	b103      	cbz	r3, 8005162 <_close_r+0x1a>
 8005160:	6023      	str	r3, [r4, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	20000818 	.word	0x20000818

08005168 <_lseek_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	4d07      	ldr	r5, [pc, #28]	; (8005188 <_lseek_r+0x20>)
 800516c:	4604      	mov	r4, r0
 800516e:	4608      	mov	r0, r1
 8005170:	4611      	mov	r1, r2
 8005172:	2200      	movs	r2, #0
 8005174:	602a      	str	r2, [r5, #0]
 8005176:	461a      	mov	r2, r3
 8005178:	f7fc fd4c 	bl	8001c14 <_lseek>
 800517c:	1c43      	adds	r3, r0, #1
 800517e:	d102      	bne.n	8005186 <_lseek_r+0x1e>
 8005180:	682b      	ldr	r3, [r5, #0]
 8005182:	b103      	cbz	r3, 8005186 <_lseek_r+0x1e>
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	bd38      	pop	{r3, r4, r5, pc}
 8005188:	20000818 	.word	0x20000818

0800518c <_read_r>:
 800518c:	b538      	push	{r3, r4, r5, lr}
 800518e:	4d07      	ldr	r5, [pc, #28]	; (80051ac <_read_r+0x20>)
 8005190:	4604      	mov	r4, r0
 8005192:	4608      	mov	r0, r1
 8005194:	4611      	mov	r1, r2
 8005196:	2200      	movs	r2, #0
 8005198:	602a      	str	r2, [r5, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	f7fc fcda 	bl	8001b54 <_read>
 80051a0:	1c43      	adds	r3, r0, #1
 80051a2:	d102      	bne.n	80051aa <_read_r+0x1e>
 80051a4:	682b      	ldr	r3, [r5, #0]
 80051a6:	b103      	cbz	r3, 80051aa <_read_r+0x1e>
 80051a8:	6023      	str	r3, [r4, #0]
 80051aa:	bd38      	pop	{r3, r4, r5, pc}
 80051ac:	20000818 	.word	0x20000818

080051b0 <_write_r>:
 80051b0:	b538      	push	{r3, r4, r5, lr}
 80051b2:	4d07      	ldr	r5, [pc, #28]	; (80051d0 <_write_r+0x20>)
 80051b4:	4604      	mov	r4, r0
 80051b6:	4608      	mov	r0, r1
 80051b8:	4611      	mov	r1, r2
 80051ba:	2200      	movs	r2, #0
 80051bc:	602a      	str	r2, [r5, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	f7fc fce5 	bl	8001b8e <_write>
 80051c4:	1c43      	adds	r3, r0, #1
 80051c6:	d102      	bne.n	80051ce <_write_r+0x1e>
 80051c8:	682b      	ldr	r3, [r5, #0]
 80051ca:	b103      	cbz	r3, 80051ce <_write_r+0x1e>
 80051cc:	6023      	str	r3, [r4, #0]
 80051ce:	bd38      	pop	{r3, r4, r5, pc}
 80051d0:	20000818 	.word	0x20000818

080051d4 <__errno>:
 80051d4:	4b01      	ldr	r3, [pc, #4]	; (80051dc <__errno+0x8>)
 80051d6:	6818      	ldr	r0, [r3, #0]
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	20000064 	.word	0x20000064

080051e0 <__libc_init_array>:
 80051e0:	b570      	push	{r4, r5, r6, lr}
 80051e2:	4d0d      	ldr	r5, [pc, #52]	; (8005218 <__libc_init_array+0x38>)
 80051e4:	4c0d      	ldr	r4, [pc, #52]	; (800521c <__libc_init_array+0x3c>)
 80051e6:	1b64      	subs	r4, r4, r5
 80051e8:	10a4      	asrs	r4, r4, #2
 80051ea:	2600      	movs	r6, #0
 80051ec:	42a6      	cmp	r6, r4
 80051ee:	d109      	bne.n	8005204 <__libc_init_array+0x24>
 80051f0:	4d0b      	ldr	r5, [pc, #44]	; (8005220 <__libc_init_array+0x40>)
 80051f2:	4c0c      	ldr	r4, [pc, #48]	; (8005224 <__libc_init_array+0x44>)
 80051f4:	f002 f894 	bl	8007320 <_init>
 80051f8:	1b64      	subs	r4, r4, r5
 80051fa:	10a4      	asrs	r4, r4, #2
 80051fc:	2600      	movs	r6, #0
 80051fe:	42a6      	cmp	r6, r4
 8005200:	d105      	bne.n	800520e <__libc_init_array+0x2e>
 8005202:	bd70      	pop	{r4, r5, r6, pc}
 8005204:	f855 3b04 	ldr.w	r3, [r5], #4
 8005208:	4798      	blx	r3
 800520a:	3601      	adds	r6, #1
 800520c:	e7ee      	b.n	80051ec <__libc_init_array+0xc>
 800520e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005212:	4798      	blx	r3
 8005214:	3601      	adds	r6, #1
 8005216:	e7f2      	b.n	80051fe <__libc_init_array+0x1e>
 8005218:	0800816c 	.word	0x0800816c
 800521c:	0800816c 	.word	0x0800816c
 8005220:	0800816c 	.word	0x0800816c
 8005224:	08008170 	.word	0x08008170

08005228 <__retarget_lock_acquire_recursive>:
 8005228:	4770      	bx	lr

0800522a <__retarget_lock_release_recursive>:
 800522a:	4770      	bx	lr

0800522c <quorem>:
 800522c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005230:	6903      	ldr	r3, [r0, #16]
 8005232:	690c      	ldr	r4, [r1, #16]
 8005234:	42a3      	cmp	r3, r4
 8005236:	4607      	mov	r7, r0
 8005238:	db7e      	blt.n	8005338 <quorem+0x10c>
 800523a:	3c01      	subs	r4, #1
 800523c:	f101 0814 	add.w	r8, r1, #20
 8005240:	f100 0514 	add.w	r5, r0, #20
 8005244:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005248:	9301      	str	r3, [sp, #4]
 800524a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800524e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005252:	3301      	adds	r3, #1
 8005254:	429a      	cmp	r2, r3
 8005256:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800525a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800525e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005262:	d331      	bcc.n	80052c8 <quorem+0x9c>
 8005264:	f04f 0e00 	mov.w	lr, #0
 8005268:	4640      	mov	r0, r8
 800526a:	46ac      	mov	ip, r5
 800526c:	46f2      	mov	sl, lr
 800526e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005272:	b293      	uxth	r3, r2
 8005274:	fb06 e303 	mla	r3, r6, r3, lr
 8005278:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800527c:	0c1a      	lsrs	r2, r3, #16
 800527e:	b29b      	uxth	r3, r3
 8005280:	ebaa 0303 	sub.w	r3, sl, r3
 8005284:	f8dc a000 	ldr.w	sl, [ip]
 8005288:	fa13 f38a 	uxtah	r3, r3, sl
 800528c:	fb06 220e 	mla	r2, r6, lr, r2
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	9b00      	ldr	r3, [sp, #0]
 8005294:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005298:	b292      	uxth	r2, r2
 800529a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800529e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052a2:	f8bd 3000 	ldrh.w	r3, [sp]
 80052a6:	4581      	cmp	r9, r0
 80052a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052ac:	f84c 3b04 	str.w	r3, [ip], #4
 80052b0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80052b4:	d2db      	bcs.n	800526e <quorem+0x42>
 80052b6:	f855 300b 	ldr.w	r3, [r5, fp]
 80052ba:	b92b      	cbnz	r3, 80052c8 <quorem+0x9c>
 80052bc:	9b01      	ldr	r3, [sp, #4]
 80052be:	3b04      	subs	r3, #4
 80052c0:	429d      	cmp	r5, r3
 80052c2:	461a      	mov	r2, r3
 80052c4:	d32c      	bcc.n	8005320 <quorem+0xf4>
 80052c6:	613c      	str	r4, [r7, #16]
 80052c8:	4638      	mov	r0, r7
 80052ca:	f001 f9a7 	bl	800661c <__mcmp>
 80052ce:	2800      	cmp	r0, #0
 80052d0:	db22      	blt.n	8005318 <quorem+0xec>
 80052d2:	3601      	adds	r6, #1
 80052d4:	4629      	mov	r1, r5
 80052d6:	2000      	movs	r0, #0
 80052d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80052dc:	f8d1 c000 	ldr.w	ip, [r1]
 80052e0:	b293      	uxth	r3, r2
 80052e2:	1ac3      	subs	r3, r0, r3
 80052e4:	0c12      	lsrs	r2, r2, #16
 80052e6:	fa13 f38c 	uxtah	r3, r3, ip
 80052ea:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80052ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052f8:	45c1      	cmp	r9, r8
 80052fa:	f841 3b04 	str.w	r3, [r1], #4
 80052fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005302:	d2e9      	bcs.n	80052d8 <quorem+0xac>
 8005304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005308:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800530c:	b922      	cbnz	r2, 8005318 <quorem+0xec>
 800530e:	3b04      	subs	r3, #4
 8005310:	429d      	cmp	r5, r3
 8005312:	461a      	mov	r2, r3
 8005314:	d30a      	bcc.n	800532c <quorem+0x100>
 8005316:	613c      	str	r4, [r7, #16]
 8005318:	4630      	mov	r0, r6
 800531a:	b003      	add	sp, #12
 800531c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005320:	6812      	ldr	r2, [r2, #0]
 8005322:	3b04      	subs	r3, #4
 8005324:	2a00      	cmp	r2, #0
 8005326:	d1ce      	bne.n	80052c6 <quorem+0x9a>
 8005328:	3c01      	subs	r4, #1
 800532a:	e7c9      	b.n	80052c0 <quorem+0x94>
 800532c:	6812      	ldr	r2, [r2, #0]
 800532e:	3b04      	subs	r3, #4
 8005330:	2a00      	cmp	r2, #0
 8005332:	d1f0      	bne.n	8005316 <quorem+0xea>
 8005334:	3c01      	subs	r4, #1
 8005336:	e7eb      	b.n	8005310 <quorem+0xe4>
 8005338:	2000      	movs	r0, #0
 800533a:	e7ee      	b.n	800531a <quorem+0xee>
 800533c:	0000      	movs	r0, r0
	...

08005340 <_dtoa_r>:
 8005340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005344:	ed2d 8b04 	vpush	{d8-d9}
 8005348:	69c5      	ldr	r5, [r0, #28]
 800534a:	b093      	sub	sp, #76	; 0x4c
 800534c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005350:	ec57 6b10 	vmov	r6, r7, d0
 8005354:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005358:	9107      	str	r1, [sp, #28]
 800535a:	4604      	mov	r4, r0
 800535c:	920a      	str	r2, [sp, #40]	; 0x28
 800535e:	930d      	str	r3, [sp, #52]	; 0x34
 8005360:	b975      	cbnz	r5, 8005380 <_dtoa_r+0x40>
 8005362:	2010      	movs	r0, #16
 8005364:	f000 fe2a 	bl	8005fbc <malloc>
 8005368:	4602      	mov	r2, r0
 800536a:	61e0      	str	r0, [r4, #28]
 800536c:	b920      	cbnz	r0, 8005378 <_dtoa_r+0x38>
 800536e:	4bae      	ldr	r3, [pc, #696]	; (8005628 <_dtoa_r+0x2e8>)
 8005370:	21ef      	movs	r1, #239	; 0xef
 8005372:	48ae      	ldr	r0, [pc, #696]	; (800562c <_dtoa_r+0x2ec>)
 8005374:	f001 fc90 	bl	8006c98 <__assert_func>
 8005378:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800537c:	6005      	str	r5, [r0, #0]
 800537e:	60c5      	str	r5, [r0, #12]
 8005380:	69e3      	ldr	r3, [r4, #28]
 8005382:	6819      	ldr	r1, [r3, #0]
 8005384:	b151      	cbz	r1, 800539c <_dtoa_r+0x5c>
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	604a      	str	r2, [r1, #4]
 800538a:	2301      	movs	r3, #1
 800538c:	4093      	lsls	r3, r2
 800538e:	608b      	str	r3, [r1, #8]
 8005390:	4620      	mov	r0, r4
 8005392:	f000 ff07 	bl	80061a4 <_Bfree>
 8005396:	69e3      	ldr	r3, [r4, #28]
 8005398:	2200      	movs	r2, #0
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	1e3b      	subs	r3, r7, #0
 800539e:	bfbb      	ittet	lt
 80053a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80053a4:	9303      	strlt	r3, [sp, #12]
 80053a6:	2300      	movge	r3, #0
 80053a8:	2201      	movlt	r2, #1
 80053aa:	bfac      	ite	ge
 80053ac:	f8c8 3000 	strge.w	r3, [r8]
 80053b0:	f8c8 2000 	strlt.w	r2, [r8]
 80053b4:	4b9e      	ldr	r3, [pc, #632]	; (8005630 <_dtoa_r+0x2f0>)
 80053b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80053ba:	ea33 0308 	bics.w	r3, r3, r8
 80053be:	d11b      	bne.n	80053f8 <_dtoa_r+0xb8>
 80053c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80053c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80053cc:	4333      	orrs	r3, r6
 80053ce:	f000 8593 	beq.w	8005ef8 <_dtoa_r+0xbb8>
 80053d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053d4:	b963      	cbnz	r3, 80053f0 <_dtoa_r+0xb0>
 80053d6:	4b97      	ldr	r3, [pc, #604]	; (8005634 <_dtoa_r+0x2f4>)
 80053d8:	e027      	b.n	800542a <_dtoa_r+0xea>
 80053da:	4b97      	ldr	r3, [pc, #604]	; (8005638 <_dtoa_r+0x2f8>)
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	3308      	adds	r3, #8
 80053e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80053e2:	6013      	str	r3, [r2, #0]
 80053e4:	9800      	ldr	r0, [sp, #0]
 80053e6:	b013      	add	sp, #76	; 0x4c
 80053e8:	ecbd 8b04 	vpop	{d8-d9}
 80053ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f0:	4b90      	ldr	r3, [pc, #576]	; (8005634 <_dtoa_r+0x2f4>)
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	3303      	adds	r3, #3
 80053f6:	e7f3      	b.n	80053e0 <_dtoa_r+0xa0>
 80053f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80053fc:	2200      	movs	r2, #0
 80053fe:	ec51 0b17 	vmov	r0, r1, d7
 8005402:	eeb0 8a47 	vmov.f32	s16, s14
 8005406:	eef0 8a67 	vmov.f32	s17, s15
 800540a:	2300      	movs	r3, #0
 800540c:	f7fb fb5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005410:	4681      	mov	r9, r0
 8005412:	b160      	cbz	r0, 800542e <_dtoa_r+0xee>
 8005414:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005416:	2301      	movs	r3, #1
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 8568 	beq.w	8005ef2 <_dtoa_r+0xbb2>
 8005422:	4b86      	ldr	r3, [pc, #536]	; (800563c <_dtoa_r+0x2fc>)
 8005424:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	3b01      	subs	r3, #1
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	e7da      	b.n	80053e4 <_dtoa_r+0xa4>
 800542e:	aa10      	add	r2, sp, #64	; 0x40
 8005430:	a911      	add	r1, sp, #68	; 0x44
 8005432:	4620      	mov	r0, r4
 8005434:	eeb0 0a48 	vmov.f32	s0, s16
 8005438:	eef0 0a68 	vmov.f32	s1, s17
 800543c:	f001 f994 	bl	8006768 <__d2b>
 8005440:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005444:	4682      	mov	sl, r0
 8005446:	2d00      	cmp	r5, #0
 8005448:	d07f      	beq.n	800554a <_dtoa_r+0x20a>
 800544a:	ee18 3a90 	vmov	r3, s17
 800544e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005452:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005456:	ec51 0b18 	vmov	r0, r1, d8
 800545a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800545e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005462:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005466:	4619      	mov	r1, r3
 8005468:	2200      	movs	r2, #0
 800546a:	4b75      	ldr	r3, [pc, #468]	; (8005640 <_dtoa_r+0x300>)
 800546c:	f7fa ff0c 	bl	8000288 <__aeabi_dsub>
 8005470:	a367      	add	r3, pc, #412	; (adr r3, 8005610 <_dtoa_r+0x2d0>)
 8005472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005476:	f7fb f8bf 	bl	80005f8 <__aeabi_dmul>
 800547a:	a367      	add	r3, pc, #412	; (adr r3, 8005618 <_dtoa_r+0x2d8>)
 800547c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005480:	f7fa ff04 	bl	800028c <__adddf3>
 8005484:	4606      	mov	r6, r0
 8005486:	4628      	mov	r0, r5
 8005488:	460f      	mov	r7, r1
 800548a:	f7fb f84b 	bl	8000524 <__aeabi_i2d>
 800548e:	a364      	add	r3, pc, #400	; (adr r3, 8005620 <_dtoa_r+0x2e0>)
 8005490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005494:	f7fb f8b0 	bl	80005f8 <__aeabi_dmul>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4630      	mov	r0, r6
 800549e:	4639      	mov	r1, r7
 80054a0:	f7fa fef4 	bl	800028c <__adddf3>
 80054a4:	4606      	mov	r6, r0
 80054a6:	460f      	mov	r7, r1
 80054a8:	f7fb fb56 	bl	8000b58 <__aeabi_d2iz>
 80054ac:	2200      	movs	r2, #0
 80054ae:	4683      	mov	fp, r0
 80054b0:	2300      	movs	r3, #0
 80054b2:	4630      	mov	r0, r6
 80054b4:	4639      	mov	r1, r7
 80054b6:	f7fb fb11 	bl	8000adc <__aeabi_dcmplt>
 80054ba:	b148      	cbz	r0, 80054d0 <_dtoa_r+0x190>
 80054bc:	4658      	mov	r0, fp
 80054be:	f7fb f831 	bl	8000524 <__aeabi_i2d>
 80054c2:	4632      	mov	r2, r6
 80054c4:	463b      	mov	r3, r7
 80054c6:	f7fb faff 	bl	8000ac8 <__aeabi_dcmpeq>
 80054ca:	b908      	cbnz	r0, 80054d0 <_dtoa_r+0x190>
 80054cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054d0:	f1bb 0f16 	cmp.w	fp, #22
 80054d4:	d857      	bhi.n	8005586 <_dtoa_r+0x246>
 80054d6:	4b5b      	ldr	r3, [pc, #364]	; (8005644 <_dtoa_r+0x304>)
 80054d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	ec51 0b18 	vmov	r0, r1, d8
 80054e4:	f7fb fafa 	bl	8000adc <__aeabi_dcmplt>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	d04e      	beq.n	800558a <_dtoa_r+0x24a>
 80054ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054f0:	2300      	movs	r3, #0
 80054f2:	930c      	str	r3, [sp, #48]	; 0x30
 80054f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80054f6:	1b5b      	subs	r3, r3, r5
 80054f8:	1e5a      	subs	r2, r3, #1
 80054fa:	bf45      	ittet	mi
 80054fc:	f1c3 0301 	rsbmi	r3, r3, #1
 8005500:	9305      	strmi	r3, [sp, #20]
 8005502:	2300      	movpl	r3, #0
 8005504:	2300      	movmi	r3, #0
 8005506:	9206      	str	r2, [sp, #24]
 8005508:	bf54      	ite	pl
 800550a:	9305      	strpl	r3, [sp, #20]
 800550c:	9306      	strmi	r3, [sp, #24]
 800550e:	f1bb 0f00 	cmp.w	fp, #0
 8005512:	db3c      	blt.n	800558e <_dtoa_r+0x24e>
 8005514:	9b06      	ldr	r3, [sp, #24]
 8005516:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800551a:	445b      	add	r3, fp
 800551c:	9306      	str	r3, [sp, #24]
 800551e:	2300      	movs	r3, #0
 8005520:	9308      	str	r3, [sp, #32]
 8005522:	9b07      	ldr	r3, [sp, #28]
 8005524:	2b09      	cmp	r3, #9
 8005526:	d868      	bhi.n	80055fa <_dtoa_r+0x2ba>
 8005528:	2b05      	cmp	r3, #5
 800552a:	bfc4      	itt	gt
 800552c:	3b04      	subgt	r3, #4
 800552e:	9307      	strgt	r3, [sp, #28]
 8005530:	9b07      	ldr	r3, [sp, #28]
 8005532:	f1a3 0302 	sub.w	r3, r3, #2
 8005536:	bfcc      	ite	gt
 8005538:	2500      	movgt	r5, #0
 800553a:	2501      	movle	r5, #1
 800553c:	2b03      	cmp	r3, #3
 800553e:	f200 8085 	bhi.w	800564c <_dtoa_r+0x30c>
 8005542:	e8df f003 	tbb	[pc, r3]
 8005546:	3b2e      	.short	0x3b2e
 8005548:	5839      	.short	0x5839
 800554a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800554e:	441d      	add	r5, r3
 8005550:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005554:	2b20      	cmp	r3, #32
 8005556:	bfc1      	itttt	gt
 8005558:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800555c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005560:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005564:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005568:	bfd6      	itet	le
 800556a:	f1c3 0320 	rsble	r3, r3, #32
 800556e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005572:	fa06 f003 	lslle.w	r0, r6, r3
 8005576:	f7fa ffc5 	bl	8000504 <__aeabi_ui2d>
 800557a:	2201      	movs	r2, #1
 800557c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005580:	3d01      	subs	r5, #1
 8005582:	920e      	str	r2, [sp, #56]	; 0x38
 8005584:	e76f      	b.n	8005466 <_dtoa_r+0x126>
 8005586:	2301      	movs	r3, #1
 8005588:	e7b3      	b.n	80054f2 <_dtoa_r+0x1b2>
 800558a:	900c      	str	r0, [sp, #48]	; 0x30
 800558c:	e7b2      	b.n	80054f4 <_dtoa_r+0x1b4>
 800558e:	9b05      	ldr	r3, [sp, #20]
 8005590:	eba3 030b 	sub.w	r3, r3, fp
 8005594:	9305      	str	r3, [sp, #20]
 8005596:	f1cb 0300 	rsb	r3, fp, #0
 800559a:	9308      	str	r3, [sp, #32]
 800559c:	2300      	movs	r3, #0
 800559e:	930b      	str	r3, [sp, #44]	; 0x2c
 80055a0:	e7bf      	b.n	8005522 <_dtoa_r+0x1e2>
 80055a2:	2300      	movs	r3, #0
 80055a4:	9309      	str	r3, [sp, #36]	; 0x24
 80055a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	dc52      	bgt.n	8005652 <_dtoa_r+0x312>
 80055ac:	2301      	movs	r3, #1
 80055ae:	9301      	str	r3, [sp, #4]
 80055b0:	9304      	str	r3, [sp, #16]
 80055b2:	461a      	mov	r2, r3
 80055b4:	920a      	str	r2, [sp, #40]	; 0x28
 80055b6:	e00b      	b.n	80055d0 <_dtoa_r+0x290>
 80055b8:	2301      	movs	r3, #1
 80055ba:	e7f3      	b.n	80055a4 <_dtoa_r+0x264>
 80055bc:	2300      	movs	r3, #0
 80055be:	9309      	str	r3, [sp, #36]	; 0x24
 80055c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055c2:	445b      	add	r3, fp
 80055c4:	9301      	str	r3, [sp, #4]
 80055c6:	3301      	adds	r3, #1
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	9304      	str	r3, [sp, #16]
 80055cc:	bfb8      	it	lt
 80055ce:	2301      	movlt	r3, #1
 80055d0:	69e0      	ldr	r0, [r4, #28]
 80055d2:	2100      	movs	r1, #0
 80055d4:	2204      	movs	r2, #4
 80055d6:	f102 0614 	add.w	r6, r2, #20
 80055da:	429e      	cmp	r6, r3
 80055dc:	d93d      	bls.n	800565a <_dtoa_r+0x31a>
 80055de:	6041      	str	r1, [r0, #4]
 80055e0:	4620      	mov	r0, r4
 80055e2:	f000 fd9f 	bl	8006124 <_Balloc>
 80055e6:	9000      	str	r0, [sp, #0]
 80055e8:	2800      	cmp	r0, #0
 80055ea:	d139      	bne.n	8005660 <_dtoa_r+0x320>
 80055ec:	4b16      	ldr	r3, [pc, #88]	; (8005648 <_dtoa_r+0x308>)
 80055ee:	4602      	mov	r2, r0
 80055f0:	f240 11af 	movw	r1, #431	; 0x1af
 80055f4:	e6bd      	b.n	8005372 <_dtoa_r+0x32>
 80055f6:	2301      	movs	r3, #1
 80055f8:	e7e1      	b.n	80055be <_dtoa_r+0x27e>
 80055fa:	2501      	movs	r5, #1
 80055fc:	2300      	movs	r3, #0
 80055fe:	9307      	str	r3, [sp, #28]
 8005600:	9509      	str	r5, [sp, #36]	; 0x24
 8005602:	f04f 33ff 	mov.w	r3, #4294967295
 8005606:	9301      	str	r3, [sp, #4]
 8005608:	9304      	str	r3, [sp, #16]
 800560a:	2200      	movs	r2, #0
 800560c:	2312      	movs	r3, #18
 800560e:	e7d1      	b.n	80055b4 <_dtoa_r+0x274>
 8005610:	636f4361 	.word	0x636f4361
 8005614:	3fd287a7 	.word	0x3fd287a7
 8005618:	8b60c8b3 	.word	0x8b60c8b3
 800561c:	3fc68a28 	.word	0x3fc68a28
 8005620:	509f79fb 	.word	0x509f79fb
 8005624:	3fd34413 	.word	0x3fd34413
 8005628:	08007e35 	.word	0x08007e35
 800562c:	08007e4c 	.word	0x08007e4c
 8005630:	7ff00000 	.word	0x7ff00000
 8005634:	08007e31 	.word	0x08007e31
 8005638:	08007e28 	.word	0x08007e28
 800563c:	08007e05 	.word	0x08007e05
 8005640:	3ff80000 	.word	0x3ff80000
 8005644:	08007f38 	.word	0x08007f38
 8005648:	08007ea4 	.word	0x08007ea4
 800564c:	2301      	movs	r3, #1
 800564e:	9309      	str	r3, [sp, #36]	; 0x24
 8005650:	e7d7      	b.n	8005602 <_dtoa_r+0x2c2>
 8005652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005654:	9301      	str	r3, [sp, #4]
 8005656:	9304      	str	r3, [sp, #16]
 8005658:	e7ba      	b.n	80055d0 <_dtoa_r+0x290>
 800565a:	3101      	adds	r1, #1
 800565c:	0052      	lsls	r2, r2, #1
 800565e:	e7ba      	b.n	80055d6 <_dtoa_r+0x296>
 8005660:	69e3      	ldr	r3, [r4, #28]
 8005662:	9a00      	ldr	r2, [sp, #0]
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	2b0e      	cmp	r3, #14
 800566a:	f200 80a8 	bhi.w	80057be <_dtoa_r+0x47e>
 800566e:	2d00      	cmp	r5, #0
 8005670:	f000 80a5 	beq.w	80057be <_dtoa_r+0x47e>
 8005674:	f1bb 0f00 	cmp.w	fp, #0
 8005678:	dd38      	ble.n	80056ec <_dtoa_r+0x3ac>
 800567a:	4bc0      	ldr	r3, [pc, #768]	; (800597c <_dtoa_r+0x63c>)
 800567c:	f00b 020f 	and.w	r2, fp, #15
 8005680:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005684:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005688:	e9d3 6700 	ldrd	r6, r7, [r3]
 800568c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005690:	d019      	beq.n	80056c6 <_dtoa_r+0x386>
 8005692:	4bbb      	ldr	r3, [pc, #748]	; (8005980 <_dtoa_r+0x640>)
 8005694:	ec51 0b18 	vmov	r0, r1, d8
 8005698:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800569c:	f7fb f8d6 	bl	800084c <__aeabi_ddiv>
 80056a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056a4:	f008 080f 	and.w	r8, r8, #15
 80056a8:	2503      	movs	r5, #3
 80056aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005980 <_dtoa_r+0x640>
 80056ae:	f1b8 0f00 	cmp.w	r8, #0
 80056b2:	d10a      	bne.n	80056ca <_dtoa_r+0x38a>
 80056b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056b8:	4632      	mov	r2, r6
 80056ba:	463b      	mov	r3, r7
 80056bc:	f7fb f8c6 	bl	800084c <__aeabi_ddiv>
 80056c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056c4:	e02b      	b.n	800571e <_dtoa_r+0x3de>
 80056c6:	2502      	movs	r5, #2
 80056c8:	e7ef      	b.n	80056aa <_dtoa_r+0x36a>
 80056ca:	f018 0f01 	tst.w	r8, #1
 80056ce:	d008      	beq.n	80056e2 <_dtoa_r+0x3a2>
 80056d0:	4630      	mov	r0, r6
 80056d2:	4639      	mov	r1, r7
 80056d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80056d8:	f7fa ff8e 	bl	80005f8 <__aeabi_dmul>
 80056dc:	3501      	adds	r5, #1
 80056de:	4606      	mov	r6, r0
 80056e0:	460f      	mov	r7, r1
 80056e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80056e6:	f109 0908 	add.w	r9, r9, #8
 80056ea:	e7e0      	b.n	80056ae <_dtoa_r+0x36e>
 80056ec:	f000 809f 	beq.w	800582e <_dtoa_r+0x4ee>
 80056f0:	f1cb 0600 	rsb	r6, fp, #0
 80056f4:	4ba1      	ldr	r3, [pc, #644]	; (800597c <_dtoa_r+0x63c>)
 80056f6:	4fa2      	ldr	r7, [pc, #648]	; (8005980 <_dtoa_r+0x640>)
 80056f8:	f006 020f 	and.w	r2, r6, #15
 80056fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	ec51 0b18 	vmov	r0, r1, d8
 8005708:	f7fa ff76 	bl	80005f8 <__aeabi_dmul>
 800570c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005710:	1136      	asrs	r6, r6, #4
 8005712:	2300      	movs	r3, #0
 8005714:	2502      	movs	r5, #2
 8005716:	2e00      	cmp	r6, #0
 8005718:	d17e      	bne.n	8005818 <_dtoa_r+0x4d8>
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1d0      	bne.n	80056c0 <_dtoa_r+0x380>
 800571e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005720:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8084 	beq.w	8005832 <_dtoa_r+0x4f2>
 800572a:	4b96      	ldr	r3, [pc, #600]	; (8005984 <_dtoa_r+0x644>)
 800572c:	2200      	movs	r2, #0
 800572e:	4640      	mov	r0, r8
 8005730:	4649      	mov	r1, r9
 8005732:	f7fb f9d3 	bl	8000adc <__aeabi_dcmplt>
 8005736:	2800      	cmp	r0, #0
 8005738:	d07b      	beq.n	8005832 <_dtoa_r+0x4f2>
 800573a:	9b04      	ldr	r3, [sp, #16]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d078      	beq.n	8005832 <_dtoa_r+0x4f2>
 8005740:	9b01      	ldr	r3, [sp, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	dd39      	ble.n	80057ba <_dtoa_r+0x47a>
 8005746:	4b90      	ldr	r3, [pc, #576]	; (8005988 <_dtoa_r+0x648>)
 8005748:	2200      	movs	r2, #0
 800574a:	4640      	mov	r0, r8
 800574c:	4649      	mov	r1, r9
 800574e:	f7fa ff53 	bl	80005f8 <__aeabi_dmul>
 8005752:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005756:	9e01      	ldr	r6, [sp, #4]
 8005758:	f10b 37ff 	add.w	r7, fp, #4294967295
 800575c:	3501      	adds	r5, #1
 800575e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005762:	4628      	mov	r0, r5
 8005764:	f7fa fede 	bl	8000524 <__aeabi_i2d>
 8005768:	4642      	mov	r2, r8
 800576a:	464b      	mov	r3, r9
 800576c:	f7fa ff44 	bl	80005f8 <__aeabi_dmul>
 8005770:	4b86      	ldr	r3, [pc, #536]	; (800598c <_dtoa_r+0x64c>)
 8005772:	2200      	movs	r2, #0
 8005774:	f7fa fd8a 	bl	800028c <__adddf3>
 8005778:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800577c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005780:	9303      	str	r3, [sp, #12]
 8005782:	2e00      	cmp	r6, #0
 8005784:	d158      	bne.n	8005838 <_dtoa_r+0x4f8>
 8005786:	4b82      	ldr	r3, [pc, #520]	; (8005990 <_dtoa_r+0x650>)
 8005788:	2200      	movs	r2, #0
 800578a:	4640      	mov	r0, r8
 800578c:	4649      	mov	r1, r9
 800578e:	f7fa fd7b 	bl	8000288 <__aeabi_dsub>
 8005792:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005796:	4680      	mov	r8, r0
 8005798:	4689      	mov	r9, r1
 800579a:	f7fb f9bd 	bl	8000b18 <__aeabi_dcmpgt>
 800579e:	2800      	cmp	r0, #0
 80057a0:	f040 8296 	bne.w	8005cd0 <_dtoa_r+0x990>
 80057a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80057a8:	4640      	mov	r0, r8
 80057aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057ae:	4649      	mov	r1, r9
 80057b0:	f7fb f994 	bl	8000adc <__aeabi_dcmplt>
 80057b4:	2800      	cmp	r0, #0
 80057b6:	f040 8289 	bne.w	8005ccc <_dtoa_r+0x98c>
 80057ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80057be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f2c0 814e 	blt.w	8005a62 <_dtoa_r+0x722>
 80057c6:	f1bb 0f0e 	cmp.w	fp, #14
 80057ca:	f300 814a 	bgt.w	8005a62 <_dtoa_r+0x722>
 80057ce:	4b6b      	ldr	r3, [pc, #428]	; (800597c <_dtoa_r+0x63c>)
 80057d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80057d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f280 80dc 	bge.w	8005998 <_dtoa_r+0x658>
 80057e0:	9b04      	ldr	r3, [sp, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f300 80d8 	bgt.w	8005998 <_dtoa_r+0x658>
 80057e8:	f040 826f 	bne.w	8005cca <_dtoa_r+0x98a>
 80057ec:	4b68      	ldr	r3, [pc, #416]	; (8005990 <_dtoa_r+0x650>)
 80057ee:	2200      	movs	r2, #0
 80057f0:	4640      	mov	r0, r8
 80057f2:	4649      	mov	r1, r9
 80057f4:	f7fa ff00 	bl	80005f8 <__aeabi_dmul>
 80057f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057fc:	f7fb f982 	bl	8000b04 <__aeabi_dcmpge>
 8005800:	9e04      	ldr	r6, [sp, #16]
 8005802:	4637      	mov	r7, r6
 8005804:	2800      	cmp	r0, #0
 8005806:	f040 8245 	bne.w	8005c94 <_dtoa_r+0x954>
 800580a:	9d00      	ldr	r5, [sp, #0]
 800580c:	2331      	movs	r3, #49	; 0x31
 800580e:	f805 3b01 	strb.w	r3, [r5], #1
 8005812:	f10b 0b01 	add.w	fp, fp, #1
 8005816:	e241      	b.n	8005c9c <_dtoa_r+0x95c>
 8005818:	07f2      	lsls	r2, r6, #31
 800581a:	d505      	bpl.n	8005828 <_dtoa_r+0x4e8>
 800581c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005820:	f7fa feea 	bl	80005f8 <__aeabi_dmul>
 8005824:	3501      	adds	r5, #1
 8005826:	2301      	movs	r3, #1
 8005828:	1076      	asrs	r6, r6, #1
 800582a:	3708      	adds	r7, #8
 800582c:	e773      	b.n	8005716 <_dtoa_r+0x3d6>
 800582e:	2502      	movs	r5, #2
 8005830:	e775      	b.n	800571e <_dtoa_r+0x3de>
 8005832:	9e04      	ldr	r6, [sp, #16]
 8005834:	465f      	mov	r7, fp
 8005836:	e792      	b.n	800575e <_dtoa_r+0x41e>
 8005838:	9900      	ldr	r1, [sp, #0]
 800583a:	4b50      	ldr	r3, [pc, #320]	; (800597c <_dtoa_r+0x63c>)
 800583c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005840:	4431      	add	r1, r6
 8005842:	9102      	str	r1, [sp, #8]
 8005844:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005846:	eeb0 9a47 	vmov.f32	s18, s14
 800584a:	eef0 9a67 	vmov.f32	s19, s15
 800584e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005852:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005856:	2900      	cmp	r1, #0
 8005858:	d044      	beq.n	80058e4 <_dtoa_r+0x5a4>
 800585a:	494e      	ldr	r1, [pc, #312]	; (8005994 <_dtoa_r+0x654>)
 800585c:	2000      	movs	r0, #0
 800585e:	f7fa fff5 	bl	800084c <__aeabi_ddiv>
 8005862:	ec53 2b19 	vmov	r2, r3, d9
 8005866:	f7fa fd0f 	bl	8000288 <__aeabi_dsub>
 800586a:	9d00      	ldr	r5, [sp, #0]
 800586c:	ec41 0b19 	vmov	d9, r0, r1
 8005870:	4649      	mov	r1, r9
 8005872:	4640      	mov	r0, r8
 8005874:	f7fb f970 	bl	8000b58 <__aeabi_d2iz>
 8005878:	4606      	mov	r6, r0
 800587a:	f7fa fe53 	bl	8000524 <__aeabi_i2d>
 800587e:	4602      	mov	r2, r0
 8005880:	460b      	mov	r3, r1
 8005882:	4640      	mov	r0, r8
 8005884:	4649      	mov	r1, r9
 8005886:	f7fa fcff 	bl	8000288 <__aeabi_dsub>
 800588a:	3630      	adds	r6, #48	; 0x30
 800588c:	f805 6b01 	strb.w	r6, [r5], #1
 8005890:	ec53 2b19 	vmov	r2, r3, d9
 8005894:	4680      	mov	r8, r0
 8005896:	4689      	mov	r9, r1
 8005898:	f7fb f920 	bl	8000adc <__aeabi_dcmplt>
 800589c:	2800      	cmp	r0, #0
 800589e:	d164      	bne.n	800596a <_dtoa_r+0x62a>
 80058a0:	4642      	mov	r2, r8
 80058a2:	464b      	mov	r3, r9
 80058a4:	4937      	ldr	r1, [pc, #220]	; (8005984 <_dtoa_r+0x644>)
 80058a6:	2000      	movs	r0, #0
 80058a8:	f7fa fcee 	bl	8000288 <__aeabi_dsub>
 80058ac:	ec53 2b19 	vmov	r2, r3, d9
 80058b0:	f7fb f914 	bl	8000adc <__aeabi_dcmplt>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	f040 80b6 	bne.w	8005a26 <_dtoa_r+0x6e6>
 80058ba:	9b02      	ldr	r3, [sp, #8]
 80058bc:	429d      	cmp	r5, r3
 80058be:	f43f af7c 	beq.w	80057ba <_dtoa_r+0x47a>
 80058c2:	4b31      	ldr	r3, [pc, #196]	; (8005988 <_dtoa_r+0x648>)
 80058c4:	ec51 0b19 	vmov	r0, r1, d9
 80058c8:	2200      	movs	r2, #0
 80058ca:	f7fa fe95 	bl	80005f8 <__aeabi_dmul>
 80058ce:	4b2e      	ldr	r3, [pc, #184]	; (8005988 <_dtoa_r+0x648>)
 80058d0:	ec41 0b19 	vmov	d9, r0, r1
 80058d4:	2200      	movs	r2, #0
 80058d6:	4640      	mov	r0, r8
 80058d8:	4649      	mov	r1, r9
 80058da:	f7fa fe8d 	bl	80005f8 <__aeabi_dmul>
 80058de:	4680      	mov	r8, r0
 80058e0:	4689      	mov	r9, r1
 80058e2:	e7c5      	b.n	8005870 <_dtoa_r+0x530>
 80058e4:	ec51 0b17 	vmov	r0, r1, d7
 80058e8:	f7fa fe86 	bl	80005f8 <__aeabi_dmul>
 80058ec:	9b02      	ldr	r3, [sp, #8]
 80058ee:	9d00      	ldr	r5, [sp, #0]
 80058f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80058f2:	ec41 0b19 	vmov	d9, r0, r1
 80058f6:	4649      	mov	r1, r9
 80058f8:	4640      	mov	r0, r8
 80058fa:	f7fb f92d 	bl	8000b58 <__aeabi_d2iz>
 80058fe:	4606      	mov	r6, r0
 8005900:	f7fa fe10 	bl	8000524 <__aeabi_i2d>
 8005904:	3630      	adds	r6, #48	; 0x30
 8005906:	4602      	mov	r2, r0
 8005908:	460b      	mov	r3, r1
 800590a:	4640      	mov	r0, r8
 800590c:	4649      	mov	r1, r9
 800590e:	f7fa fcbb 	bl	8000288 <__aeabi_dsub>
 8005912:	f805 6b01 	strb.w	r6, [r5], #1
 8005916:	9b02      	ldr	r3, [sp, #8]
 8005918:	429d      	cmp	r5, r3
 800591a:	4680      	mov	r8, r0
 800591c:	4689      	mov	r9, r1
 800591e:	f04f 0200 	mov.w	r2, #0
 8005922:	d124      	bne.n	800596e <_dtoa_r+0x62e>
 8005924:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <_dtoa_r+0x654>)
 8005926:	ec51 0b19 	vmov	r0, r1, d9
 800592a:	f7fa fcaf 	bl	800028c <__adddf3>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4640      	mov	r0, r8
 8005934:	4649      	mov	r1, r9
 8005936:	f7fb f8ef 	bl	8000b18 <__aeabi_dcmpgt>
 800593a:	2800      	cmp	r0, #0
 800593c:	d173      	bne.n	8005a26 <_dtoa_r+0x6e6>
 800593e:	ec53 2b19 	vmov	r2, r3, d9
 8005942:	4914      	ldr	r1, [pc, #80]	; (8005994 <_dtoa_r+0x654>)
 8005944:	2000      	movs	r0, #0
 8005946:	f7fa fc9f 	bl	8000288 <__aeabi_dsub>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4640      	mov	r0, r8
 8005950:	4649      	mov	r1, r9
 8005952:	f7fb f8c3 	bl	8000adc <__aeabi_dcmplt>
 8005956:	2800      	cmp	r0, #0
 8005958:	f43f af2f 	beq.w	80057ba <_dtoa_r+0x47a>
 800595c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800595e:	1e6b      	subs	r3, r5, #1
 8005960:	930f      	str	r3, [sp, #60]	; 0x3c
 8005962:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005966:	2b30      	cmp	r3, #48	; 0x30
 8005968:	d0f8      	beq.n	800595c <_dtoa_r+0x61c>
 800596a:	46bb      	mov	fp, r7
 800596c:	e04a      	b.n	8005a04 <_dtoa_r+0x6c4>
 800596e:	4b06      	ldr	r3, [pc, #24]	; (8005988 <_dtoa_r+0x648>)
 8005970:	f7fa fe42 	bl	80005f8 <__aeabi_dmul>
 8005974:	4680      	mov	r8, r0
 8005976:	4689      	mov	r9, r1
 8005978:	e7bd      	b.n	80058f6 <_dtoa_r+0x5b6>
 800597a:	bf00      	nop
 800597c:	08007f38 	.word	0x08007f38
 8005980:	08007f10 	.word	0x08007f10
 8005984:	3ff00000 	.word	0x3ff00000
 8005988:	40240000 	.word	0x40240000
 800598c:	401c0000 	.word	0x401c0000
 8005990:	40140000 	.word	0x40140000
 8005994:	3fe00000 	.word	0x3fe00000
 8005998:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800599c:	9d00      	ldr	r5, [sp, #0]
 800599e:	4642      	mov	r2, r8
 80059a0:	464b      	mov	r3, r9
 80059a2:	4630      	mov	r0, r6
 80059a4:	4639      	mov	r1, r7
 80059a6:	f7fa ff51 	bl	800084c <__aeabi_ddiv>
 80059aa:	f7fb f8d5 	bl	8000b58 <__aeabi_d2iz>
 80059ae:	9001      	str	r0, [sp, #4]
 80059b0:	f7fa fdb8 	bl	8000524 <__aeabi_i2d>
 80059b4:	4642      	mov	r2, r8
 80059b6:	464b      	mov	r3, r9
 80059b8:	f7fa fe1e 	bl	80005f8 <__aeabi_dmul>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	4630      	mov	r0, r6
 80059c2:	4639      	mov	r1, r7
 80059c4:	f7fa fc60 	bl	8000288 <__aeabi_dsub>
 80059c8:	9e01      	ldr	r6, [sp, #4]
 80059ca:	9f04      	ldr	r7, [sp, #16]
 80059cc:	3630      	adds	r6, #48	; 0x30
 80059ce:	f805 6b01 	strb.w	r6, [r5], #1
 80059d2:	9e00      	ldr	r6, [sp, #0]
 80059d4:	1bae      	subs	r6, r5, r6
 80059d6:	42b7      	cmp	r7, r6
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	d134      	bne.n	8005a48 <_dtoa_r+0x708>
 80059de:	f7fa fc55 	bl	800028c <__adddf3>
 80059e2:	4642      	mov	r2, r8
 80059e4:	464b      	mov	r3, r9
 80059e6:	4606      	mov	r6, r0
 80059e8:	460f      	mov	r7, r1
 80059ea:	f7fb f895 	bl	8000b18 <__aeabi_dcmpgt>
 80059ee:	b9c8      	cbnz	r0, 8005a24 <_dtoa_r+0x6e4>
 80059f0:	4642      	mov	r2, r8
 80059f2:	464b      	mov	r3, r9
 80059f4:	4630      	mov	r0, r6
 80059f6:	4639      	mov	r1, r7
 80059f8:	f7fb f866 	bl	8000ac8 <__aeabi_dcmpeq>
 80059fc:	b110      	cbz	r0, 8005a04 <_dtoa_r+0x6c4>
 80059fe:	9b01      	ldr	r3, [sp, #4]
 8005a00:	07db      	lsls	r3, r3, #31
 8005a02:	d40f      	bmi.n	8005a24 <_dtoa_r+0x6e4>
 8005a04:	4651      	mov	r1, sl
 8005a06:	4620      	mov	r0, r4
 8005a08:	f000 fbcc 	bl	80061a4 <_Bfree>
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a10:	702b      	strb	r3, [r5, #0]
 8005a12:	f10b 0301 	add.w	r3, fp, #1
 8005a16:	6013      	str	r3, [r2, #0]
 8005a18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f43f ace2 	beq.w	80053e4 <_dtoa_r+0xa4>
 8005a20:	601d      	str	r5, [r3, #0]
 8005a22:	e4df      	b.n	80053e4 <_dtoa_r+0xa4>
 8005a24:	465f      	mov	r7, fp
 8005a26:	462b      	mov	r3, r5
 8005a28:	461d      	mov	r5, r3
 8005a2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a2e:	2a39      	cmp	r2, #57	; 0x39
 8005a30:	d106      	bne.n	8005a40 <_dtoa_r+0x700>
 8005a32:	9a00      	ldr	r2, [sp, #0]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d1f7      	bne.n	8005a28 <_dtoa_r+0x6e8>
 8005a38:	9900      	ldr	r1, [sp, #0]
 8005a3a:	2230      	movs	r2, #48	; 0x30
 8005a3c:	3701      	adds	r7, #1
 8005a3e:	700a      	strb	r2, [r1, #0]
 8005a40:	781a      	ldrb	r2, [r3, #0]
 8005a42:	3201      	adds	r2, #1
 8005a44:	701a      	strb	r2, [r3, #0]
 8005a46:	e790      	b.n	800596a <_dtoa_r+0x62a>
 8005a48:	4ba3      	ldr	r3, [pc, #652]	; (8005cd8 <_dtoa_r+0x998>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f7fa fdd4 	bl	80005f8 <__aeabi_dmul>
 8005a50:	2200      	movs	r2, #0
 8005a52:	2300      	movs	r3, #0
 8005a54:	4606      	mov	r6, r0
 8005a56:	460f      	mov	r7, r1
 8005a58:	f7fb f836 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	d09e      	beq.n	800599e <_dtoa_r+0x65e>
 8005a60:	e7d0      	b.n	8005a04 <_dtoa_r+0x6c4>
 8005a62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a64:	2a00      	cmp	r2, #0
 8005a66:	f000 80ca 	beq.w	8005bfe <_dtoa_r+0x8be>
 8005a6a:	9a07      	ldr	r2, [sp, #28]
 8005a6c:	2a01      	cmp	r2, #1
 8005a6e:	f300 80ad 	bgt.w	8005bcc <_dtoa_r+0x88c>
 8005a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a74:	2a00      	cmp	r2, #0
 8005a76:	f000 80a5 	beq.w	8005bc4 <_dtoa_r+0x884>
 8005a7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a7e:	9e08      	ldr	r6, [sp, #32]
 8005a80:	9d05      	ldr	r5, [sp, #20]
 8005a82:	9a05      	ldr	r2, [sp, #20]
 8005a84:	441a      	add	r2, r3
 8005a86:	9205      	str	r2, [sp, #20]
 8005a88:	9a06      	ldr	r2, [sp, #24]
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	441a      	add	r2, r3
 8005a8e:	4620      	mov	r0, r4
 8005a90:	9206      	str	r2, [sp, #24]
 8005a92:	f000 fc3d 	bl	8006310 <__i2b>
 8005a96:	4607      	mov	r7, r0
 8005a98:	b165      	cbz	r5, 8005ab4 <_dtoa_r+0x774>
 8005a9a:	9b06      	ldr	r3, [sp, #24]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	dd09      	ble.n	8005ab4 <_dtoa_r+0x774>
 8005aa0:	42ab      	cmp	r3, r5
 8005aa2:	9a05      	ldr	r2, [sp, #20]
 8005aa4:	bfa8      	it	ge
 8005aa6:	462b      	movge	r3, r5
 8005aa8:	1ad2      	subs	r2, r2, r3
 8005aaa:	9205      	str	r2, [sp, #20]
 8005aac:	9a06      	ldr	r2, [sp, #24]
 8005aae:	1aed      	subs	r5, r5, r3
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	9306      	str	r3, [sp, #24]
 8005ab4:	9b08      	ldr	r3, [sp, #32]
 8005ab6:	b1f3      	cbz	r3, 8005af6 <_dtoa_r+0x7b6>
 8005ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f000 80a3 	beq.w	8005c06 <_dtoa_r+0x8c6>
 8005ac0:	2e00      	cmp	r6, #0
 8005ac2:	dd10      	ble.n	8005ae6 <_dtoa_r+0x7a6>
 8005ac4:	4639      	mov	r1, r7
 8005ac6:	4632      	mov	r2, r6
 8005ac8:	4620      	mov	r0, r4
 8005aca:	f000 fce1 	bl	8006490 <__pow5mult>
 8005ace:	4652      	mov	r2, sl
 8005ad0:	4601      	mov	r1, r0
 8005ad2:	4607      	mov	r7, r0
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	f000 fc31 	bl	800633c <__multiply>
 8005ada:	4651      	mov	r1, sl
 8005adc:	4680      	mov	r8, r0
 8005ade:	4620      	mov	r0, r4
 8005ae0:	f000 fb60 	bl	80061a4 <_Bfree>
 8005ae4:	46c2      	mov	sl, r8
 8005ae6:	9b08      	ldr	r3, [sp, #32]
 8005ae8:	1b9a      	subs	r2, r3, r6
 8005aea:	d004      	beq.n	8005af6 <_dtoa_r+0x7b6>
 8005aec:	4651      	mov	r1, sl
 8005aee:	4620      	mov	r0, r4
 8005af0:	f000 fcce 	bl	8006490 <__pow5mult>
 8005af4:	4682      	mov	sl, r0
 8005af6:	2101      	movs	r1, #1
 8005af8:	4620      	mov	r0, r4
 8005afa:	f000 fc09 	bl	8006310 <__i2b>
 8005afe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	4606      	mov	r6, r0
 8005b04:	f340 8081 	ble.w	8005c0a <_dtoa_r+0x8ca>
 8005b08:	461a      	mov	r2, r3
 8005b0a:	4601      	mov	r1, r0
 8005b0c:	4620      	mov	r0, r4
 8005b0e:	f000 fcbf 	bl	8006490 <__pow5mult>
 8005b12:	9b07      	ldr	r3, [sp, #28]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	4606      	mov	r6, r0
 8005b18:	dd7a      	ble.n	8005c10 <_dtoa_r+0x8d0>
 8005b1a:	f04f 0800 	mov.w	r8, #0
 8005b1e:	6933      	ldr	r3, [r6, #16]
 8005b20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005b24:	6918      	ldr	r0, [r3, #16]
 8005b26:	f000 fba5 	bl	8006274 <__hi0bits>
 8005b2a:	f1c0 0020 	rsb	r0, r0, #32
 8005b2e:	9b06      	ldr	r3, [sp, #24]
 8005b30:	4418      	add	r0, r3
 8005b32:	f010 001f 	ands.w	r0, r0, #31
 8005b36:	f000 8094 	beq.w	8005c62 <_dtoa_r+0x922>
 8005b3a:	f1c0 0320 	rsb	r3, r0, #32
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	f340 8085 	ble.w	8005c4e <_dtoa_r+0x90e>
 8005b44:	9b05      	ldr	r3, [sp, #20]
 8005b46:	f1c0 001c 	rsb	r0, r0, #28
 8005b4a:	4403      	add	r3, r0
 8005b4c:	9305      	str	r3, [sp, #20]
 8005b4e:	9b06      	ldr	r3, [sp, #24]
 8005b50:	4403      	add	r3, r0
 8005b52:	4405      	add	r5, r0
 8005b54:	9306      	str	r3, [sp, #24]
 8005b56:	9b05      	ldr	r3, [sp, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	dd05      	ble.n	8005b68 <_dtoa_r+0x828>
 8005b5c:	4651      	mov	r1, sl
 8005b5e:	461a      	mov	r2, r3
 8005b60:	4620      	mov	r0, r4
 8005b62:	f000 fcef 	bl	8006544 <__lshift>
 8005b66:	4682      	mov	sl, r0
 8005b68:	9b06      	ldr	r3, [sp, #24]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	dd05      	ble.n	8005b7a <_dtoa_r+0x83a>
 8005b6e:	4631      	mov	r1, r6
 8005b70:	461a      	mov	r2, r3
 8005b72:	4620      	mov	r0, r4
 8005b74:	f000 fce6 	bl	8006544 <__lshift>
 8005b78:	4606      	mov	r6, r0
 8005b7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d072      	beq.n	8005c66 <_dtoa_r+0x926>
 8005b80:	4631      	mov	r1, r6
 8005b82:	4650      	mov	r0, sl
 8005b84:	f000 fd4a 	bl	800661c <__mcmp>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	da6c      	bge.n	8005c66 <_dtoa_r+0x926>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	4651      	mov	r1, sl
 8005b90:	220a      	movs	r2, #10
 8005b92:	4620      	mov	r0, r4
 8005b94:	f000 fb28 	bl	80061e8 <__multadd>
 8005b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b9e:	4682      	mov	sl, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 81b0 	beq.w	8005f06 <_dtoa_r+0xbc6>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	4639      	mov	r1, r7
 8005baa:	220a      	movs	r2, #10
 8005bac:	4620      	mov	r0, r4
 8005bae:	f000 fb1b 	bl	80061e8 <__multadd>
 8005bb2:	9b01      	ldr	r3, [sp, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	f300 8096 	bgt.w	8005ce8 <_dtoa_r+0x9a8>
 8005bbc:	9b07      	ldr	r3, [sp, #28]
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	dc59      	bgt.n	8005c76 <_dtoa_r+0x936>
 8005bc2:	e091      	b.n	8005ce8 <_dtoa_r+0x9a8>
 8005bc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005bc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005bca:	e758      	b.n	8005a7e <_dtoa_r+0x73e>
 8005bcc:	9b04      	ldr	r3, [sp, #16]
 8005bce:	1e5e      	subs	r6, r3, #1
 8005bd0:	9b08      	ldr	r3, [sp, #32]
 8005bd2:	42b3      	cmp	r3, r6
 8005bd4:	bfbf      	itttt	lt
 8005bd6:	9b08      	ldrlt	r3, [sp, #32]
 8005bd8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005bda:	9608      	strlt	r6, [sp, #32]
 8005bdc:	1af3      	sublt	r3, r6, r3
 8005bde:	bfb4      	ite	lt
 8005be0:	18d2      	addlt	r2, r2, r3
 8005be2:	1b9e      	subge	r6, r3, r6
 8005be4:	9b04      	ldr	r3, [sp, #16]
 8005be6:	bfbc      	itt	lt
 8005be8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005bea:	2600      	movlt	r6, #0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	bfb7      	itett	lt
 8005bf0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005bf4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005bf8:	1a9d      	sublt	r5, r3, r2
 8005bfa:	2300      	movlt	r3, #0
 8005bfc:	e741      	b.n	8005a82 <_dtoa_r+0x742>
 8005bfe:	9e08      	ldr	r6, [sp, #32]
 8005c00:	9d05      	ldr	r5, [sp, #20]
 8005c02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005c04:	e748      	b.n	8005a98 <_dtoa_r+0x758>
 8005c06:	9a08      	ldr	r2, [sp, #32]
 8005c08:	e770      	b.n	8005aec <_dtoa_r+0x7ac>
 8005c0a:	9b07      	ldr	r3, [sp, #28]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	dc19      	bgt.n	8005c44 <_dtoa_r+0x904>
 8005c10:	9b02      	ldr	r3, [sp, #8]
 8005c12:	b9bb      	cbnz	r3, 8005c44 <_dtoa_r+0x904>
 8005c14:	9b03      	ldr	r3, [sp, #12]
 8005c16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c1a:	b99b      	cbnz	r3, 8005c44 <_dtoa_r+0x904>
 8005c1c:	9b03      	ldr	r3, [sp, #12]
 8005c1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c22:	0d1b      	lsrs	r3, r3, #20
 8005c24:	051b      	lsls	r3, r3, #20
 8005c26:	b183      	cbz	r3, 8005c4a <_dtoa_r+0x90a>
 8005c28:	9b05      	ldr	r3, [sp, #20]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	9305      	str	r3, [sp, #20]
 8005c2e:	9b06      	ldr	r3, [sp, #24]
 8005c30:	3301      	adds	r3, #1
 8005c32:	9306      	str	r3, [sp, #24]
 8005c34:	f04f 0801 	mov.w	r8, #1
 8005c38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f47f af6f 	bne.w	8005b1e <_dtoa_r+0x7de>
 8005c40:	2001      	movs	r0, #1
 8005c42:	e774      	b.n	8005b2e <_dtoa_r+0x7ee>
 8005c44:	f04f 0800 	mov.w	r8, #0
 8005c48:	e7f6      	b.n	8005c38 <_dtoa_r+0x8f8>
 8005c4a:	4698      	mov	r8, r3
 8005c4c:	e7f4      	b.n	8005c38 <_dtoa_r+0x8f8>
 8005c4e:	d082      	beq.n	8005b56 <_dtoa_r+0x816>
 8005c50:	9a05      	ldr	r2, [sp, #20]
 8005c52:	331c      	adds	r3, #28
 8005c54:	441a      	add	r2, r3
 8005c56:	9205      	str	r2, [sp, #20]
 8005c58:	9a06      	ldr	r2, [sp, #24]
 8005c5a:	441a      	add	r2, r3
 8005c5c:	441d      	add	r5, r3
 8005c5e:	9206      	str	r2, [sp, #24]
 8005c60:	e779      	b.n	8005b56 <_dtoa_r+0x816>
 8005c62:	4603      	mov	r3, r0
 8005c64:	e7f4      	b.n	8005c50 <_dtoa_r+0x910>
 8005c66:	9b04      	ldr	r3, [sp, #16]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	dc37      	bgt.n	8005cdc <_dtoa_r+0x99c>
 8005c6c:	9b07      	ldr	r3, [sp, #28]
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	dd34      	ble.n	8005cdc <_dtoa_r+0x99c>
 8005c72:	9b04      	ldr	r3, [sp, #16]
 8005c74:	9301      	str	r3, [sp, #4]
 8005c76:	9b01      	ldr	r3, [sp, #4]
 8005c78:	b963      	cbnz	r3, 8005c94 <_dtoa_r+0x954>
 8005c7a:	4631      	mov	r1, r6
 8005c7c:	2205      	movs	r2, #5
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f000 fab2 	bl	80061e8 <__multadd>
 8005c84:	4601      	mov	r1, r0
 8005c86:	4606      	mov	r6, r0
 8005c88:	4650      	mov	r0, sl
 8005c8a:	f000 fcc7 	bl	800661c <__mcmp>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	f73f adbb 	bgt.w	800580a <_dtoa_r+0x4ca>
 8005c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c96:	9d00      	ldr	r5, [sp, #0]
 8005c98:	ea6f 0b03 	mvn.w	fp, r3
 8005c9c:	f04f 0800 	mov.w	r8, #0
 8005ca0:	4631      	mov	r1, r6
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	f000 fa7e 	bl	80061a4 <_Bfree>
 8005ca8:	2f00      	cmp	r7, #0
 8005caa:	f43f aeab 	beq.w	8005a04 <_dtoa_r+0x6c4>
 8005cae:	f1b8 0f00 	cmp.w	r8, #0
 8005cb2:	d005      	beq.n	8005cc0 <_dtoa_r+0x980>
 8005cb4:	45b8      	cmp	r8, r7
 8005cb6:	d003      	beq.n	8005cc0 <_dtoa_r+0x980>
 8005cb8:	4641      	mov	r1, r8
 8005cba:	4620      	mov	r0, r4
 8005cbc:	f000 fa72 	bl	80061a4 <_Bfree>
 8005cc0:	4639      	mov	r1, r7
 8005cc2:	4620      	mov	r0, r4
 8005cc4:	f000 fa6e 	bl	80061a4 <_Bfree>
 8005cc8:	e69c      	b.n	8005a04 <_dtoa_r+0x6c4>
 8005cca:	2600      	movs	r6, #0
 8005ccc:	4637      	mov	r7, r6
 8005cce:	e7e1      	b.n	8005c94 <_dtoa_r+0x954>
 8005cd0:	46bb      	mov	fp, r7
 8005cd2:	4637      	mov	r7, r6
 8005cd4:	e599      	b.n	800580a <_dtoa_r+0x4ca>
 8005cd6:	bf00      	nop
 8005cd8:	40240000 	.word	0x40240000
 8005cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f000 80c8 	beq.w	8005e74 <_dtoa_r+0xb34>
 8005ce4:	9b04      	ldr	r3, [sp, #16]
 8005ce6:	9301      	str	r3, [sp, #4]
 8005ce8:	2d00      	cmp	r5, #0
 8005cea:	dd05      	ble.n	8005cf8 <_dtoa_r+0x9b8>
 8005cec:	4639      	mov	r1, r7
 8005cee:	462a      	mov	r2, r5
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f000 fc27 	bl	8006544 <__lshift>
 8005cf6:	4607      	mov	r7, r0
 8005cf8:	f1b8 0f00 	cmp.w	r8, #0
 8005cfc:	d05b      	beq.n	8005db6 <_dtoa_r+0xa76>
 8005cfe:	6879      	ldr	r1, [r7, #4]
 8005d00:	4620      	mov	r0, r4
 8005d02:	f000 fa0f 	bl	8006124 <_Balloc>
 8005d06:	4605      	mov	r5, r0
 8005d08:	b928      	cbnz	r0, 8005d16 <_dtoa_r+0x9d6>
 8005d0a:	4b83      	ldr	r3, [pc, #524]	; (8005f18 <_dtoa_r+0xbd8>)
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005d12:	f7ff bb2e 	b.w	8005372 <_dtoa_r+0x32>
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	3202      	adds	r2, #2
 8005d1a:	0092      	lsls	r2, r2, #2
 8005d1c:	f107 010c 	add.w	r1, r7, #12
 8005d20:	300c      	adds	r0, #12
 8005d22:	f000 ffab 	bl	8006c7c <memcpy>
 8005d26:	2201      	movs	r2, #1
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f000 fc0a 	bl	8006544 <__lshift>
 8005d30:	9b00      	ldr	r3, [sp, #0]
 8005d32:	3301      	adds	r3, #1
 8005d34:	9304      	str	r3, [sp, #16]
 8005d36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	9308      	str	r3, [sp, #32]
 8005d3e:	9b02      	ldr	r3, [sp, #8]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	46b8      	mov	r8, r7
 8005d46:	9306      	str	r3, [sp, #24]
 8005d48:	4607      	mov	r7, r0
 8005d4a:	9b04      	ldr	r3, [sp, #16]
 8005d4c:	4631      	mov	r1, r6
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	4650      	mov	r0, sl
 8005d52:	9301      	str	r3, [sp, #4]
 8005d54:	f7ff fa6a 	bl	800522c <quorem>
 8005d58:	4641      	mov	r1, r8
 8005d5a:	9002      	str	r0, [sp, #8]
 8005d5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005d60:	4650      	mov	r0, sl
 8005d62:	f000 fc5b 	bl	800661c <__mcmp>
 8005d66:	463a      	mov	r2, r7
 8005d68:	9005      	str	r0, [sp, #20]
 8005d6a:	4631      	mov	r1, r6
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f000 fc71 	bl	8006654 <__mdiff>
 8005d72:	68c2      	ldr	r2, [r0, #12]
 8005d74:	4605      	mov	r5, r0
 8005d76:	bb02      	cbnz	r2, 8005dba <_dtoa_r+0xa7a>
 8005d78:	4601      	mov	r1, r0
 8005d7a:	4650      	mov	r0, sl
 8005d7c:	f000 fc4e 	bl	800661c <__mcmp>
 8005d80:	4602      	mov	r2, r0
 8005d82:	4629      	mov	r1, r5
 8005d84:	4620      	mov	r0, r4
 8005d86:	9209      	str	r2, [sp, #36]	; 0x24
 8005d88:	f000 fa0c 	bl	80061a4 <_Bfree>
 8005d8c:	9b07      	ldr	r3, [sp, #28]
 8005d8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d90:	9d04      	ldr	r5, [sp, #16]
 8005d92:	ea43 0102 	orr.w	r1, r3, r2
 8005d96:	9b06      	ldr	r3, [sp, #24]
 8005d98:	4319      	orrs	r1, r3
 8005d9a:	d110      	bne.n	8005dbe <_dtoa_r+0xa7e>
 8005d9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005da0:	d029      	beq.n	8005df6 <_dtoa_r+0xab6>
 8005da2:	9b05      	ldr	r3, [sp, #20]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	dd02      	ble.n	8005dae <_dtoa_r+0xa6e>
 8005da8:	9b02      	ldr	r3, [sp, #8]
 8005daa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005dae:	9b01      	ldr	r3, [sp, #4]
 8005db0:	f883 9000 	strb.w	r9, [r3]
 8005db4:	e774      	b.n	8005ca0 <_dtoa_r+0x960>
 8005db6:	4638      	mov	r0, r7
 8005db8:	e7ba      	b.n	8005d30 <_dtoa_r+0x9f0>
 8005dba:	2201      	movs	r2, #1
 8005dbc:	e7e1      	b.n	8005d82 <_dtoa_r+0xa42>
 8005dbe:	9b05      	ldr	r3, [sp, #20]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	db04      	blt.n	8005dce <_dtoa_r+0xa8e>
 8005dc4:	9907      	ldr	r1, [sp, #28]
 8005dc6:	430b      	orrs	r3, r1
 8005dc8:	9906      	ldr	r1, [sp, #24]
 8005dca:	430b      	orrs	r3, r1
 8005dcc:	d120      	bne.n	8005e10 <_dtoa_r+0xad0>
 8005dce:	2a00      	cmp	r2, #0
 8005dd0:	dded      	ble.n	8005dae <_dtoa_r+0xa6e>
 8005dd2:	4651      	mov	r1, sl
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f000 fbb4 	bl	8006544 <__lshift>
 8005ddc:	4631      	mov	r1, r6
 8005dde:	4682      	mov	sl, r0
 8005de0:	f000 fc1c 	bl	800661c <__mcmp>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	dc03      	bgt.n	8005df0 <_dtoa_r+0xab0>
 8005de8:	d1e1      	bne.n	8005dae <_dtoa_r+0xa6e>
 8005dea:	f019 0f01 	tst.w	r9, #1
 8005dee:	d0de      	beq.n	8005dae <_dtoa_r+0xa6e>
 8005df0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005df4:	d1d8      	bne.n	8005da8 <_dtoa_r+0xa68>
 8005df6:	9a01      	ldr	r2, [sp, #4]
 8005df8:	2339      	movs	r3, #57	; 0x39
 8005dfa:	7013      	strb	r3, [r2, #0]
 8005dfc:	462b      	mov	r3, r5
 8005dfe:	461d      	mov	r5, r3
 8005e00:	3b01      	subs	r3, #1
 8005e02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e06:	2a39      	cmp	r2, #57	; 0x39
 8005e08:	d06c      	beq.n	8005ee4 <_dtoa_r+0xba4>
 8005e0a:	3201      	adds	r2, #1
 8005e0c:	701a      	strb	r2, [r3, #0]
 8005e0e:	e747      	b.n	8005ca0 <_dtoa_r+0x960>
 8005e10:	2a00      	cmp	r2, #0
 8005e12:	dd07      	ble.n	8005e24 <_dtoa_r+0xae4>
 8005e14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005e18:	d0ed      	beq.n	8005df6 <_dtoa_r+0xab6>
 8005e1a:	9a01      	ldr	r2, [sp, #4]
 8005e1c:	f109 0301 	add.w	r3, r9, #1
 8005e20:	7013      	strb	r3, [r2, #0]
 8005e22:	e73d      	b.n	8005ca0 <_dtoa_r+0x960>
 8005e24:	9b04      	ldr	r3, [sp, #16]
 8005e26:	9a08      	ldr	r2, [sp, #32]
 8005e28:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d043      	beq.n	8005eb8 <_dtoa_r+0xb78>
 8005e30:	4651      	mov	r1, sl
 8005e32:	2300      	movs	r3, #0
 8005e34:	220a      	movs	r2, #10
 8005e36:	4620      	mov	r0, r4
 8005e38:	f000 f9d6 	bl	80061e8 <__multadd>
 8005e3c:	45b8      	cmp	r8, r7
 8005e3e:	4682      	mov	sl, r0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	f04f 020a 	mov.w	r2, #10
 8005e48:	4641      	mov	r1, r8
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	d107      	bne.n	8005e5e <_dtoa_r+0xb1e>
 8005e4e:	f000 f9cb 	bl	80061e8 <__multadd>
 8005e52:	4680      	mov	r8, r0
 8005e54:	4607      	mov	r7, r0
 8005e56:	9b04      	ldr	r3, [sp, #16]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	9304      	str	r3, [sp, #16]
 8005e5c:	e775      	b.n	8005d4a <_dtoa_r+0xa0a>
 8005e5e:	f000 f9c3 	bl	80061e8 <__multadd>
 8005e62:	4639      	mov	r1, r7
 8005e64:	4680      	mov	r8, r0
 8005e66:	2300      	movs	r3, #0
 8005e68:	220a      	movs	r2, #10
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 f9bc 	bl	80061e8 <__multadd>
 8005e70:	4607      	mov	r7, r0
 8005e72:	e7f0      	b.n	8005e56 <_dtoa_r+0xb16>
 8005e74:	9b04      	ldr	r3, [sp, #16]
 8005e76:	9301      	str	r3, [sp, #4]
 8005e78:	9d00      	ldr	r5, [sp, #0]
 8005e7a:	4631      	mov	r1, r6
 8005e7c:	4650      	mov	r0, sl
 8005e7e:	f7ff f9d5 	bl	800522c <quorem>
 8005e82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005e86:	9b00      	ldr	r3, [sp, #0]
 8005e88:	f805 9b01 	strb.w	r9, [r5], #1
 8005e8c:	1aea      	subs	r2, r5, r3
 8005e8e:	9b01      	ldr	r3, [sp, #4]
 8005e90:	4293      	cmp	r3, r2
 8005e92:	dd07      	ble.n	8005ea4 <_dtoa_r+0xb64>
 8005e94:	4651      	mov	r1, sl
 8005e96:	2300      	movs	r3, #0
 8005e98:	220a      	movs	r2, #10
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f000 f9a4 	bl	80061e8 <__multadd>
 8005ea0:	4682      	mov	sl, r0
 8005ea2:	e7ea      	b.n	8005e7a <_dtoa_r+0xb3a>
 8005ea4:	9b01      	ldr	r3, [sp, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	bfc8      	it	gt
 8005eaa:	461d      	movgt	r5, r3
 8005eac:	9b00      	ldr	r3, [sp, #0]
 8005eae:	bfd8      	it	le
 8005eb0:	2501      	movle	r5, #1
 8005eb2:	441d      	add	r5, r3
 8005eb4:	f04f 0800 	mov.w	r8, #0
 8005eb8:	4651      	mov	r1, sl
 8005eba:	2201      	movs	r2, #1
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 fb41 	bl	8006544 <__lshift>
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4682      	mov	sl, r0
 8005ec6:	f000 fba9 	bl	800661c <__mcmp>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	dc96      	bgt.n	8005dfc <_dtoa_r+0xabc>
 8005ece:	d102      	bne.n	8005ed6 <_dtoa_r+0xb96>
 8005ed0:	f019 0f01 	tst.w	r9, #1
 8005ed4:	d192      	bne.n	8005dfc <_dtoa_r+0xabc>
 8005ed6:	462b      	mov	r3, r5
 8005ed8:	461d      	mov	r5, r3
 8005eda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ede:	2a30      	cmp	r2, #48	; 0x30
 8005ee0:	d0fa      	beq.n	8005ed8 <_dtoa_r+0xb98>
 8005ee2:	e6dd      	b.n	8005ca0 <_dtoa_r+0x960>
 8005ee4:	9a00      	ldr	r2, [sp, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d189      	bne.n	8005dfe <_dtoa_r+0xabe>
 8005eea:	f10b 0b01 	add.w	fp, fp, #1
 8005eee:	2331      	movs	r3, #49	; 0x31
 8005ef0:	e796      	b.n	8005e20 <_dtoa_r+0xae0>
 8005ef2:	4b0a      	ldr	r3, [pc, #40]	; (8005f1c <_dtoa_r+0xbdc>)
 8005ef4:	f7ff ba99 	b.w	800542a <_dtoa_r+0xea>
 8005ef8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f47f aa6d 	bne.w	80053da <_dtoa_r+0x9a>
 8005f00:	4b07      	ldr	r3, [pc, #28]	; (8005f20 <_dtoa_r+0xbe0>)
 8005f02:	f7ff ba92 	b.w	800542a <_dtoa_r+0xea>
 8005f06:	9b01      	ldr	r3, [sp, #4]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	dcb5      	bgt.n	8005e78 <_dtoa_r+0xb38>
 8005f0c:	9b07      	ldr	r3, [sp, #28]
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	f73f aeb1 	bgt.w	8005c76 <_dtoa_r+0x936>
 8005f14:	e7b0      	b.n	8005e78 <_dtoa_r+0xb38>
 8005f16:	bf00      	nop
 8005f18:	08007ea4 	.word	0x08007ea4
 8005f1c:	08007e04 	.word	0x08007e04
 8005f20:	08007e28 	.word	0x08007e28

08005f24 <_free_r>:
 8005f24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f26:	2900      	cmp	r1, #0
 8005f28:	d044      	beq.n	8005fb4 <_free_r+0x90>
 8005f2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f2e:	9001      	str	r0, [sp, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f1a1 0404 	sub.w	r4, r1, #4
 8005f36:	bfb8      	it	lt
 8005f38:	18e4      	addlt	r4, r4, r3
 8005f3a:	f000 f8e7 	bl	800610c <__malloc_lock>
 8005f3e:	4a1e      	ldr	r2, [pc, #120]	; (8005fb8 <_free_r+0x94>)
 8005f40:	9801      	ldr	r0, [sp, #4]
 8005f42:	6813      	ldr	r3, [r2, #0]
 8005f44:	b933      	cbnz	r3, 8005f54 <_free_r+0x30>
 8005f46:	6063      	str	r3, [r4, #4]
 8005f48:	6014      	str	r4, [r2, #0]
 8005f4a:	b003      	add	sp, #12
 8005f4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f50:	f000 b8e2 	b.w	8006118 <__malloc_unlock>
 8005f54:	42a3      	cmp	r3, r4
 8005f56:	d908      	bls.n	8005f6a <_free_r+0x46>
 8005f58:	6825      	ldr	r5, [r4, #0]
 8005f5a:	1961      	adds	r1, r4, r5
 8005f5c:	428b      	cmp	r3, r1
 8005f5e:	bf01      	itttt	eq
 8005f60:	6819      	ldreq	r1, [r3, #0]
 8005f62:	685b      	ldreq	r3, [r3, #4]
 8005f64:	1949      	addeq	r1, r1, r5
 8005f66:	6021      	streq	r1, [r4, #0]
 8005f68:	e7ed      	b.n	8005f46 <_free_r+0x22>
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	b10b      	cbz	r3, 8005f74 <_free_r+0x50>
 8005f70:	42a3      	cmp	r3, r4
 8005f72:	d9fa      	bls.n	8005f6a <_free_r+0x46>
 8005f74:	6811      	ldr	r1, [r2, #0]
 8005f76:	1855      	adds	r5, r2, r1
 8005f78:	42a5      	cmp	r5, r4
 8005f7a:	d10b      	bne.n	8005f94 <_free_r+0x70>
 8005f7c:	6824      	ldr	r4, [r4, #0]
 8005f7e:	4421      	add	r1, r4
 8005f80:	1854      	adds	r4, r2, r1
 8005f82:	42a3      	cmp	r3, r4
 8005f84:	6011      	str	r1, [r2, #0]
 8005f86:	d1e0      	bne.n	8005f4a <_free_r+0x26>
 8005f88:	681c      	ldr	r4, [r3, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	6053      	str	r3, [r2, #4]
 8005f8e:	440c      	add	r4, r1
 8005f90:	6014      	str	r4, [r2, #0]
 8005f92:	e7da      	b.n	8005f4a <_free_r+0x26>
 8005f94:	d902      	bls.n	8005f9c <_free_r+0x78>
 8005f96:	230c      	movs	r3, #12
 8005f98:	6003      	str	r3, [r0, #0]
 8005f9a:	e7d6      	b.n	8005f4a <_free_r+0x26>
 8005f9c:	6825      	ldr	r5, [r4, #0]
 8005f9e:	1961      	adds	r1, r4, r5
 8005fa0:	428b      	cmp	r3, r1
 8005fa2:	bf04      	itt	eq
 8005fa4:	6819      	ldreq	r1, [r3, #0]
 8005fa6:	685b      	ldreq	r3, [r3, #4]
 8005fa8:	6063      	str	r3, [r4, #4]
 8005faa:	bf04      	itt	eq
 8005fac:	1949      	addeq	r1, r1, r5
 8005fae:	6021      	streq	r1, [r4, #0]
 8005fb0:	6054      	str	r4, [r2, #4]
 8005fb2:	e7ca      	b.n	8005f4a <_free_r+0x26>
 8005fb4:	b003      	add	sp, #12
 8005fb6:	bd30      	pop	{r4, r5, pc}
 8005fb8:	20000820 	.word	0x20000820

08005fbc <malloc>:
 8005fbc:	4b02      	ldr	r3, [pc, #8]	; (8005fc8 <malloc+0xc>)
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	6818      	ldr	r0, [r3, #0]
 8005fc2:	f000 b823 	b.w	800600c <_malloc_r>
 8005fc6:	bf00      	nop
 8005fc8:	20000064 	.word	0x20000064

08005fcc <sbrk_aligned>:
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	4e0e      	ldr	r6, [pc, #56]	; (8006008 <sbrk_aligned+0x3c>)
 8005fd0:	460c      	mov	r4, r1
 8005fd2:	6831      	ldr	r1, [r6, #0]
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	b911      	cbnz	r1, 8005fde <sbrk_aligned+0x12>
 8005fd8:	f000 fe40 	bl	8006c5c <_sbrk_r>
 8005fdc:	6030      	str	r0, [r6, #0]
 8005fde:	4621      	mov	r1, r4
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	f000 fe3b 	bl	8006c5c <_sbrk_r>
 8005fe6:	1c43      	adds	r3, r0, #1
 8005fe8:	d00a      	beq.n	8006000 <sbrk_aligned+0x34>
 8005fea:	1cc4      	adds	r4, r0, #3
 8005fec:	f024 0403 	bic.w	r4, r4, #3
 8005ff0:	42a0      	cmp	r0, r4
 8005ff2:	d007      	beq.n	8006004 <sbrk_aligned+0x38>
 8005ff4:	1a21      	subs	r1, r4, r0
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	f000 fe30 	bl	8006c5c <_sbrk_r>
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	d101      	bne.n	8006004 <sbrk_aligned+0x38>
 8006000:	f04f 34ff 	mov.w	r4, #4294967295
 8006004:	4620      	mov	r0, r4
 8006006:	bd70      	pop	{r4, r5, r6, pc}
 8006008:	20000824 	.word	0x20000824

0800600c <_malloc_r>:
 800600c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006010:	1ccd      	adds	r5, r1, #3
 8006012:	f025 0503 	bic.w	r5, r5, #3
 8006016:	3508      	adds	r5, #8
 8006018:	2d0c      	cmp	r5, #12
 800601a:	bf38      	it	cc
 800601c:	250c      	movcc	r5, #12
 800601e:	2d00      	cmp	r5, #0
 8006020:	4607      	mov	r7, r0
 8006022:	db01      	blt.n	8006028 <_malloc_r+0x1c>
 8006024:	42a9      	cmp	r1, r5
 8006026:	d905      	bls.n	8006034 <_malloc_r+0x28>
 8006028:	230c      	movs	r3, #12
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	2600      	movs	r6, #0
 800602e:	4630      	mov	r0, r6
 8006030:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006034:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006108 <_malloc_r+0xfc>
 8006038:	f000 f868 	bl	800610c <__malloc_lock>
 800603c:	f8d8 3000 	ldr.w	r3, [r8]
 8006040:	461c      	mov	r4, r3
 8006042:	bb5c      	cbnz	r4, 800609c <_malloc_r+0x90>
 8006044:	4629      	mov	r1, r5
 8006046:	4638      	mov	r0, r7
 8006048:	f7ff ffc0 	bl	8005fcc <sbrk_aligned>
 800604c:	1c43      	adds	r3, r0, #1
 800604e:	4604      	mov	r4, r0
 8006050:	d155      	bne.n	80060fe <_malloc_r+0xf2>
 8006052:	f8d8 4000 	ldr.w	r4, [r8]
 8006056:	4626      	mov	r6, r4
 8006058:	2e00      	cmp	r6, #0
 800605a:	d145      	bne.n	80060e8 <_malloc_r+0xdc>
 800605c:	2c00      	cmp	r4, #0
 800605e:	d048      	beq.n	80060f2 <_malloc_r+0xe6>
 8006060:	6823      	ldr	r3, [r4, #0]
 8006062:	4631      	mov	r1, r6
 8006064:	4638      	mov	r0, r7
 8006066:	eb04 0903 	add.w	r9, r4, r3
 800606a:	f000 fdf7 	bl	8006c5c <_sbrk_r>
 800606e:	4581      	cmp	r9, r0
 8006070:	d13f      	bne.n	80060f2 <_malloc_r+0xe6>
 8006072:	6821      	ldr	r1, [r4, #0]
 8006074:	1a6d      	subs	r5, r5, r1
 8006076:	4629      	mov	r1, r5
 8006078:	4638      	mov	r0, r7
 800607a:	f7ff ffa7 	bl	8005fcc <sbrk_aligned>
 800607e:	3001      	adds	r0, #1
 8006080:	d037      	beq.n	80060f2 <_malloc_r+0xe6>
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	442b      	add	r3, r5
 8006086:	6023      	str	r3, [r4, #0]
 8006088:	f8d8 3000 	ldr.w	r3, [r8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d038      	beq.n	8006102 <_malloc_r+0xf6>
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	42a2      	cmp	r2, r4
 8006094:	d12b      	bne.n	80060ee <_malloc_r+0xe2>
 8006096:	2200      	movs	r2, #0
 8006098:	605a      	str	r2, [r3, #4]
 800609a:	e00f      	b.n	80060bc <_malloc_r+0xb0>
 800609c:	6822      	ldr	r2, [r4, #0]
 800609e:	1b52      	subs	r2, r2, r5
 80060a0:	d41f      	bmi.n	80060e2 <_malloc_r+0xd6>
 80060a2:	2a0b      	cmp	r2, #11
 80060a4:	d917      	bls.n	80060d6 <_malloc_r+0xca>
 80060a6:	1961      	adds	r1, r4, r5
 80060a8:	42a3      	cmp	r3, r4
 80060aa:	6025      	str	r5, [r4, #0]
 80060ac:	bf18      	it	ne
 80060ae:	6059      	strne	r1, [r3, #4]
 80060b0:	6863      	ldr	r3, [r4, #4]
 80060b2:	bf08      	it	eq
 80060b4:	f8c8 1000 	streq.w	r1, [r8]
 80060b8:	5162      	str	r2, [r4, r5]
 80060ba:	604b      	str	r3, [r1, #4]
 80060bc:	4638      	mov	r0, r7
 80060be:	f104 060b 	add.w	r6, r4, #11
 80060c2:	f000 f829 	bl	8006118 <__malloc_unlock>
 80060c6:	f026 0607 	bic.w	r6, r6, #7
 80060ca:	1d23      	adds	r3, r4, #4
 80060cc:	1af2      	subs	r2, r6, r3
 80060ce:	d0ae      	beq.n	800602e <_malloc_r+0x22>
 80060d0:	1b9b      	subs	r3, r3, r6
 80060d2:	50a3      	str	r3, [r4, r2]
 80060d4:	e7ab      	b.n	800602e <_malloc_r+0x22>
 80060d6:	42a3      	cmp	r3, r4
 80060d8:	6862      	ldr	r2, [r4, #4]
 80060da:	d1dd      	bne.n	8006098 <_malloc_r+0x8c>
 80060dc:	f8c8 2000 	str.w	r2, [r8]
 80060e0:	e7ec      	b.n	80060bc <_malloc_r+0xb0>
 80060e2:	4623      	mov	r3, r4
 80060e4:	6864      	ldr	r4, [r4, #4]
 80060e6:	e7ac      	b.n	8006042 <_malloc_r+0x36>
 80060e8:	4634      	mov	r4, r6
 80060ea:	6876      	ldr	r6, [r6, #4]
 80060ec:	e7b4      	b.n	8006058 <_malloc_r+0x4c>
 80060ee:	4613      	mov	r3, r2
 80060f0:	e7cc      	b.n	800608c <_malloc_r+0x80>
 80060f2:	230c      	movs	r3, #12
 80060f4:	603b      	str	r3, [r7, #0]
 80060f6:	4638      	mov	r0, r7
 80060f8:	f000 f80e 	bl	8006118 <__malloc_unlock>
 80060fc:	e797      	b.n	800602e <_malloc_r+0x22>
 80060fe:	6025      	str	r5, [r4, #0]
 8006100:	e7dc      	b.n	80060bc <_malloc_r+0xb0>
 8006102:	605b      	str	r3, [r3, #4]
 8006104:	deff      	udf	#255	; 0xff
 8006106:	bf00      	nop
 8006108:	20000820 	.word	0x20000820

0800610c <__malloc_lock>:
 800610c:	4801      	ldr	r0, [pc, #4]	; (8006114 <__malloc_lock+0x8>)
 800610e:	f7ff b88b 	b.w	8005228 <__retarget_lock_acquire_recursive>
 8006112:	bf00      	nop
 8006114:	2000081c 	.word	0x2000081c

08006118 <__malloc_unlock>:
 8006118:	4801      	ldr	r0, [pc, #4]	; (8006120 <__malloc_unlock+0x8>)
 800611a:	f7ff b886 	b.w	800522a <__retarget_lock_release_recursive>
 800611e:	bf00      	nop
 8006120:	2000081c 	.word	0x2000081c

08006124 <_Balloc>:
 8006124:	b570      	push	{r4, r5, r6, lr}
 8006126:	69c6      	ldr	r6, [r0, #28]
 8006128:	4604      	mov	r4, r0
 800612a:	460d      	mov	r5, r1
 800612c:	b976      	cbnz	r6, 800614c <_Balloc+0x28>
 800612e:	2010      	movs	r0, #16
 8006130:	f7ff ff44 	bl	8005fbc <malloc>
 8006134:	4602      	mov	r2, r0
 8006136:	61e0      	str	r0, [r4, #28]
 8006138:	b920      	cbnz	r0, 8006144 <_Balloc+0x20>
 800613a:	4b18      	ldr	r3, [pc, #96]	; (800619c <_Balloc+0x78>)
 800613c:	4818      	ldr	r0, [pc, #96]	; (80061a0 <_Balloc+0x7c>)
 800613e:	216b      	movs	r1, #107	; 0x6b
 8006140:	f000 fdaa 	bl	8006c98 <__assert_func>
 8006144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006148:	6006      	str	r6, [r0, #0]
 800614a:	60c6      	str	r6, [r0, #12]
 800614c:	69e6      	ldr	r6, [r4, #28]
 800614e:	68f3      	ldr	r3, [r6, #12]
 8006150:	b183      	cbz	r3, 8006174 <_Balloc+0x50>
 8006152:	69e3      	ldr	r3, [r4, #28]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800615a:	b9b8      	cbnz	r0, 800618c <_Balloc+0x68>
 800615c:	2101      	movs	r1, #1
 800615e:	fa01 f605 	lsl.w	r6, r1, r5
 8006162:	1d72      	adds	r2, r6, #5
 8006164:	0092      	lsls	r2, r2, #2
 8006166:	4620      	mov	r0, r4
 8006168:	f000 fdb4 	bl	8006cd4 <_calloc_r>
 800616c:	b160      	cbz	r0, 8006188 <_Balloc+0x64>
 800616e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006172:	e00e      	b.n	8006192 <_Balloc+0x6e>
 8006174:	2221      	movs	r2, #33	; 0x21
 8006176:	2104      	movs	r1, #4
 8006178:	4620      	mov	r0, r4
 800617a:	f000 fdab 	bl	8006cd4 <_calloc_r>
 800617e:	69e3      	ldr	r3, [r4, #28]
 8006180:	60f0      	str	r0, [r6, #12]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e4      	bne.n	8006152 <_Balloc+0x2e>
 8006188:	2000      	movs	r0, #0
 800618a:	bd70      	pop	{r4, r5, r6, pc}
 800618c:	6802      	ldr	r2, [r0, #0]
 800618e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006192:	2300      	movs	r3, #0
 8006194:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006198:	e7f7      	b.n	800618a <_Balloc+0x66>
 800619a:	bf00      	nop
 800619c:	08007e35 	.word	0x08007e35
 80061a0:	08007eb5 	.word	0x08007eb5

080061a4 <_Bfree>:
 80061a4:	b570      	push	{r4, r5, r6, lr}
 80061a6:	69c6      	ldr	r6, [r0, #28]
 80061a8:	4605      	mov	r5, r0
 80061aa:	460c      	mov	r4, r1
 80061ac:	b976      	cbnz	r6, 80061cc <_Bfree+0x28>
 80061ae:	2010      	movs	r0, #16
 80061b0:	f7ff ff04 	bl	8005fbc <malloc>
 80061b4:	4602      	mov	r2, r0
 80061b6:	61e8      	str	r0, [r5, #28]
 80061b8:	b920      	cbnz	r0, 80061c4 <_Bfree+0x20>
 80061ba:	4b09      	ldr	r3, [pc, #36]	; (80061e0 <_Bfree+0x3c>)
 80061bc:	4809      	ldr	r0, [pc, #36]	; (80061e4 <_Bfree+0x40>)
 80061be:	218f      	movs	r1, #143	; 0x8f
 80061c0:	f000 fd6a 	bl	8006c98 <__assert_func>
 80061c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061c8:	6006      	str	r6, [r0, #0]
 80061ca:	60c6      	str	r6, [r0, #12]
 80061cc:	b13c      	cbz	r4, 80061de <_Bfree+0x3a>
 80061ce:	69eb      	ldr	r3, [r5, #28]
 80061d0:	6862      	ldr	r2, [r4, #4]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061d8:	6021      	str	r1, [r4, #0]
 80061da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061de:	bd70      	pop	{r4, r5, r6, pc}
 80061e0:	08007e35 	.word	0x08007e35
 80061e4:	08007eb5 	.word	0x08007eb5

080061e8 <__multadd>:
 80061e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ec:	690d      	ldr	r5, [r1, #16]
 80061ee:	4607      	mov	r7, r0
 80061f0:	460c      	mov	r4, r1
 80061f2:	461e      	mov	r6, r3
 80061f4:	f101 0c14 	add.w	ip, r1, #20
 80061f8:	2000      	movs	r0, #0
 80061fa:	f8dc 3000 	ldr.w	r3, [ip]
 80061fe:	b299      	uxth	r1, r3
 8006200:	fb02 6101 	mla	r1, r2, r1, r6
 8006204:	0c1e      	lsrs	r6, r3, #16
 8006206:	0c0b      	lsrs	r3, r1, #16
 8006208:	fb02 3306 	mla	r3, r2, r6, r3
 800620c:	b289      	uxth	r1, r1
 800620e:	3001      	adds	r0, #1
 8006210:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006214:	4285      	cmp	r5, r0
 8006216:	f84c 1b04 	str.w	r1, [ip], #4
 800621a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800621e:	dcec      	bgt.n	80061fa <__multadd+0x12>
 8006220:	b30e      	cbz	r6, 8006266 <__multadd+0x7e>
 8006222:	68a3      	ldr	r3, [r4, #8]
 8006224:	42ab      	cmp	r3, r5
 8006226:	dc19      	bgt.n	800625c <__multadd+0x74>
 8006228:	6861      	ldr	r1, [r4, #4]
 800622a:	4638      	mov	r0, r7
 800622c:	3101      	adds	r1, #1
 800622e:	f7ff ff79 	bl	8006124 <_Balloc>
 8006232:	4680      	mov	r8, r0
 8006234:	b928      	cbnz	r0, 8006242 <__multadd+0x5a>
 8006236:	4602      	mov	r2, r0
 8006238:	4b0c      	ldr	r3, [pc, #48]	; (800626c <__multadd+0x84>)
 800623a:	480d      	ldr	r0, [pc, #52]	; (8006270 <__multadd+0x88>)
 800623c:	21ba      	movs	r1, #186	; 0xba
 800623e:	f000 fd2b 	bl	8006c98 <__assert_func>
 8006242:	6922      	ldr	r2, [r4, #16]
 8006244:	3202      	adds	r2, #2
 8006246:	f104 010c 	add.w	r1, r4, #12
 800624a:	0092      	lsls	r2, r2, #2
 800624c:	300c      	adds	r0, #12
 800624e:	f000 fd15 	bl	8006c7c <memcpy>
 8006252:	4621      	mov	r1, r4
 8006254:	4638      	mov	r0, r7
 8006256:	f7ff ffa5 	bl	80061a4 <_Bfree>
 800625a:	4644      	mov	r4, r8
 800625c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006260:	3501      	adds	r5, #1
 8006262:	615e      	str	r6, [r3, #20]
 8006264:	6125      	str	r5, [r4, #16]
 8006266:	4620      	mov	r0, r4
 8006268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800626c:	08007ea4 	.word	0x08007ea4
 8006270:	08007eb5 	.word	0x08007eb5

08006274 <__hi0bits>:
 8006274:	0c03      	lsrs	r3, r0, #16
 8006276:	041b      	lsls	r3, r3, #16
 8006278:	b9d3      	cbnz	r3, 80062b0 <__hi0bits+0x3c>
 800627a:	0400      	lsls	r0, r0, #16
 800627c:	2310      	movs	r3, #16
 800627e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006282:	bf04      	itt	eq
 8006284:	0200      	lsleq	r0, r0, #8
 8006286:	3308      	addeq	r3, #8
 8006288:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800628c:	bf04      	itt	eq
 800628e:	0100      	lsleq	r0, r0, #4
 8006290:	3304      	addeq	r3, #4
 8006292:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006296:	bf04      	itt	eq
 8006298:	0080      	lsleq	r0, r0, #2
 800629a:	3302      	addeq	r3, #2
 800629c:	2800      	cmp	r0, #0
 800629e:	db05      	blt.n	80062ac <__hi0bits+0x38>
 80062a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80062a4:	f103 0301 	add.w	r3, r3, #1
 80062a8:	bf08      	it	eq
 80062aa:	2320      	moveq	r3, #32
 80062ac:	4618      	mov	r0, r3
 80062ae:	4770      	bx	lr
 80062b0:	2300      	movs	r3, #0
 80062b2:	e7e4      	b.n	800627e <__hi0bits+0xa>

080062b4 <__lo0bits>:
 80062b4:	6803      	ldr	r3, [r0, #0]
 80062b6:	f013 0207 	ands.w	r2, r3, #7
 80062ba:	d00c      	beq.n	80062d6 <__lo0bits+0x22>
 80062bc:	07d9      	lsls	r1, r3, #31
 80062be:	d422      	bmi.n	8006306 <__lo0bits+0x52>
 80062c0:	079a      	lsls	r2, r3, #30
 80062c2:	bf49      	itett	mi
 80062c4:	085b      	lsrmi	r3, r3, #1
 80062c6:	089b      	lsrpl	r3, r3, #2
 80062c8:	6003      	strmi	r3, [r0, #0]
 80062ca:	2201      	movmi	r2, #1
 80062cc:	bf5c      	itt	pl
 80062ce:	6003      	strpl	r3, [r0, #0]
 80062d0:	2202      	movpl	r2, #2
 80062d2:	4610      	mov	r0, r2
 80062d4:	4770      	bx	lr
 80062d6:	b299      	uxth	r1, r3
 80062d8:	b909      	cbnz	r1, 80062de <__lo0bits+0x2a>
 80062da:	0c1b      	lsrs	r3, r3, #16
 80062dc:	2210      	movs	r2, #16
 80062de:	b2d9      	uxtb	r1, r3
 80062e0:	b909      	cbnz	r1, 80062e6 <__lo0bits+0x32>
 80062e2:	3208      	adds	r2, #8
 80062e4:	0a1b      	lsrs	r3, r3, #8
 80062e6:	0719      	lsls	r1, r3, #28
 80062e8:	bf04      	itt	eq
 80062ea:	091b      	lsreq	r3, r3, #4
 80062ec:	3204      	addeq	r2, #4
 80062ee:	0799      	lsls	r1, r3, #30
 80062f0:	bf04      	itt	eq
 80062f2:	089b      	lsreq	r3, r3, #2
 80062f4:	3202      	addeq	r2, #2
 80062f6:	07d9      	lsls	r1, r3, #31
 80062f8:	d403      	bmi.n	8006302 <__lo0bits+0x4e>
 80062fa:	085b      	lsrs	r3, r3, #1
 80062fc:	f102 0201 	add.w	r2, r2, #1
 8006300:	d003      	beq.n	800630a <__lo0bits+0x56>
 8006302:	6003      	str	r3, [r0, #0]
 8006304:	e7e5      	b.n	80062d2 <__lo0bits+0x1e>
 8006306:	2200      	movs	r2, #0
 8006308:	e7e3      	b.n	80062d2 <__lo0bits+0x1e>
 800630a:	2220      	movs	r2, #32
 800630c:	e7e1      	b.n	80062d2 <__lo0bits+0x1e>
	...

08006310 <__i2b>:
 8006310:	b510      	push	{r4, lr}
 8006312:	460c      	mov	r4, r1
 8006314:	2101      	movs	r1, #1
 8006316:	f7ff ff05 	bl	8006124 <_Balloc>
 800631a:	4602      	mov	r2, r0
 800631c:	b928      	cbnz	r0, 800632a <__i2b+0x1a>
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <__i2b+0x24>)
 8006320:	4805      	ldr	r0, [pc, #20]	; (8006338 <__i2b+0x28>)
 8006322:	f240 1145 	movw	r1, #325	; 0x145
 8006326:	f000 fcb7 	bl	8006c98 <__assert_func>
 800632a:	2301      	movs	r3, #1
 800632c:	6144      	str	r4, [r0, #20]
 800632e:	6103      	str	r3, [r0, #16]
 8006330:	bd10      	pop	{r4, pc}
 8006332:	bf00      	nop
 8006334:	08007ea4 	.word	0x08007ea4
 8006338:	08007eb5 	.word	0x08007eb5

0800633c <__multiply>:
 800633c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006340:	4691      	mov	r9, r2
 8006342:	690a      	ldr	r2, [r1, #16]
 8006344:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006348:	429a      	cmp	r2, r3
 800634a:	bfb8      	it	lt
 800634c:	460b      	movlt	r3, r1
 800634e:	460c      	mov	r4, r1
 8006350:	bfbc      	itt	lt
 8006352:	464c      	movlt	r4, r9
 8006354:	4699      	movlt	r9, r3
 8006356:	6927      	ldr	r7, [r4, #16]
 8006358:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800635c:	68a3      	ldr	r3, [r4, #8]
 800635e:	6861      	ldr	r1, [r4, #4]
 8006360:	eb07 060a 	add.w	r6, r7, sl
 8006364:	42b3      	cmp	r3, r6
 8006366:	b085      	sub	sp, #20
 8006368:	bfb8      	it	lt
 800636a:	3101      	addlt	r1, #1
 800636c:	f7ff feda 	bl	8006124 <_Balloc>
 8006370:	b930      	cbnz	r0, 8006380 <__multiply+0x44>
 8006372:	4602      	mov	r2, r0
 8006374:	4b44      	ldr	r3, [pc, #272]	; (8006488 <__multiply+0x14c>)
 8006376:	4845      	ldr	r0, [pc, #276]	; (800648c <__multiply+0x150>)
 8006378:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800637c:	f000 fc8c 	bl	8006c98 <__assert_func>
 8006380:	f100 0514 	add.w	r5, r0, #20
 8006384:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006388:	462b      	mov	r3, r5
 800638a:	2200      	movs	r2, #0
 800638c:	4543      	cmp	r3, r8
 800638e:	d321      	bcc.n	80063d4 <__multiply+0x98>
 8006390:	f104 0314 	add.w	r3, r4, #20
 8006394:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006398:	f109 0314 	add.w	r3, r9, #20
 800639c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80063a0:	9202      	str	r2, [sp, #8]
 80063a2:	1b3a      	subs	r2, r7, r4
 80063a4:	3a15      	subs	r2, #21
 80063a6:	f022 0203 	bic.w	r2, r2, #3
 80063aa:	3204      	adds	r2, #4
 80063ac:	f104 0115 	add.w	r1, r4, #21
 80063b0:	428f      	cmp	r7, r1
 80063b2:	bf38      	it	cc
 80063b4:	2204      	movcc	r2, #4
 80063b6:	9201      	str	r2, [sp, #4]
 80063b8:	9a02      	ldr	r2, [sp, #8]
 80063ba:	9303      	str	r3, [sp, #12]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d80c      	bhi.n	80063da <__multiply+0x9e>
 80063c0:	2e00      	cmp	r6, #0
 80063c2:	dd03      	ble.n	80063cc <__multiply+0x90>
 80063c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d05b      	beq.n	8006484 <__multiply+0x148>
 80063cc:	6106      	str	r6, [r0, #16]
 80063ce:	b005      	add	sp, #20
 80063d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d4:	f843 2b04 	str.w	r2, [r3], #4
 80063d8:	e7d8      	b.n	800638c <__multiply+0x50>
 80063da:	f8b3 a000 	ldrh.w	sl, [r3]
 80063de:	f1ba 0f00 	cmp.w	sl, #0
 80063e2:	d024      	beq.n	800642e <__multiply+0xf2>
 80063e4:	f104 0e14 	add.w	lr, r4, #20
 80063e8:	46a9      	mov	r9, r5
 80063ea:	f04f 0c00 	mov.w	ip, #0
 80063ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 80063f2:	f8d9 1000 	ldr.w	r1, [r9]
 80063f6:	fa1f fb82 	uxth.w	fp, r2
 80063fa:	b289      	uxth	r1, r1
 80063fc:	fb0a 110b 	mla	r1, sl, fp, r1
 8006400:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006404:	f8d9 2000 	ldr.w	r2, [r9]
 8006408:	4461      	add	r1, ip
 800640a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800640e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006412:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006416:	b289      	uxth	r1, r1
 8006418:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800641c:	4577      	cmp	r7, lr
 800641e:	f849 1b04 	str.w	r1, [r9], #4
 8006422:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006426:	d8e2      	bhi.n	80063ee <__multiply+0xb2>
 8006428:	9a01      	ldr	r2, [sp, #4]
 800642a:	f845 c002 	str.w	ip, [r5, r2]
 800642e:	9a03      	ldr	r2, [sp, #12]
 8006430:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006434:	3304      	adds	r3, #4
 8006436:	f1b9 0f00 	cmp.w	r9, #0
 800643a:	d021      	beq.n	8006480 <__multiply+0x144>
 800643c:	6829      	ldr	r1, [r5, #0]
 800643e:	f104 0c14 	add.w	ip, r4, #20
 8006442:	46ae      	mov	lr, r5
 8006444:	f04f 0a00 	mov.w	sl, #0
 8006448:	f8bc b000 	ldrh.w	fp, [ip]
 800644c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006450:	fb09 220b 	mla	r2, r9, fp, r2
 8006454:	4452      	add	r2, sl
 8006456:	b289      	uxth	r1, r1
 8006458:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800645c:	f84e 1b04 	str.w	r1, [lr], #4
 8006460:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006464:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006468:	f8be 1000 	ldrh.w	r1, [lr]
 800646c:	fb09 110a 	mla	r1, r9, sl, r1
 8006470:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006474:	4567      	cmp	r7, ip
 8006476:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800647a:	d8e5      	bhi.n	8006448 <__multiply+0x10c>
 800647c:	9a01      	ldr	r2, [sp, #4]
 800647e:	50a9      	str	r1, [r5, r2]
 8006480:	3504      	adds	r5, #4
 8006482:	e799      	b.n	80063b8 <__multiply+0x7c>
 8006484:	3e01      	subs	r6, #1
 8006486:	e79b      	b.n	80063c0 <__multiply+0x84>
 8006488:	08007ea4 	.word	0x08007ea4
 800648c:	08007eb5 	.word	0x08007eb5

08006490 <__pow5mult>:
 8006490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006494:	4615      	mov	r5, r2
 8006496:	f012 0203 	ands.w	r2, r2, #3
 800649a:	4606      	mov	r6, r0
 800649c:	460f      	mov	r7, r1
 800649e:	d007      	beq.n	80064b0 <__pow5mult+0x20>
 80064a0:	4c25      	ldr	r4, [pc, #148]	; (8006538 <__pow5mult+0xa8>)
 80064a2:	3a01      	subs	r2, #1
 80064a4:	2300      	movs	r3, #0
 80064a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064aa:	f7ff fe9d 	bl	80061e8 <__multadd>
 80064ae:	4607      	mov	r7, r0
 80064b0:	10ad      	asrs	r5, r5, #2
 80064b2:	d03d      	beq.n	8006530 <__pow5mult+0xa0>
 80064b4:	69f4      	ldr	r4, [r6, #28]
 80064b6:	b97c      	cbnz	r4, 80064d8 <__pow5mult+0x48>
 80064b8:	2010      	movs	r0, #16
 80064ba:	f7ff fd7f 	bl	8005fbc <malloc>
 80064be:	4602      	mov	r2, r0
 80064c0:	61f0      	str	r0, [r6, #28]
 80064c2:	b928      	cbnz	r0, 80064d0 <__pow5mult+0x40>
 80064c4:	4b1d      	ldr	r3, [pc, #116]	; (800653c <__pow5mult+0xac>)
 80064c6:	481e      	ldr	r0, [pc, #120]	; (8006540 <__pow5mult+0xb0>)
 80064c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80064cc:	f000 fbe4 	bl	8006c98 <__assert_func>
 80064d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064d4:	6004      	str	r4, [r0, #0]
 80064d6:	60c4      	str	r4, [r0, #12]
 80064d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80064dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064e0:	b94c      	cbnz	r4, 80064f6 <__pow5mult+0x66>
 80064e2:	f240 2171 	movw	r1, #625	; 0x271
 80064e6:	4630      	mov	r0, r6
 80064e8:	f7ff ff12 	bl	8006310 <__i2b>
 80064ec:	2300      	movs	r3, #0
 80064ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80064f2:	4604      	mov	r4, r0
 80064f4:	6003      	str	r3, [r0, #0]
 80064f6:	f04f 0900 	mov.w	r9, #0
 80064fa:	07eb      	lsls	r3, r5, #31
 80064fc:	d50a      	bpl.n	8006514 <__pow5mult+0x84>
 80064fe:	4639      	mov	r1, r7
 8006500:	4622      	mov	r2, r4
 8006502:	4630      	mov	r0, r6
 8006504:	f7ff ff1a 	bl	800633c <__multiply>
 8006508:	4639      	mov	r1, r7
 800650a:	4680      	mov	r8, r0
 800650c:	4630      	mov	r0, r6
 800650e:	f7ff fe49 	bl	80061a4 <_Bfree>
 8006512:	4647      	mov	r7, r8
 8006514:	106d      	asrs	r5, r5, #1
 8006516:	d00b      	beq.n	8006530 <__pow5mult+0xa0>
 8006518:	6820      	ldr	r0, [r4, #0]
 800651a:	b938      	cbnz	r0, 800652c <__pow5mult+0x9c>
 800651c:	4622      	mov	r2, r4
 800651e:	4621      	mov	r1, r4
 8006520:	4630      	mov	r0, r6
 8006522:	f7ff ff0b 	bl	800633c <__multiply>
 8006526:	6020      	str	r0, [r4, #0]
 8006528:	f8c0 9000 	str.w	r9, [r0]
 800652c:	4604      	mov	r4, r0
 800652e:	e7e4      	b.n	80064fa <__pow5mult+0x6a>
 8006530:	4638      	mov	r0, r7
 8006532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006536:	bf00      	nop
 8006538:	08008000 	.word	0x08008000
 800653c:	08007e35 	.word	0x08007e35
 8006540:	08007eb5 	.word	0x08007eb5

08006544 <__lshift>:
 8006544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006548:	460c      	mov	r4, r1
 800654a:	6849      	ldr	r1, [r1, #4]
 800654c:	6923      	ldr	r3, [r4, #16]
 800654e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006552:	68a3      	ldr	r3, [r4, #8]
 8006554:	4607      	mov	r7, r0
 8006556:	4691      	mov	r9, r2
 8006558:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800655c:	f108 0601 	add.w	r6, r8, #1
 8006560:	42b3      	cmp	r3, r6
 8006562:	db0b      	blt.n	800657c <__lshift+0x38>
 8006564:	4638      	mov	r0, r7
 8006566:	f7ff fddd 	bl	8006124 <_Balloc>
 800656a:	4605      	mov	r5, r0
 800656c:	b948      	cbnz	r0, 8006582 <__lshift+0x3e>
 800656e:	4602      	mov	r2, r0
 8006570:	4b28      	ldr	r3, [pc, #160]	; (8006614 <__lshift+0xd0>)
 8006572:	4829      	ldr	r0, [pc, #164]	; (8006618 <__lshift+0xd4>)
 8006574:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006578:	f000 fb8e 	bl	8006c98 <__assert_func>
 800657c:	3101      	adds	r1, #1
 800657e:	005b      	lsls	r3, r3, #1
 8006580:	e7ee      	b.n	8006560 <__lshift+0x1c>
 8006582:	2300      	movs	r3, #0
 8006584:	f100 0114 	add.w	r1, r0, #20
 8006588:	f100 0210 	add.w	r2, r0, #16
 800658c:	4618      	mov	r0, r3
 800658e:	4553      	cmp	r3, sl
 8006590:	db33      	blt.n	80065fa <__lshift+0xb6>
 8006592:	6920      	ldr	r0, [r4, #16]
 8006594:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006598:	f104 0314 	add.w	r3, r4, #20
 800659c:	f019 091f 	ands.w	r9, r9, #31
 80065a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065a8:	d02b      	beq.n	8006602 <__lshift+0xbe>
 80065aa:	f1c9 0e20 	rsb	lr, r9, #32
 80065ae:	468a      	mov	sl, r1
 80065b0:	2200      	movs	r2, #0
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	fa00 f009 	lsl.w	r0, r0, r9
 80065b8:	4310      	orrs	r0, r2
 80065ba:	f84a 0b04 	str.w	r0, [sl], #4
 80065be:	f853 2b04 	ldr.w	r2, [r3], #4
 80065c2:	459c      	cmp	ip, r3
 80065c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80065c8:	d8f3      	bhi.n	80065b2 <__lshift+0x6e>
 80065ca:	ebac 0304 	sub.w	r3, ip, r4
 80065ce:	3b15      	subs	r3, #21
 80065d0:	f023 0303 	bic.w	r3, r3, #3
 80065d4:	3304      	adds	r3, #4
 80065d6:	f104 0015 	add.w	r0, r4, #21
 80065da:	4584      	cmp	ip, r0
 80065dc:	bf38      	it	cc
 80065de:	2304      	movcc	r3, #4
 80065e0:	50ca      	str	r2, [r1, r3]
 80065e2:	b10a      	cbz	r2, 80065e8 <__lshift+0xa4>
 80065e4:	f108 0602 	add.w	r6, r8, #2
 80065e8:	3e01      	subs	r6, #1
 80065ea:	4638      	mov	r0, r7
 80065ec:	612e      	str	r6, [r5, #16]
 80065ee:	4621      	mov	r1, r4
 80065f0:	f7ff fdd8 	bl	80061a4 <_Bfree>
 80065f4:	4628      	mov	r0, r5
 80065f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80065fe:	3301      	adds	r3, #1
 8006600:	e7c5      	b.n	800658e <__lshift+0x4a>
 8006602:	3904      	subs	r1, #4
 8006604:	f853 2b04 	ldr.w	r2, [r3], #4
 8006608:	f841 2f04 	str.w	r2, [r1, #4]!
 800660c:	459c      	cmp	ip, r3
 800660e:	d8f9      	bhi.n	8006604 <__lshift+0xc0>
 8006610:	e7ea      	b.n	80065e8 <__lshift+0xa4>
 8006612:	bf00      	nop
 8006614:	08007ea4 	.word	0x08007ea4
 8006618:	08007eb5 	.word	0x08007eb5

0800661c <__mcmp>:
 800661c:	b530      	push	{r4, r5, lr}
 800661e:	6902      	ldr	r2, [r0, #16]
 8006620:	690c      	ldr	r4, [r1, #16]
 8006622:	1b12      	subs	r2, r2, r4
 8006624:	d10e      	bne.n	8006644 <__mcmp+0x28>
 8006626:	f100 0314 	add.w	r3, r0, #20
 800662a:	3114      	adds	r1, #20
 800662c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006630:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006634:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006638:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800663c:	42a5      	cmp	r5, r4
 800663e:	d003      	beq.n	8006648 <__mcmp+0x2c>
 8006640:	d305      	bcc.n	800664e <__mcmp+0x32>
 8006642:	2201      	movs	r2, #1
 8006644:	4610      	mov	r0, r2
 8006646:	bd30      	pop	{r4, r5, pc}
 8006648:	4283      	cmp	r3, r0
 800664a:	d3f3      	bcc.n	8006634 <__mcmp+0x18>
 800664c:	e7fa      	b.n	8006644 <__mcmp+0x28>
 800664e:	f04f 32ff 	mov.w	r2, #4294967295
 8006652:	e7f7      	b.n	8006644 <__mcmp+0x28>

08006654 <__mdiff>:
 8006654:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006658:	460c      	mov	r4, r1
 800665a:	4606      	mov	r6, r0
 800665c:	4611      	mov	r1, r2
 800665e:	4620      	mov	r0, r4
 8006660:	4690      	mov	r8, r2
 8006662:	f7ff ffdb 	bl	800661c <__mcmp>
 8006666:	1e05      	subs	r5, r0, #0
 8006668:	d110      	bne.n	800668c <__mdiff+0x38>
 800666a:	4629      	mov	r1, r5
 800666c:	4630      	mov	r0, r6
 800666e:	f7ff fd59 	bl	8006124 <_Balloc>
 8006672:	b930      	cbnz	r0, 8006682 <__mdiff+0x2e>
 8006674:	4b3a      	ldr	r3, [pc, #232]	; (8006760 <__mdiff+0x10c>)
 8006676:	4602      	mov	r2, r0
 8006678:	f240 2137 	movw	r1, #567	; 0x237
 800667c:	4839      	ldr	r0, [pc, #228]	; (8006764 <__mdiff+0x110>)
 800667e:	f000 fb0b 	bl	8006c98 <__assert_func>
 8006682:	2301      	movs	r3, #1
 8006684:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006688:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800668c:	bfa4      	itt	ge
 800668e:	4643      	movge	r3, r8
 8006690:	46a0      	movge	r8, r4
 8006692:	4630      	mov	r0, r6
 8006694:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006698:	bfa6      	itte	ge
 800669a:	461c      	movge	r4, r3
 800669c:	2500      	movge	r5, #0
 800669e:	2501      	movlt	r5, #1
 80066a0:	f7ff fd40 	bl	8006124 <_Balloc>
 80066a4:	b920      	cbnz	r0, 80066b0 <__mdiff+0x5c>
 80066a6:	4b2e      	ldr	r3, [pc, #184]	; (8006760 <__mdiff+0x10c>)
 80066a8:	4602      	mov	r2, r0
 80066aa:	f240 2145 	movw	r1, #581	; 0x245
 80066ae:	e7e5      	b.n	800667c <__mdiff+0x28>
 80066b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80066b4:	6926      	ldr	r6, [r4, #16]
 80066b6:	60c5      	str	r5, [r0, #12]
 80066b8:	f104 0914 	add.w	r9, r4, #20
 80066bc:	f108 0514 	add.w	r5, r8, #20
 80066c0:	f100 0e14 	add.w	lr, r0, #20
 80066c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80066c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80066cc:	f108 0210 	add.w	r2, r8, #16
 80066d0:	46f2      	mov	sl, lr
 80066d2:	2100      	movs	r1, #0
 80066d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80066d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80066dc:	fa11 f88b 	uxtah	r8, r1, fp
 80066e0:	b299      	uxth	r1, r3
 80066e2:	0c1b      	lsrs	r3, r3, #16
 80066e4:	eba8 0801 	sub.w	r8, r8, r1
 80066e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80066ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80066f0:	fa1f f888 	uxth.w	r8, r8
 80066f4:	1419      	asrs	r1, r3, #16
 80066f6:	454e      	cmp	r6, r9
 80066f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80066fc:	f84a 3b04 	str.w	r3, [sl], #4
 8006700:	d8e8      	bhi.n	80066d4 <__mdiff+0x80>
 8006702:	1b33      	subs	r3, r6, r4
 8006704:	3b15      	subs	r3, #21
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	3304      	adds	r3, #4
 800670c:	3415      	adds	r4, #21
 800670e:	42a6      	cmp	r6, r4
 8006710:	bf38      	it	cc
 8006712:	2304      	movcc	r3, #4
 8006714:	441d      	add	r5, r3
 8006716:	4473      	add	r3, lr
 8006718:	469e      	mov	lr, r3
 800671a:	462e      	mov	r6, r5
 800671c:	4566      	cmp	r6, ip
 800671e:	d30e      	bcc.n	800673e <__mdiff+0xea>
 8006720:	f10c 0203 	add.w	r2, ip, #3
 8006724:	1b52      	subs	r2, r2, r5
 8006726:	f022 0203 	bic.w	r2, r2, #3
 800672a:	3d03      	subs	r5, #3
 800672c:	45ac      	cmp	ip, r5
 800672e:	bf38      	it	cc
 8006730:	2200      	movcc	r2, #0
 8006732:	4413      	add	r3, r2
 8006734:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006738:	b17a      	cbz	r2, 800675a <__mdiff+0x106>
 800673a:	6107      	str	r7, [r0, #16]
 800673c:	e7a4      	b.n	8006688 <__mdiff+0x34>
 800673e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006742:	fa11 f288 	uxtah	r2, r1, r8
 8006746:	1414      	asrs	r4, r2, #16
 8006748:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800674c:	b292      	uxth	r2, r2
 800674e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006752:	f84e 2b04 	str.w	r2, [lr], #4
 8006756:	1421      	asrs	r1, r4, #16
 8006758:	e7e0      	b.n	800671c <__mdiff+0xc8>
 800675a:	3f01      	subs	r7, #1
 800675c:	e7ea      	b.n	8006734 <__mdiff+0xe0>
 800675e:	bf00      	nop
 8006760:	08007ea4 	.word	0x08007ea4
 8006764:	08007eb5 	.word	0x08007eb5

08006768 <__d2b>:
 8006768:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800676c:	460f      	mov	r7, r1
 800676e:	2101      	movs	r1, #1
 8006770:	ec59 8b10 	vmov	r8, r9, d0
 8006774:	4616      	mov	r6, r2
 8006776:	f7ff fcd5 	bl	8006124 <_Balloc>
 800677a:	4604      	mov	r4, r0
 800677c:	b930      	cbnz	r0, 800678c <__d2b+0x24>
 800677e:	4602      	mov	r2, r0
 8006780:	4b24      	ldr	r3, [pc, #144]	; (8006814 <__d2b+0xac>)
 8006782:	4825      	ldr	r0, [pc, #148]	; (8006818 <__d2b+0xb0>)
 8006784:	f240 310f 	movw	r1, #783	; 0x30f
 8006788:	f000 fa86 	bl	8006c98 <__assert_func>
 800678c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006790:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006794:	bb2d      	cbnz	r5, 80067e2 <__d2b+0x7a>
 8006796:	9301      	str	r3, [sp, #4]
 8006798:	f1b8 0300 	subs.w	r3, r8, #0
 800679c:	d026      	beq.n	80067ec <__d2b+0x84>
 800679e:	4668      	mov	r0, sp
 80067a0:	9300      	str	r3, [sp, #0]
 80067a2:	f7ff fd87 	bl	80062b4 <__lo0bits>
 80067a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067aa:	b1e8      	cbz	r0, 80067e8 <__d2b+0x80>
 80067ac:	f1c0 0320 	rsb	r3, r0, #32
 80067b0:	fa02 f303 	lsl.w	r3, r2, r3
 80067b4:	430b      	orrs	r3, r1
 80067b6:	40c2      	lsrs	r2, r0
 80067b8:	6163      	str	r3, [r4, #20]
 80067ba:	9201      	str	r2, [sp, #4]
 80067bc:	9b01      	ldr	r3, [sp, #4]
 80067be:	61a3      	str	r3, [r4, #24]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	bf14      	ite	ne
 80067c4:	2202      	movne	r2, #2
 80067c6:	2201      	moveq	r2, #1
 80067c8:	6122      	str	r2, [r4, #16]
 80067ca:	b1bd      	cbz	r5, 80067fc <__d2b+0x94>
 80067cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80067d0:	4405      	add	r5, r0
 80067d2:	603d      	str	r5, [r7, #0]
 80067d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80067d8:	6030      	str	r0, [r6, #0]
 80067da:	4620      	mov	r0, r4
 80067dc:	b003      	add	sp, #12
 80067de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80067e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067e6:	e7d6      	b.n	8006796 <__d2b+0x2e>
 80067e8:	6161      	str	r1, [r4, #20]
 80067ea:	e7e7      	b.n	80067bc <__d2b+0x54>
 80067ec:	a801      	add	r0, sp, #4
 80067ee:	f7ff fd61 	bl	80062b4 <__lo0bits>
 80067f2:	9b01      	ldr	r3, [sp, #4]
 80067f4:	6163      	str	r3, [r4, #20]
 80067f6:	3020      	adds	r0, #32
 80067f8:	2201      	movs	r2, #1
 80067fa:	e7e5      	b.n	80067c8 <__d2b+0x60>
 80067fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006800:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006804:	6038      	str	r0, [r7, #0]
 8006806:	6918      	ldr	r0, [r3, #16]
 8006808:	f7ff fd34 	bl	8006274 <__hi0bits>
 800680c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006810:	e7e2      	b.n	80067d8 <__d2b+0x70>
 8006812:	bf00      	nop
 8006814:	08007ea4 	.word	0x08007ea4
 8006818:	08007eb5 	.word	0x08007eb5

0800681c <__ssputs_r>:
 800681c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006820:	688e      	ldr	r6, [r1, #8]
 8006822:	461f      	mov	r7, r3
 8006824:	42be      	cmp	r6, r7
 8006826:	680b      	ldr	r3, [r1, #0]
 8006828:	4682      	mov	sl, r0
 800682a:	460c      	mov	r4, r1
 800682c:	4690      	mov	r8, r2
 800682e:	d82c      	bhi.n	800688a <__ssputs_r+0x6e>
 8006830:	898a      	ldrh	r2, [r1, #12]
 8006832:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006836:	d026      	beq.n	8006886 <__ssputs_r+0x6a>
 8006838:	6965      	ldr	r5, [r4, #20]
 800683a:	6909      	ldr	r1, [r1, #16]
 800683c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006840:	eba3 0901 	sub.w	r9, r3, r1
 8006844:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006848:	1c7b      	adds	r3, r7, #1
 800684a:	444b      	add	r3, r9
 800684c:	106d      	asrs	r5, r5, #1
 800684e:	429d      	cmp	r5, r3
 8006850:	bf38      	it	cc
 8006852:	461d      	movcc	r5, r3
 8006854:	0553      	lsls	r3, r2, #21
 8006856:	d527      	bpl.n	80068a8 <__ssputs_r+0x8c>
 8006858:	4629      	mov	r1, r5
 800685a:	f7ff fbd7 	bl	800600c <_malloc_r>
 800685e:	4606      	mov	r6, r0
 8006860:	b360      	cbz	r0, 80068bc <__ssputs_r+0xa0>
 8006862:	6921      	ldr	r1, [r4, #16]
 8006864:	464a      	mov	r2, r9
 8006866:	f000 fa09 	bl	8006c7c <memcpy>
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006874:	81a3      	strh	r3, [r4, #12]
 8006876:	6126      	str	r6, [r4, #16]
 8006878:	6165      	str	r5, [r4, #20]
 800687a:	444e      	add	r6, r9
 800687c:	eba5 0509 	sub.w	r5, r5, r9
 8006880:	6026      	str	r6, [r4, #0]
 8006882:	60a5      	str	r5, [r4, #8]
 8006884:	463e      	mov	r6, r7
 8006886:	42be      	cmp	r6, r7
 8006888:	d900      	bls.n	800688c <__ssputs_r+0x70>
 800688a:	463e      	mov	r6, r7
 800688c:	6820      	ldr	r0, [r4, #0]
 800688e:	4632      	mov	r2, r6
 8006890:	4641      	mov	r1, r8
 8006892:	f000 f9c9 	bl	8006c28 <memmove>
 8006896:	68a3      	ldr	r3, [r4, #8]
 8006898:	1b9b      	subs	r3, r3, r6
 800689a:	60a3      	str	r3, [r4, #8]
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	4433      	add	r3, r6
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	2000      	movs	r0, #0
 80068a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a8:	462a      	mov	r2, r5
 80068aa:	f000 fa3b 	bl	8006d24 <_realloc_r>
 80068ae:	4606      	mov	r6, r0
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d1e0      	bne.n	8006876 <__ssputs_r+0x5a>
 80068b4:	6921      	ldr	r1, [r4, #16]
 80068b6:	4650      	mov	r0, sl
 80068b8:	f7ff fb34 	bl	8005f24 <_free_r>
 80068bc:	230c      	movs	r3, #12
 80068be:	f8ca 3000 	str.w	r3, [sl]
 80068c2:	89a3      	ldrh	r3, [r4, #12]
 80068c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068c8:	81a3      	strh	r3, [r4, #12]
 80068ca:	f04f 30ff 	mov.w	r0, #4294967295
 80068ce:	e7e9      	b.n	80068a4 <__ssputs_r+0x88>

080068d0 <_svfiprintf_r>:
 80068d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d4:	4698      	mov	r8, r3
 80068d6:	898b      	ldrh	r3, [r1, #12]
 80068d8:	061b      	lsls	r3, r3, #24
 80068da:	b09d      	sub	sp, #116	; 0x74
 80068dc:	4607      	mov	r7, r0
 80068de:	460d      	mov	r5, r1
 80068e0:	4614      	mov	r4, r2
 80068e2:	d50e      	bpl.n	8006902 <_svfiprintf_r+0x32>
 80068e4:	690b      	ldr	r3, [r1, #16]
 80068e6:	b963      	cbnz	r3, 8006902 <_svfiprintf_r+0x32>
 80068e8:	2140      	movs	r1, #64	; 0x40
 80068ea:	f7ff fb8f 	bl	800600c <_malloc_r>
 80068ee:	6028      	str	r0, [r5, #0]
 80068f0:	6128      	str	r0, [r5, #16]
 80068f2:	b920      	cbnz	r0, 80068fe <_svfiprintf_r+0x2e>
 80068f4:	230c      	movs	r3, #12
 80068f6:	603b      	str	r3, [r7, #0]
 80068f8:	f04f 30ff 	mov.w	r0, #4294967295
 80068fc:	e0d0      	b.n	8006aa0 <_svfiprintf_r+0x1d0>
 80068fe:	2340      	movs	r3, #64	; 0x40
 8006900:	616b      	str	r3, [r5, #20]
 8006902:	2300      	movs	r3, #0
 8006904:	9309      	str	r3, [sp, #36]	; 0x24
 8006906:	2320      	movs	r3, #32
 8006908:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800690c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006910:	2330      	movs	r3, #48	; 0x30
 8006912:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006ab8 <_svfiprintf_r+0x1e8>
 8006916:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800691a:	f04f 0901 	mov.w	r9, #1
 800691e:	4623      	mov	r3, r4
 8006920:	469a      	mov	sl, r3
 8006922:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006926:	b10a      	cbz	r2, 800692c <_svfiprintf_r+0x5c>
 8006928:	2a25      	cmp	r2, #37	; 0x25
 800692a:	d1f9      	bne.n	8006920 <_svfiprintf_r+0x50>
 800692c:	ebba 0b04 	subs.w	fp, sl, r4
 8006930:	d00b      	beq.n	800694a <_svfiprintf_r+0x7a>
 8006932:	465b      	mov	r3, fp
 8006934:	4622      	mov	r2, r4
 8006936:	4629      	mov	r1, r5
 8006938:	4638      	mov	r0, r7
 800693a:	f7ff ff6f 	bl	800681c <__ssputs_r>
 800693e:	3001      	adds	r0, #1
 8006940:	f000 80a9 	beq.w	8006a96 <_svfiprintf_r+0x1c6>
 8006944:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006946:	445a      	add	r2, fp
 8006948:	9209      	str	r2, [sp, #36]	; 0x24
 800694a:	f89a 3000 	ldrb.w	r3, [sl]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 80a1 	beq.w	8006a96 <_svfiprintf_r+0x1c6>
 8006954:	2300      	movs	r3, #0
 8006956:	f04f 32ff 	mov.w	r2, #4294967295
 800695a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800695e:	f10a 0a01 	add.w	sl, sl, #1
 8006962:	9304      	str	r3, [sp, #16]
 8006964:	9307      	str	r3, [sp, #28]
 8006966:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800696a:	931a      	str	r3, [sp, #104]	; 0x68
 800696c:	4654      	mov	r4, sl
 800696e:	2205      	movs	r2, #5
 8006970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006974:	4850      	ldr	r0, [pc, #320]	; (8006ab8 <_svfiprintf_r+0x1e8>)
 8006976:	f7f9 fc2b 	bl	80001d0 <memchr>
 800697a:	9a04      	ldr	r2, [sp, #16]
 800697c:	b9d8      	cbnz	r0, 80069b6 <_svfiprintf_r+0xe6>
 800697e:	06d0      	lsls	r0, r2, #27
 8006980:	bf44      	itt	mi
 8006982:	2320      	movmi	r3, #32
 8006984:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006988:	0711      	lsls	r1, r2, #28
 800698a:	bf44      	itt	mi
 800698c:	232b      	movmi	r3, #43	; 0x2b
 800698e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006992:	f89a 3000 	ldrb.w	r3, [sl]
 8006996:	2b2a      	cmp	r3, #42	; 0x2a
 8006998:	d015      	beq.n	80069c6 <_svfiprintf_r+0xf6>
 800699a:	9a07      	ldr	r2, [sp, #28]
 800699c:	4654      	mov	r4, sl
 800699e:	2000      	movs	r0, #0
 80069a0:	f04f 0c0a 	mov.w	ip, #10
 80069a4:	4621      	mov	r1, r4
 80069a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069aa:	3b30      	subs	r3, #48	; 0x30
 80069ac:	2b09      	cmp	r3, #9
 80069ae:	d94d      	bls.n	8006a4c <_svfiprintf_r+0x17c>
 80069b0:	b1b0      	cbz	r0, 80069e0 <_svfiprintf_r+0x110>
 80069b2:	9207      	str	r2, [sp, #28]
 80069b4:	e014      	b.n	80069e0 <_svfiprintf_r+0x110>
 80069b6:	eba0 0308 	sub.w	r3, r0, r8
 80069ba:	fa09 f303 	lsl.w	r3, r9, r3
 80069be:	4313      	orrs	r3, r2
 80069c0:	9304      	str	r3, [sp, #16]
 80069c2:	46a2      	mov	sl, r4
 80069c4:	e7d2      	b.n	800696c <_svfiprintf_r+0x9c>
 80069c6:	9b03      	ldr	r3, [sp, #12]
 80069c8:	1d19      	adds	r1, r3, #4
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	9103      	str	r1, [sp, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	bfbb      	ittet	lt
 80069d2:	425b      	neglt	r3, r3
 80069d4:	f042 0202 	orrlt.w	r2, r2, #2
 80069d8:	9307      	strge	r3, [sp, #28]
 80069da:	9307      	strlt	r3, [sp, #28]
 80069dc:	bfb8      	it	lt
 80069de:	9204      	strlt	r2, [sp, #16]
 80069e0:	7823      	ldrb	r3, [r4, #0]
 80069e2:	2b2e      	cmp	r3, #46	; 0x2e
 80069e4:	d10c      	bne.n	8006a00 <_svfiprintf_r+0x130>
 80069e6:	7863      	ldrb	r3, [r4, #1]
 80069e8:	2b2a      	cmp	r3, #42	; 0x2a
 80069ea:	d134      	bne.n	8006a56 <_svfiprintf_r+0x186>
 80069ec:	9b03      	ldr	r3, [sp, #12]
 80069ee:	1d1a      	adds	r2, r3, #4
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	9203      	str	r2, [sp, #12]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	bfb8      	it	lt
 80069f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80069fc:	3402      	adds	r4, #2
 80069fe:	9305      	str	r3, [sp, #20]
 8006a00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006ac8 <_svfiprintf_r+0x1f8>
 8006a04:	7821      	ldrb	r1, [r4, #0]
 8006a06:	2203      	movs	r2, #3
 8006a08:	4650      	mov	r0, sl
 8006a0a:	f7f9 fbe1 	bl	80001d0 <memchr>
 8006a0e:	b138      	cbz	r0, 8006a20 <_svfiprintf_r+0x150>
 8006a10:	9b04      	ldr	r3, [sp, #16]
 8006a12:	eba0 000a 	sub.w	r0, r0, sl
 8006a16:	2240      	movs	r2, #64	; 0x40
 8006a18:	4082      	lsls	r2, r0
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	3401      	adds	r4, #1
 8006a1e:	9304      	str	r3, [sp, #16]
 8006a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a24:	4825      	ldr	r0, [pc, #148]	; (8006abc <_svfiprintf_r+0x1ec>)
 8006a26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a2a:	2206      	movs	r2, #6
 8006a2c:	f7f9 fbd0 	bl	80001d0 <memchr>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	d038      	beq.n	8006aa6 <_svfiprintf_r+0x1d6>
 8006a34:	4b22      	ldr	r3, [pc, #136]	; (8006ac0 <_svfiprintf_r+0x1f0>)
 8006a36:	bb1b      	cbnz	r3, 8006a80 <_svfiprintf_r+0x1b0>
 8006a38:	9b03      	ldr	r3, [sp, #12]
 8006a3a:	3307      	adds	r3, #7
 8006a3c:	f023 0307 	bic.w	r3, r3, #7
 8006a40:	3308      	adds	r3, #8
 8006a42:	9303      	str	r3, [sp, #12]
 8006a44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a46:	4433      	add	r3, r6
 8006a48:	9309      	str	r3, [sp, #36]	; 0x24
 8006a4a:	e768      	b.n	800691e <_svfiprintf_r+0x4e>
 8006a4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a50:	460c      	mov	r4, r1
 8006a52:	2001      	movs	r0, #1
 8006a54:	e7a6      	b.n	80069a4 <_svfiprintf_r+0xd4>
 8006a56:	2300      	movs	r3, #0
 8006a58:	3401      	adds	r4, #1
 8006a5a:	9305      	str	r3, [sp, #20]
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	f04f 0c0a 	mov.w	ip, #10
 8006a62:	4620      	mov	r0, r4
 8006a64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a68:	3a30      	subs	r2, #48	; 0x30
 8006a6a:	2a09      	cmp	r2, #9
 8006a6c:	d903      	bls.n	8006a76 <_svfiprintf_r+0x1a6>
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d0c6      	beq.n	8006a00 <_svfiprintf_r+0x130>
 8006a72:	9105      	str	r1, [sp, #20]
 8006a74:	e7c4      	b.n	8006a00 <_svfiprintf_r+0x130>
 8006a76:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a7a:	4604      	mov	r4, r0
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e7f0      	b.n	8006a62 <_svfiprintf_r+0x192>
 8006a80:	ab03      	add	r3, sp, #12
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	462a      	mov	r2, r5
 8006a86:	4b0f      	ldr	r3, [pc, #60]	; (8006ac4 <_svfiprintf_r+0x1f4>)
 8006a88:	a904      	add	r1, sp, #16
 8006a8a:	4638      	mov	r0, r7
 8006a8c:	f7fd fe76 	bl	800477c <_printf_float>
 8006a90:	1c42      	adds	r2, r0, #1
 8006a92:	4606      	mov	r6, r0
 8006a94:	d1d6      	bne.n	8006a44 <_svfiprintf_r+0x174>
 8006a96:	89ab      	ldrh	r3, [r5, #12]
 8006a98:	065b      	lsls	r3, r3, #25
 8006a9a:	f53f af2d 	bmi.w	80068f8 <_svfiprintf_r+0x28>
 8006a9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006aa0:	b01d      	add	sp, #116	; 0x74
 8006aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa6:	ab03      	add	r3, sp, #12
 8006aa8:	9300      	str	r3, [sp, #0]
 8006aaa:	462a      	mov	r2, r5
 8006aac:	4b05      	ldr	r3, [pc, #20]	; (8006ac4 <_svfiprintf_r+0x1f4>)
 8006aae:	a904      	add	r1, sp, #16
 8006ab0:	4638      	mov	r0, r7
 8006ab2:	f7fe f907 	bl	8004cc4 <_printf_i>
 8006ab6:	e7eb      	b.n	8006a90 <_svfiprintf_r+0x1c0>
 8006ab8:	0800800c 	.word	0x0800800c
 8006abc:	08008016 	.word	0x08008016
 8006ac0:	0800477d 	.word	0x0800477d
 8006ac4:	0800681d 	.word	0x0800681d
 8006ac8:	08008012 	.word	0x08008012

08006acc <__sflush_r>:
 8006acc:	898a      	ldrh	r2, [r1, #12]
 8006ace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad2:	4605      	mov	r5, r0
 8006ad4:	0710      	lsls	r0, r2, #28
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	d458      	bmi.n	8006b8c <__sflush_r+0xc0>
 8006ada:	684b      	ldr	r3, [r1, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	dc05      	bgt.n	8006aec <__sflush_r+0x20>
 8006ae0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	dc02      	bgt.n	8006aec <__sflush_r+0x20>
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aee:	2e00      	cmp	r6, #0
 8006af0:	d0f9      	beq.n	8006ae6 <__sflush_r+0x1a>
 8006af2:	2300      	movs	r3, #0
 8006af4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006af8:	682f      	ldr	r7, [r5, #0]
 8006afa:	6a21      	ldr	r1, [r4, #32]
 8006afc:	602b      	str	r3, [r5, #0]
 8006afe:	d032      	beq.n	8006b66 <__sflush_r+0x9a>
 8006b00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b02:	89a3      	ldrh	r3, [r4, #12]
 8006b04:	075a      	lsls	r2, r3, #29
 8006b06:	d505      	bpl.n	8006b14 <__sflush_r+0x48>
 8006b08:	6863      	ldr	r3, [r4, #4]
 8006b0a:	1ac0      	subs	r0, r0, r3
 8006b0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b0e:	b10b      	cbz	r3, 8006b14 <__sflush_r+0x48>
 8006b10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b12:	1ac0      	subs	r0, r0, r3
 8006b14:	2300      	movs	r3, #0
 8006b16:	4602      	mov	r2, r0
 8006b18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b1a:	6a21      	ldr	r1, [r4, #32]
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	47b0      	blx	r6
 8006b20:	1c43      	adds	r3, r0, #1
 8006b22:	89a3      	ldrh	r3, [r4, #12]
 8006b24:	d106      	bne.n	8006b34 <__sflush_r+0x68>
 8006b26:	6829      	ldr	r1, [r5, #0]
 8006b28:	291d      	cmp	r1, #29
 8006b2a:	d82b      	bhi.n	8006b84 <__sflush_r+0xb8>
 8006b2c:	4a29      	ldr	r2, [pc, #164]	; (8006bd4 <__sflush_r+0x108>)
 8006b2e:	410a      	asrs	r2, r1
 8006b30:	07d6      	lsls	r6, r2, #31
 8006b32:	d427      	bmi.n	8006b84 <__sflush_r+0xb8>
 8006b34:	2200      	movs	r2, #0
 8006b36:	6062      	str	r2, [r4, #4]
 8006b38:	04d9      	lsls	r1, r3, #19
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	6022      	str	r2, [r4, #0]
 8006b3e:	d504      	bpl.n	8006b4a <__sflush_r+0x7e>
 8006b40:	1c42      	adds	r2, r0, #1
 8006b42:	d101      	bne.n	8006b48 <__sflush_r+0x7c>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	b903      	cbnz	r3, 8006b4a <__sflush_r+0x7e>
 8006b48:	6560      	str	r0, [r4, #84]	; 0x54
 8006b4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b4c:	602f      	str	r7, [r5, #0]
 8006b4e:	2900      	cmp	r1, #0
 8006b50:	d0c9      	beq.n	8006ae6 <__sflush_r+0x1a>
 8006b52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b56:	4299      	cmp	r1, r3
 8006b58:	d002      	beq.n	8006b60 <__sflush_r+0x94>
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f7ff f9e2 	bl	8005f24 <_free_r>
 8006b60:	2000      	movs	r0, #0
 8006b62:	6360      	str	r0, [r4, #52]	; 0x34
 8006b64:	e7c0      	b.n	8006ae8 <__sflush_r+0x1c>
 8006b66:	2301      	movs	r3, #1
 8006b68:	4628      	mov	r0, r5
 8006b6a:	47b0      	blx	r6
 8006b6c:	1c41      	adds	r1, r0, #1
 8006b6e:	d1c8      	bne.n	8006b02 <__sflush_r+0x36>
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d0c5      	beq.n	8006b02 <__sflush_r+0x36>
 8006b76:	2b1d      	cmp	r3, #29
 8006b78:	d001      	beq.n	8006b7e <__sflush_r+0xb2>
 8006b7a:	2b16      	cmp	r3, #22
 8006b7c:	d101      	bne.n	8006b82 <__sflush_r+0xb6>
 8006b7e:	602f      	str	r7, [r5, #0]
 8006b80:	e7b1      	b.n	8006ae6 <__sflush_r+0x1a>
 8006b82:	89a3      	ldrh	r3, [r4, #12]
 8006b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b88:	81a3      	strh	r3, [r4, #12]
 8006b8a:	e7ad      	b.n	8006ae8 <__sflush_r+0x1c>
 8006b8c:	690f      	ldr	r7, [r1, #16]
 8006b8e:	2f00      	cmp	r7, #0
 8006b90:	d0a9      	beq.n	8006ae6 <__sflush_r+0x1a>
 8006b92:	0793      	lsls	r3, r2, #30
 8006b94:	680e      	ldr	r6, [r1, #0]
 8006b96:	bf08      	it	eq
 8006b98:	694b      	ldreq	r3, [r1, #20]
 8006b9a:	600f      	str	r7, [r1, #0]
 8006b9c:	bf18      	it	ne
 8006b9e:	2300      	movne	r3, #0
 8006ba0:	eba6 0807 	sub.w	r8, r6, r7
 8006ba4:	608b      	str	r3, [r1, #8]
 8006ba6:	f1b8 0f00 	cmp.w	r8, #0
 8006baa:	dd9c      	ble.n	8006ae6 <__sflush_r+0x1a>
 8006bac:	6a21      	ldr	r1, [r4, #32]
 8006bae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006bb0:	4643      	mov	r3, r8
 8006bb2:	463a      	mov	r2, r7
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	47b0      	blx	r6
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	dc06      	bgt.n	8006bca <__sflush_r+0xfe>
 8006bbc:	89a3      	ldrh	r3, [r4, #12]
 8006bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc8:	e78e      	b.n	8006ae8 <__sflush_r+0x1c>
 8006bca:	4407      	add	r7, r0
 8006bcc:	eba8 0800 	sub.w	r8, r8, r0
 8006bd0:	e7e9      	b.n	8006ba6 <__sflush_r+0xda>
 8006bd2:	bf00      	nop
 8006bd4:	dfbffffe 	.word	0xdfbffffe

08006bd8 <_fflush_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	690b      	ldr	r3, [r1, #16]
 8006bdc:	4605      	mov	r5, r0
 8006bde:	460c      	mov	r4, r1
 8006be0:	b913      	cbnz	r3, 8006be8 <_fflush_r+0x10>
 8006be2:	2500      	movs	r5, #0
 8006be4:	4628      	mov	r0, r5
 8006be6:	bd38      	pop	{r3, r4, r5, pc}
 8006be8:	b118      	cbz	r0, 8006bf2 <_fflush_r+0x1a>
 8006bea:	6a03      	ldr	r3, [r0, #32]
 8006bec:	b90b      	cbnz	r3, 8006bf2 <_fflush_r+0x1a>
 8006bee:	f7fe fa05 	bl	8004ffc <__sinit>
 8006bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d0f3      	beq.n	8006be2 <_fflush_r+0xa>
 8006bfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bfc:	07d0      	lsls	r0, r2, #31
 8006bfe:	d404      	bmi.n	8006c0a <_fflush_r+0x32>
 8006c00:	0599      	lsls	r1, r3, #22
 8006c02:	d402      	bmi.n	8006c0a <_fflush_r+0x32>
 8006c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c06:	f7fe fb0f 	bl	8005228 <__retarget_lock_acquire_recursive>
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	4621      	mov	r1, r4
 8006c0e:	f7ff ff5d 	bl	8006acc <__sflush_r>
 8006c12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c14:	07da      	lsls	r2, r3, #31
 8006c16:	4605      	mov	r5, r0
 8006c18:	d4e4      	bmi.n	8006be4 <_fflush_r+0xc>
 8006c1a:	89a3      	ldrh	r3, [r4, #12]
 8006c1c:	059b      	lsls	r3, r3, #22
 8006c1e:	d4e1      	bmi.n	8006be4 <_fflush_r+0xc>
 8006c20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c22:	f7fe fb02 	bl	800522a <__retarget_lock_release_recursive>
 8006c26:	e7dd      	b.n	8006be4 <_fflush_r+0xc>

08006c28 <memmove>:
 8006c28:	4288      	cmp	r0, r1
 8006c2a:	b510      	push	{r4, lr}
 8006c2c:	eb01 0402 	add.w	r4, r1, r2
 8006c30:	d902      	bls.n	8006c38 <memmove+0x10>
 8006c32:	4284      	cmp	r4, r0
 8006c34:	4623      	mov	r3, r4
 8006c36:	d807      	bhi.n	8006c48 <memmove+0x20>
 8006c38:	1e43      	subs	r3, r0, #1
 8006c3a:	42a1      	cmp	r1, r4
 8006c3c:	d008      	beq.n	8006c50 <memmove+0x28>
 8006c3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c46:	e7f8      	b.n	8006c3a <memmove+0x12>
 8006c48:	4402      	add	r2, r0
 8006c4a:	4601      	mov	r1, r0
 8006c4c:	428a      	cmp	r2, r1
 8006c4e:	d100      	bne.n	8006c52 <memmove+0x2a>
 8006c50:	bd10      	pop	{r4, pc}
 8006c52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c5a:	e7f7      	b.n	8006c4c <memmove+0x24>

08006c5c <_sbrk_r>:
 8006c5c:	b538      	push	{r3, r4, r5, lr}
 8006c5e:	4d06      	ldr	r5, [pc, #24]	; (8006c78 <_sbrk_r+0x1c>)
 8006c60:	2300      	movs	r3, #0
 8006c62:	4604      	mov	r4, r0
 8006c64:	4608      	mov	r0, r1
 8006c66:	602b      	str	r3, [r5, #0]
 8006c68:	f7fa ffe2 	bl	8001c30 <_sbrk>
 8006c6c:	1c43      	adds	r3, r0, #1
 8006c6e:	d102      	bne.n	8006c76 <_sbrk_r+0x1a>
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	b103      	cbz	r3, 8006c76 <_sbrk_r+0x1a>
 8006c74:	6023      	str	r3, [r4, #0]
 8006c76:	bd38      	pop	{r3, r4, r5, pc}
 8006c78:	20000818 	.word	0x20000818

08006c7c <memcpy>:
 8006c7c:	440a      	add	r2, r1
 8006c7e:	4291      	cmp	r1, r2
 8006c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c84:	d100      	bne.n	8006c88 <memcpy+0xc>
 8006c86:	4770      	bx	lr
 8006c88:	b510      	push	{r4, lr}
 8006c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c92:	4291      	cmp	r1, r2
 8006c94:	d1f9      	bne.n	8006c8a <memcpy+0xe>
 8006c96:	bd10      	pop	{r4, pc}

08006c98 <__assert_func>:
 8006c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c9a:	4614      	mov	r4, r2
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	4b09      	ldr	r3, [pc, #36]	; (8006cc4 <__assert_func+0x2c>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4605      	mov	r5, r0
 8006ca4:	68d8      	ldr	r0, [r3, #12]
 8006ca6:	b14c      	cbz	r4, 8006cbc <__assert_func+0x24>
 8006ca8:	4b07      	ldr	r3, [pc, #28]	; (8006cc8 <__assert_func+0x30>)
 8006caa:	9100      	str	r1, [sp, #0]
 8006cac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006cb0:	4906      	ldr	r1, [pc, #24]	; (8006ccc <__assert_func+0x34>)
 8006cb2:	462b      	mov	r3, r5
 8006cb4:	f000 f872 	bl	8006d9c <fiprintf>
 8006cb8:	f000 f882 	bl	8006dc0 <abort>
 8006cbc:	4b04      	ldr	r3, [pc, #16]	; (8006cd0 <__assert_func+0x38>)
 8006cbe:	461c      	mov	r4, r3
 8006cc0:	e7f3      	b.n	8006caa <__assert_func+0x12>
 8006cc2:	bf00      	nop
 8006cc4:	20000064 	.word	0x20000064
 8006cc8:	08008027 	.word	0x08008027
 8006ccc:	08008034 	.word	0x08008034
 8006cd0:	08008062 	.word	0x08008062

08006cd4 <_calloc_r>:
 8006cd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cd6:	fba1 2402 	umull	r2, r4, r1, r2
 8006cda:	b94c      	cbnz	r4, 8006cf0 <_calloc_r+0x1c>
 8006cdc:	4611      	mov	r1, r2
 8006cde:	9201      	str	r2, [sp, #4]
 8006ce0:	f7ff f994 	bl	800600c <_malloc_r>
 8006ce4:	9a01      	ldr	r2, [sp, #4]
 8006ce6:	4605      	mov	r5, r0
 8006ce8:	b930      	cbnz	r0, 8006cf8 <_calloc_r+0x24>
 8006cea:	4628      	mov	r0, r5
 8006cec:	b003      	add	sp, #12
 8006cee:	bd30      	pop	{r4, r5, pc}
 8006cf0:	220c      	movs	r2, #12
 8006cf2:	6002      	str	r2, [r0, #0]
 8006cf4:	2500      	movs	r5, #0
 8006cf6:	e7f8      	b.n	8006cea <_calloc_r+0x16>
 8006cf8:	4621      	mov	r1, r4
 8006cfa:	f7fe fa18 	bl	800512e <memset>
 8006cfe:	e7f4      	b.n	8006cea <_calloc_r+0x16>

08006d00 <__ascii_mbtowc>:
 8006d00:	b082      	sub	sp, #8
 8006d02:	b901      	cbnz	r1, 8006d06 <__ascii_mbtowc+0x6>
 8006d04:	a901      	add	r1, sp, #4
 8006d06:	b142      	cbz	r2, 8006d1a <__ascii_mbtowc+0x1a>
 8006d08:	b14b      	cbz	r3, 8006d1e <__ascii_mbtowc+0x1e>
 8006d0a:	7813      	ldrb	r3, [r2, #0]
 8006d0c:	600b      	str	r3, [r1, #0]
 8006d0e:	7812      	ldrb	r2, [r2, #0]
 8006d10:	1e10      	subs	r0, r2, #0
 8006d12:	bf18      	it	ne
 8006d14:	2001      	movne	r0, #1
 8006d16:	b002      	add	sp, #8
 8006d18:	4770      	bx	lr
 8006d1a:	4610      	mov	r0, r2
 8006d1c:	e7fb      	b.n	8006d16 <__ascii_mbtowc+0x16>
 8006d1e:	f06f 0001 	mvn.w	r0, #1
 8006d22:	e7f8      	b.n	8006d16 <__ascii_mbtowc+0x16>

08006d24 <_realloc_r>:
 8006d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d28:	4680      	mov	r8, r0
 8006d2a:	4614      	mov	r4, r2
 8006d2c:	460e      	mov	r6, r1
 8006d2e:	b921      	cbnz	r1, 8006d3a <_realloc_r+0x16>
 8006d30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d34:	4611      	mov	r1, r2
 8006d36:	f7ff b969 	b.w	800600c <_malloc_r>
 8006d3a:	b92a      	cbnz	r2, 8006d48 <_realloc_r+0x24>
 8006d3c:	f7ff f8f2 	bl	8005f24 <_free_r>
 8006d40:	4625      	mov	r5, r4
 8006d42:	4628      	mov	r0, r5
 8006d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d48:	f000 f841 	bl	8006dce <_malloc_usable_size_r>
 8006d4c:	4284      	cmp	r4, r0
 8006d4e:	4607      	mov	r7, r0
 8006d50:	d802      	bhi.n	8006d58 <_realloc_r+0x34>
 8006d52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d56:	d812      	bhi.n	8006d7e <_realloc_r+0x5a>
 8006d58:	4621      	mov	r1, r4
 8006d5a:	4640      	mov	r0, r8
 8006d5c:	f7ff f956 	bl	800600c <_malloc_r>
 8006d60:	4605      	mov	r5, r0
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d0ed      	beq.n	8006d42 <_realloc_r+0x1e>
 8006d66:	42bc      	cmp	r4, r7
 8006d68:	4622      	mov	r2, r4
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	bf28      	it	cs
 8006d6e:	463a      	movcs	r2, r7
 8006d70:	f7ff ff84 	bl	8006c7c <memcpy>
 8006d74:	4631      	mov	r1, r6
 8006d76:	4640      	mov	r0, r8
 8006d78:	f7ff f8d4 	bl	8005f24 <_free_r>
 8006d7c:	e7e1      	b.n	8006d42 <_realloc_r+0x1e>
 8006d7e:	4635      	mov	r5, r6
 8006d80:	e7df      	b.n	8006d42 <_realloc_r+0x1e>

08006d82 <__ascii_wctomb>:
 8006d82:	b149      	cbz	r1, 8006d98 <__ascii_wctomb+0x16>
 8006d84:	2aff      	cmp	r2, #255	; 0xff
 8006d86:	bf85      	ittet	hi
 8006d88:	238a      	movhi	r3, #138	; 0x8a
 8006d8a:	6003      	strhi	r3, [r0, #0]
 8006d8c:	700a      	strbls	r2, [r1, #0]
 8006d8e:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d92:	bf98      	it	ls
 8006d94:	2001      	movls	r0, #1
 8006d96:	4770      	bx	lr
 8006d98:	4608      	mov	r0, r1
 8006d9a:	4770      	bx	lr

08006d9c <fiprintf>:
 8006d9c:	b40e      	push	{r1, r2, r3}
 8006d9e:	b503      	push	{r0, r1, lr}
 8006da0:	4601      	mov	r1, r0
 8006da2:	ab03      	add	r3, sp, #12
 8006da4:	4805      	ldr	r0, [pc, #20]	; (8006dbc <fiprintf+0x20>)
 8006da6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006daa:	6800      	ldr	r0, [r0, #0]
 8006dac:	9301      	str	r3, [sp, #4]
 8006dae:	f000 f83f 	bl	8006e30 <_vfiprintf_r>
 8006db2:	b002      	add	sp, #8
 8006db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006db8:	b003      	add	sp, #12
 8006dba:	4770      	bx	lr
 8006dbc:	20000064 	.word	0x20000064

08006dc0 <abort>:
 8006dc0:	b508      	push	{r3, lr}
 8006dc2:	2006      	movs	r0, #6
 8006dc4:	f000 fa0c 	bl	80071e0 <raise>
 8006dc8:	2001      	movs	r0, #1
 8006dca:	f7fa feb9 	bl	8001b40 <_exit>

08006dce <_malloc_usable_size_r>:
 8006dce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dd2:	1f18      	subs	r0, r3, #4
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	bfbc      	itt	lt
 8006dd8:	580b      	ldrlt	r3, [r1, r0]
 8006dda:	18c0      	addlt	r0, r0, r3
 8006ddc:	4770      	bx	lr

08006dde <__sfputc_r>:
 8006dde:	6893      	ldr	r3, [r2, #8]
 8006de0:	3b01      	subs	r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	b410      	push	{r4}
 8006de6:	6093      	str	r3, [r2, #8]
 8006de8:	da08      	bge.n	8006dfc <__sfputc_r+0x1e>
 8006dea:	6994      	ldr	r4, [r2, #24]
 8006dec:	42a3      	cmp	r3, r4
 8006dee:	db01      	blt.n	8006df4 <__sfputc_r+0x16>
 8006df0:	290a      	cmp	r1, #10
 8006df2:	d103      	bne.n	8006dfc <__sfputc_r+0x1e>
 8006df4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006df8:	f000 b934 	b.w	8007064 <__swbuf_r>
 8006dfc:	6813      	ldr	r3, [r2, #0]
 8006dfe:	1c58      	adds	r0, r3, #1
 8006e00:	6010      	str	r0, [r2, #0]
 8006e02:	7019      	strb	r1, [r3, #0]
 8006e04:	4608      	mov	r0, r1
 8006e06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <__sfputs_r>:
 8006e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e0e:	4606      	mov	r6, r0
 8006e10:	460f      	mov	r7, r1
 8006e12:	4614      	mov	r4, r2
 8006e14:	18d5      	adds	r5, r2, r3
 8006e16:	42ac      	cmp	r4, r5
 8006e18:	d101      	bne.n	8006e1e <__sfputs_r+0x12>
 8006e1a:	2000      	movs	r0, #0
 8006e1c:	e007      	b.n	8006e2e <__sfputs_r+0x22>
 8006e1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e22:	463a      	mov	r2, r7
 8006e24:	4630      	mov	r0, r6
 8006e26:	f7ff ffda 	bl	8006dde <__sfputc_r>
 8006e2a:	1c43      	adds	r3, r0, #1
 8006e2c:	d1f3      	bne.n	8006e16 <__sfputs_r+0xa>
 8006e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e30 <_vfiprintf_r>:
 8006e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e34:	460d      	mov	r5, r1
 8006e36:	b09d      	sub	sp, #116	; 0x74
 8006e38:	4614      	mov	r4, r2
 8006e3a:	4698      	mov	r8, r3
 8006e3c:	4606      	mov	r6, r0
 8006e3e:	b118      	cbz	r0, 8006e48 <_vfiprintf_r+0x18>
 8006e40:	6a03      	ldr	r3, [r0, #32]
 8006e42:	b90b      	cbnz	r3, 8006e48 <_vfiprintf_r+0x18>
 8006e44:	f7fe f8da 	bl	8004ffc <__sinit>
 8006e48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e4a:	07d9      	lsls	r1, r3, #31
 8006e4c:	d405      	bmi.n	8006e5a <_vfiprintf_r+0x2a>
 8006e4e:	89ab      	ldrh	r3, [r5, #12]
 8006e50:	059a      	lsls	r2, r3, #22
 8006e52:	d402      	bmi.n	8006e5a <_vfiprintf_r+0x2a>
 8006e54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e56:	f7fe f9e7 	bl	8005228 <__retarget_lock_acquire_recursive>
 8006e5a:	89ab      	ldrh	r3, [r5, #12]
 8006e5c:	071b      	lsls	r3, r3, #28
 8006e5e:	d501      	bpl.n	8006e64 <_vfiprintf_r+0x34>
 8006e60:	692b      	ldr	r3, [r5, #16]
 8006e62:	b99b      	cbnz	r3, 8006e8c <_vfiprintf_r+0x5c>
 8006e64:	4629      	mov	r1, r5
 8006e66:	4630      	mov	r0, r6
 8006e68:	f000 f93a 	bl	80070e0 <__swsetup_r>
 8006e6c:	b170      	cbz	r0, 8006e8c <_vfiprintf_r+0x5c>
 8006e6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e70:	07dc      	lsls	r4, r3, #31
 8006e72:	d504      	bpl.n	8006e7e <_vfiprintf_r+0x4e>
 8006e74:	f04f 30ff 	mov.w	r0, #4294967295
 8006e78:	b01d      	add	sp, #116	; 0x74
 8006e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e7e:	89ab      	ldrh	r3, [r5, #12]
 8006e80:	0598      	lsls	r0, r3, #22
 8006e82:	d4f7      	bmi.n	8006e74 <_vfiprintf_r+0x44>
 8006e84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e86:	f7fe f9d0 	bl	800522a <__retarget_lock_release_recursive>
 8006e8a:	e7f3      	b.n	8006e74 <_vfiprintf_r+0x44>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e90:	2320      	movs	r3, #32
 8006e92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e96:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e9a:	2330      	movs	r3, #48	; 0x30
 8006e9c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007050 <_vfiprintf_r+0x220>
 8006ea0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ea4:	f04f 0901 	mov.w	r9, #1
 8006ea8:	4623      	mov	r3, r4
 8006eaa:	469a      	mov	sl, r3
 8006eac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006eb0:	b10a      	cbz	r2, 8006eb6 <_vfiprintf_r+0x86>
 8006eb2:	2a25      	cmp	r2, #37	; 0x25
 8006eb4:	d1f9      	bne.n	8006eaa <_vfiprintf_r+0x7a>
 8006eb6:	ebba 0b04 	subs.w	fp, sl, r4
 8006eba:	d00b      	beq.n	8006ed4 <_vfiprintf_r+0xa4>
 8006ebc:	465b      	mov	r3, fp
 8006ebe:	4622      	mov	r2, r4
 8006ec0:	4629      	mov	r1, r5
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	f7ff ffa2 	bl	8006e0c <__sfputs_r>
 8006ec8:	3001      	adds	r0, #1
 8006eca:	f000 80a9 	beq.w	8007020 <_vfiprintf_r+0x1f0>
 8006ece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ed0:	445a      	add	r2, fp
 8006ed2:	9209      	str	r2, [sp, #36]	; 0x24
 8006ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f000 80a1 	beq.w	8007020 <_vfiprintf_r+0x1f0>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ee8:	f10a 0a01 	add.w	sl, sl, #1
 8006eec:	9304      	str	r3, [sp, #16]
 8006eee:	9307      	str	r3, [sp, #28]
 8006ef0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ef4:	931a      	str	r3, [sp, #104]	; 0x68
 8006ef6:	4654      	mov	r4, sl
 8006ef8:	2205      	movs	r2, #5
 8006efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006efe:	4854      	ldr	r0, [pc, #336]	; (8007050 <_vfiprintf_r+0x220>)
 8006f00:	f7f9 f966 	bl	80001d0 <memchr>
 8006f04:	9a04      	ldr	r2, [sp, #16]
 8006f06:	b9d8      	cbnz	r0, 8006f40 <_vfiprintf_r+0x110>
 8006f08:	06d1      	lsls	r1, r2, #27
 8006f0a:	bf44      	itt	mi
 8006f0c:	2320      	movmi	r3, #32
 8006f0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f12:	0713      	lsls	r3, r2, #28
 8006f14:	bf44      	itt	mi
 8006f16:	232b      	movmi	r3, #43	; 0x2b
 8006f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f1c:	f89a 3000 	ldrb.w	r3, [sl]
 8006f20:	2b2a      	cmp	r3, #42	; 0x2a
 8006f22:	d015      	beq.n	8006f50 <_vfiprintf_r+0x120>
 8006f24:	9a07      	ldr	r2, [sp, #28]
 8006f26:	4654      	mov	r4, sl
 8006f28:	2000      	movs	r0, #0
 8006f2a:	f04f 0c0a 	mov.w	ip, #10
 8006f2e:	4621      	mov	r1, r4
 8006f30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f34:	3b30      	subs	r3, #48	; 0x30
 8006f36:	2b09      	cmp	r3, #9
 8006f38:	d94d      	bls.n	8006fd6 <_vfiprintf_r+0x1a6>
 8006f3a:	b1b0      	cbz	r0, 8006f6a <_vfiprintf_r+0x13a>
 8006f3c:	9207      	str	r2, [sp, #28]
 8006f3e:	e014      	b.n	8006f6a <_vfiprintf_r+0x13a>
 8006f40:	eba0 0308 	sub.w	r3, r0, r8
 8006f44:	fa09 f303 	lsl.w	r3, r9, r3
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	9304      	str	r3, [sp, #16]
 8006f4c:	46a2      	mov	sl, r4
 8006f4e:	e7d2      	b.n	8006ef6 <_vfiprintf_r+0xc6>
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	1d19      	adds	r1, r3, #4
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	9103      	str	r1, [sp, #12]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bfbb      	ittet	lt
 8006f5c:	425b      	neglt	r3, r3
 8006f5e:	f042 0202 	orrlt.w	r2, r2, #2
 8006f62:	9307      	strge	r3, [sp, #28]
 8006f64:	9307      	strlt	r3, [sp, #28]
 8006f66:	bfb8      	it	lt
 8006f68:	9204      	strlt	r2, [sp, #16]
 8006f6a:	7823      	ldrb	r3, [r4, #0]
 8006f6c:	2b2e      	cmp	r3, #46	; 0x2e
 8006f6e:	d10c      	bne.n	8006f8a <_vfiprintf_r+0x15a>
 8006f70:	7863      	ldrb	r3, [r4, #1]
 8006f72:	2b2a      	cmp	r3, #42	; 0x2a
 8006f74:	d134      	bne.n	8006fe0 <_vfiprintf_r+0x1b0>
 8006f76:	9b03      	ldr	r3, [sp, #12]
 8006f78:	1d1a      	adds	r2, r3, #4
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	9203      	str	r2, [sp, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	bfb8      	it	lt
 8006f82:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f86:	3402      	adds	r4, #2
 8006f88:	9305      	str	r3, [sp, #20]
 8006f8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007060 <_vfiprintf_r+0x230>
 8006f8e:	7821      	ldrb	r1, [r4, #0]
 8006f90:	2203      	movs	r2, #3
 8006f92:	4650      	mov	r0, sl
 8006f94:	f7f9 f91c 	bl	80001d0 <memchr>
 8006f98:	b138      	cbz	r0, 8006faa <_vfiprintf_r+0x17a>
 8006f9a:	9b04      	ldr	r3, [sp, #16]
 8006f9c:	eba0 000a 	sub.w	r0, r0, sl
 8006fa0:	2240      	movs	r2, #64	; 0x40
 8006fa2:	4082      	lsls	r2, r0
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	3401      	adds	r4, #1
 8006fa8:	9304      	str	r3, [sp, #16]
 8006faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fae:	4829      	ldr	r0, [pc, #164]	; (8007054 <_vfiprintf_r+0x224>)
 8006fb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006fb4:	2206      	movs	r2, #6
 8006fb6:	f7f9 f90b 	bl	80001d0 <memchr>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d03f      	beq.n	800703e <_vfiprintf_r+0x20e>
 8006fbe:	4b26      	ldr	r3, [pc, #152]	; (8007058 <_vfiprintf_r+0x228>)
 8006fc0:	bb1b      	cbnz	r3, 800700a <_vfiprintf_r+0x1da>
 8006fc2:	9b03      	ldr	r3, [sp, #12]
 8006fc4:	3307      	adds	r3, #7
 8006fc6:	f023 0307 	bic.w	r3, r3, #7
 8006fca:	3308      	adds	r3, #8
 8006fcc:	9303      	str	r3, [sp, #12]
 8006fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fd0:	443b      	add	r3, r7
 8006fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd4:	e768      	b.n	8006ea8 <_vfiprintf_r+0x78>
 8006fd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fda:	460c      	mov	r4, r1
 8006fdc:	2001      	movs	r0, #1
 8006fde:	e7a6      	b.n	8006f2e <_vfiprintf_r+0xfe>
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	3401      	adds	r4, #1
 8006fe4:	9305      	str	r3, [sp, #20]
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	f04f 0c0a 	mov.w	ip, #10
 8006fec:	4620      	mov	r0, r4
 8006fee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ff2:	3a30      	subs	r2, #48	; 0x30
 8006ff4:	2a09      	cmp	r2, #9
 8006ff6:	d903      	bls.n	8007000 <_vfiprintf_r+0x1d0>
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d0c6      	beq.n	8006f8a <_vfiprintf_r+0x15a>
 8006ffc:	9105      	str	r1, [sp, #20]
 8006ffe:	e7c4      	b.n	8006f8a <_vfiprintf_r+0x15a>
 8007000:	fb0c 2101 	mla	r1, ip, r1, r2
 8007004:	4604      	mov	r4, r0
 8007006:	2301      	movs	r3, #1
 8007008:	e7f0      	b.n	8006fec <_vfiprintf_r+0x1bc>
 800700a:	ab03      	add	r3, sp, #12
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	462a      	mov	r2, r5
 8007010:	4b12      	ldr	r3, [pc, #72]	; (800705c <_vfiprintf_r+0x22c>)
 8007012:	a904      	add	r1, sp, #16
 8007014:	4630      	mov	r0, r6
 8007016:	f7fd fbb1 	bl	800477c <_printf_float>
 800701a:	4607      	mov	r7, r0
 800701c:	1c78      	adds	r0, r7, #1
 800701e:	d1d6      	bne.n	8006fce <_vfiprintf_r+0x19e>
 8007020:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007022:	07d9      	lsls	r1, r3, #31
 8007024:	d405      	bmi.n	8007032 <_vfiprintf_r+0x202>
 8007026:	89ab      	ldrh	r3, [r5, #12]
 8007028:	059a      	lsls	r2, r3, #22
 800702a:	d402      	bmi.n	8007032 <_vfiprintf_r+0x202>
 800702c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800702e:	f7fe f8fc 	bl	800522a <__retarget_lock_release_recursive>
 8007032:	89ab      	ldrh	r3, [r5, #12]
 8007034:	065b      	lsls	r3, r3, #25
 8007036:	f53f af1d 	bmi.w	8006e74 <_vfiprintf_r+0x44>
 800703a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800703c:	e71c      	b.n	8006e78 <_vfiprintf_r+0x48>
 800703e:	ab03      	add	r3, sp, #12
 8007040:	9300      	str	r3, [sp, #0]
 8007042:	462a      	mov	r2, r5
 8007044:	4b05      	ldr	r3, [pc, #20]	; (800705c <_vfiprintf_r+0x22c>)
 8007046:	a904      	add	r1, sp, #16
 8007048:	4630      	mov	r0, r6
 800704a:	f7fd fe3b 	bl	8004cc4 <_printf_i>
 800704e:	e7e4      	b.n	800701a <_vfiprintf_r+0x1ea>
 8007050:	0800800c 	.word	0x0800800c
 8007054:	08008016 	.word	0x08008016
 8007058:	0800477d 	.word	0x0800477d
 800705c:	08006e0d 	.word	0x08006e0d
 8007060:	08008012 	.word	0x08008012

08007064 <__swbuf_r>:
 8007064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007066:	460e      	mov	r6, r1
 8007068:	4614      	mov	r4, r2
 800706a:	4605      	mov	r5, r0
 800706c:	b118      	cbz	r0, 8007076 <__swbuf_r+0x12>
 800706e:	6a03      	ldr	r3, [r0, #32]
 8007070:	b90b      	cbnz	r3, 8007076 <__swbuf_r+0x12>
 8007072:	f7fd ffc3 	bl	8004ffc <__sinit>
 8007076:	69a3      	ldr	r3, [r4, #24]
 8007078:	60a3      	str	r3, [r4, #8]
 800707a:	89a3      	ldrh	r3, [r4, #12]
 800707c:	071a      	lsls	r2, r3, #28
 800707e:	d525      	bpl.n	80070cc <__swbuf_r+0x68>
 8007080:	6923      	ldr	r3, [r4, #16]
 8007082:	b31b      	cbz	r3, 80070cc <__swbuf_r+0x68>
 8007084:	6823      	ldr	r3, [r4, #0]
 8007086:	6922      	ldr	r2, [r4, #16]
 8007088:	1a98      	subs	r0, r3, r2
 800708a:	6963      	ldr	r3, [r4, #20]
 800708c:	b2f6      	uxtb	r6, r6
 800708e:	4283      	cmp	r3, r0
 8007090:	4637      	mov	r7, r6
 8007092:	dc04      	bgt.n	800709e <__swbuf_r+0x3a>
 8007094:	4621      	mov	r1, r4
 8007096:	4628      	mov	r0, r5
 8007098:	f7ff fd9e 	bl	8006bd8 <_fflush_r>
 800709c:	b9e0      	cbnz	r0, 80070d8 <__swbuf_r+0x74>
 800709e:	68a3      	ldr	r3, [r4, #8]
 80070a0:	3b01      	subs	r3, #1
 80070a2:	60a3      	str	r3, [r4, #8]
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	1c5a      	adds	r2, r3, #1
 80070a8:	6022      	str	r2, [r4, #0]
 80070aa:	701e      	strb	r6, [r3, #0]
 80070ac:	6962      	ldr	r2, [r4, #20]
 80070ae:	1c43      	adds	r3, r0, #1
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d004      	beq.n	80070be <__swbuf_r+0x5a>
 80070b4:	89a3      	ldrh	r3, [r4, #12]
 80070b6:	07db      	lsls	r3, r3, #31
 80070b8:	d506      	bpl.n	80070c8 <__swbuf_r+0x64>
 80070ba:	2e0a      	cmp	r6, #10
 80070bc:	d104      	bne.n	80070c8 <__swbuf_r+0x64>
 80070be:	4621      	mov	r1, r4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f7ff fd89 	bl	8006bd8 <_fflush_r>
 80070c6:	b938      	cbnz	r0, 80070d8 <__swbuf_r+0x74>
 80070c8:	4638      	mov	r0, r7
 80070ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070cc:	4621      	mov	r1, r4
 80070ce:	4628      	mov	r0, r5
 80070d0:	f000 f806 	bl	80070e0 <__swsetup_r>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d0d5      	beq.n	8007084 <__swbuf_r+0x20>
 80070d8:	f04f 37ff 	mov.w	r7, #4294967295
 80070dc:	e7f4      	b.n	80070c8 <__swbuf_r+0x64>
	...

080070e0 <__swsetup_r>:
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	4b2a      	ldr	r3, [pc, #168]	; (800718c <__swsetup_r+0xac>)
 80070e4:	4605      	mov	r5, r0
 80070e6:	6818      	ldr	r0, [r3, #0]
 80070e8:	460c      	mov	r4, r1
 80070ea:	b118      	cbz	r0, 80070f4 <__swsetup_r+0x14>
 80070ec:	6a03      	ldr	r3, [r0, #32]
 80070ee:	b90b      	cbnz	r3, 80070f4 <__swsetup_r+0x14>
 80070f0:	f7fd ff84 	bl	8004ffc <__sinit>
 80070f4:	89a3      	ldrh	r3, [r4, #12]
 80070f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070fa:	0718      	lsls	r0, r3, #28
 80070fc:	d422      	bmi.n	8007144 <__swsetup_r+0x64>
 80070fe:	06d9      	lsls	r1, r3, #27
 8007100:	d407      	bmi.n	8007112 <__swsetup_r+0x32>
 8007102:	2309      	movs	r3, #9
 8007104:	602b      	str	r3, [r5, #0]
 8007106:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800710a:	81a3      	strh	r3, [r4, #12]
 800710c:	f04f 30ff 	mov.w	r0, #4294967295
 8007110:	e034      	b.n	800717c <__swsetup_r+0x9c>
 8007112:	0758      	lsls	r0, r3, #29
 8007114:	d512      	bpl.n	800713c <__swsetup_r+0x5c>
 8007116:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007118:	b141      	cbz	r1, 800712c <__swsetup_r+0x4c>
 800711a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800711e:	4299      	cmp	r1, r3
 8007120:	d002      	beq.n	8007128 <__swsetup_r+0x48>
 8007122:	4628      	mov	r0, r5
 8007124:	f7fe fefe 	bl	8005f24 <_free_r>
 8007128:	2300      	movs	r3, #0
 800712a:	6363      	str	r3, [r4, #52]	; 0x34
 800712c:	89a3      	ldrh	r3, [r4, #12]
 800712e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007132:	81a3      	strh	r3, [r4, #12]
 8007134:	2300      	movs	r3, #0
 8007136:	6063      	str	r3, [r4, #4]
 8007138:	6923      	ldr	r3, [r4, #16]
 800713a:	6023      	str	r3, [r4, #0]
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	f043 0308 	orr.w	r3, r3, #8
 8007142:	81a3      	strh	r3, [r4, #12]
 8007144:	6923      	ldr	r3, [r4, #16]
 8007146:	b94b      	cbnz	r3, 800715c <__swsetup_r+0x7c>
 8007148:	89a3      	ldrh	r3, [r4, #12]
 800714a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800714e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007152:	d003      	beq.n	800715c <__swsetup_r+0x7c>
 8007154:	4621      	mov	r1, r4
 8007156:	4628      	mov	r0, r5
 8007158:	f000 f884 	bl	8007264 <__smakebuf_r>
 800715c:	89a0      	ldrh	r0, [r4, #12]
 800715e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007162:	f010 0301 	ands.w	r3, r0, #1
 8007166:	d00a      	beq.n	800717e <__swsetup_r+0x9e>
 8007168:	2300      	movs	r3, #0
 800716a:	60a3      	str	r3, [r4, #8]
 800716c:	6963      	ldr	r3, [r4, #20]
 800716e:	425b      	negs	r3, r3
 8007170:	61a3      	str	r3, [r4, #24]
 8007172:	6923      	ldr	r3, [r4, #16]
 8007174:	b943      	cbnz	r3, 8007188 <__swsetup_r+0xa8>
 8007176:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800717a:	d1c4      	bne.n	8007106 <__swsetup_r+0x26>
 800717c:	bd38      	pop	{r3, r4, r5, pc}
 800717e:	0781      	lsls	r1, r0, #30
 8007180:	bf58      	it	pl
 8007182:	6963      	ldrpl	r3, [r4, #20]
 8007184:	60a3      	str	r3, [r4, #8]
 8007186:	e7f4      	b.n	8007172 <__swsetup_r+0x92>
 8007188:	2000      	movs	r0, #0
 800718a:	e7f7      	b.n	800717c <__swsetup_r+0x9c>
 800718c:	20000064 	.word	0x20000064

08007190 <_raise_r>:
 8007190:	291f      	cmp	r1, #31
 8007192:	b538      	push	{r3, r4, r5, lr}
 8007194:	4604      	mov	r4, r0
 8007196:	460d      	mov	r5, r1
 8007198:	d904      	bls.n	80071a4 <_raise_r+0x14>
 800719a:	2316      	movs	r3, #22
 800719c:	6003      	str	r3, [r0, #0]
 800719e:	f04f 30ff 	mov.w	r0, #4294967295
 80071a2:	bd38      	pop	{r3, r4, r5, pc}
 80071a4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80071a6:	b112      	cbz	r2, 80071ae <_raise_r+0x1e>
 80071a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071ac:	b94b      	cbnz	r3, 80071c2 <_raise_r+0x32>
 80071ae:	4620      	mov	r0, r4
 80071b0:	f000 f830 	bl	8007214 <_getpid_r>
 80071b4:	462a      	mov	r2, r5
 80071b6:	4601      	mov	r1, r0
 80071b8:	4620      	mov	r0, r4
 80071ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071be:	f000 b817 	b.w	80071f0 <_kill_r>
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d00a      	beq.n	80071dc <_raise_r+0x4c>
 80071c6:	1c59      	adds	r1, r3, #1
 80071c8:	d103      	bne.n	80071d2 <_raise_r+0x42>
 80071ca:	2316      	movs	r3, #22
 80071cc:	6003      	str	r3, [r0, #0]
 80071ce:	2001      	movs	r0, #1
 80071d0:	e7e7      	b.n	80071a2 <_raise_r+0x12>
 80071d2:	2400      	movs	r4, #0
 80071d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071d8:	4628      	mov	r0, r5
 80071da:	4798      	blx	r3
 80071dc:	2000      	movs	r0, #0
 80071de:	e7e0      	b.n	80071a2 <_raise_r+0x12>

080071e0 <raise>:
 80071e0:	4b02      	ldr	r3, [pc, #8]	; (80071ec <raise+0xc>)
 80071e2:	4601      	mov	r1, r0
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	f7ff bfd3 	b.w	8007190 <_raise_r>
 80071ea:	bf00      	nop
 80071ec:	20000064 	.word	0x20000064

080071f0 <_kill_r>:
 80071f0:	b538      	push	{r3, r4, r5, lr}
 80071f2:	4d07      	ldr	r5, [pc, #28]	; (8007210 <_kill_r+0x20>)
 80071f4:	2300      	movs	r3, #0
 80071f6:	4604      	mov	r4, r0
 80071f8:	4608      	mov	r0, r1
 80071fa:	4611      	mov	r1, r2
 80071fc:	602b      	str	r3, [r5, #0]
 80071fe:	f7fa fc8f 	bl	8001b20 <_kill>
 8007202:	1c43      	adds	r3, r0, #1
 8007204:	d102      	bne.n	800720c <_kill_r+0x1c>
 8007206:	682b      	ldr	r3, [r5, #0]
 8007208:	b103      	cbz	r3, 800720c <_kill_r+0x1c>
 800720a:	6023      	str	r3, [r4, #0]
 800720c:	bd38      	pop	{r3, r4, r5, pc}
 800720e:	bf00      	nop
 8007210:	20000818 	.word	0x20000818

08007214 <_getpid_r>:
 8007214:	f7fa bc7c 	b.w	8001b10 <_getpid>

08007218 <__swhatbuf_r>:
 8007218:	b570      	push	{r4, r5, r6, lr}
 800721a:	460c      	mov	r4, r1
 800721c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007220:	2900      	cmp	r1, #0
 8007222:	b096      	sub	sp, #88	; 0x58
 8007224:	4615      	mov	r5, r2
 8007226:	461e      	mov	r6, r3
 8007228:	da0d      	bge.n	8007246 <__swhatbuf_r+0x2e>
 800722a:	89a3      	ldrh	r3, [r4, #12]
 800722c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007230:	f04f 0100 	mov.w	r1, #0
 8007234:	bf0c      	ite	eq
 8007236:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800723a:	2340      	movne	r3, #64	; 0x40
 800723c:	2000      	movs	r0, #0
 800723e:	6031      	str	r1, [r6, #0]
 8007240:	602b      	str	r3, [r5, #0]
 8007242:	b016      	add	sp, #88	; 0x58
 8007244:	bd70      	pop	{r4, r5, r6, pc}
 8007246:	466a      	mov	r2, sp
 8007248:	f000 f848 	bl	80072dc <_fstat_r>
 800724c:	2800      	cmp	r0, #0
 800724e:	dbec      	blt.n	800722a <__swhatbuf_r+0x12>
 8007250:	9901      	ldr	r1, [sp, #4]
 8007252:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007256:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800725a:	4259      	negs	r1, r3
 800725c:	4159      	adcs	r1, r3
 800725e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007262:	e7eb      	b.n	800723c <__swhatbuf_r+0x24>

08007264 <__smakebuf_r>:
 8007264:	898b      	ldrh	r3, [r1, #12]
 8007266:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007268:	079d      	lsls	r5, r3, #30
 800726a:	4606      	mov	r6, r0
 800726c:	460c      	mov	r4, r1
 800726e:	d507      	bpl.n	8007280 <__smakebuf_r+0x1c>
 8007270:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	6123      	str	r3, [r4, #16]
 8007278:	2301      	movs	r3, #1
 800727a:	6163      	str	r3, [r4, #20]
 800727c:	b002      	add	sp, #8
 800727e:	bd70      	pop	{r4, r5, r6, pc}
 8007280:	ab01      	add	r3, sp, #4
 8007282:	466a      	mov	r2, sp
 8007284:	f7ff ffc8 	bl	8007218 <__swhatbuf_r>
 8007288:	9900      	ldr	r1, [sp, #0]
 800728a:	4605      	mov	r5, r0
 800728c:	4630      	mov	r0, r6
 800728e:	f7fe febd 	bl	800600c <_malloc_r>
 8007292:	b948      	cbnz	r0, 80072a8 <__smakebuf_r+0x44>
 8007294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007298:	059a      	lsls	r2, r3, #22
 800729a:	d4ef      	bmi.n	800727c <__smakebuf_r+0x18>
 800729c:	f023 0303 	bic.w	r3, r3, #3
 80072a0:	f043 0302 	orr.w	r3, r3, #2
 80072a4:	81a3      	strh	r3, [r4, #12]
 80072a6:	e7e3      	b.n	8007270 <__smakebuf_r+0xc>
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	6020      	str	r0, [r4, #0]
 80072ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072b0:	81a3      	strh	r3, [r4, #12]
 80072b2:	9b00      	ldr	r3, [sp, #0]
 80072b4:	6163      	str	r3, [r4, #20]
 80072b6:	9b01      	ldr	r3, [sp, #4]
 80072b8:	6120      	str	r0, [r4, #16]
 80072ba:	b15b      	cbz	r3, 80072d4 <__smakebuf_r+0x70>
 80072bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072c0:	4630      	mov	r0, r6
 80072c2:	f000 f81d 	bl	8007300 <_isatty_r>
 80072c6:	b128      	cbz	r0, 80072d4 <__smakebuf_r+0x70>
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	f023 0303 	bic.w	r3, r3, #3
 80072ce:	f043 0301 	orr.w	r3, r3, #1
 80072d2:	81a3      	strh	r3, [r4, #12]
 80072d4:	89a3      	ldrh	r3, [r4, #12]
 80072d6:	431d      	orrs	r5, r3
 80072d8:	81a5      	strh	r5, [r4, #12]
 80072da:	e7cf      	b.n	800727c <__smakebuf_r+0x18>

080072dc <_fstat_r>:
 80072dc:	b538      	push	{r3, r4, r5, lr}
 80072de:	4d07      	ldr	r5, [pc, #28]	; (80072fc <_fstat_r+0x20>)
 80072e0:	2300      	movs	r3, #0
 80072e2:	4604      	mov	r4, r0
 80072e4:	4608      	mov	r0, r1
 80072e6:	4611      	mov	r1, r2
 80072e8:	602b      	str	r3, [r5, #0]
 80072ea:	f7fa fc78 	bl	8001bde <_fstat>
 80072ee:	1c43      	adds	r3, r0, #1
 80072f0:	d102      	bne.n	80072f8 <_fstat_r+0x1c>
 80072f2:	682b      	ldr	r3, [r5, #0]
 80072f4:	b103      	cbz	r3, 80072f8 <_fstat_r+0x1c>
 80072f6:	6023      	str	r3, [r4, #0]
 80072f8:	bd38      	pop	{r3, r4, r5, pc}
 80072fa:	bf00      	nop
 80072fc:	20000818 	.word	0x20000818

08007300 <_isatty_r>:
 8007300:	b538      	push	{r3, r4, r5, lr}
 8007302:	4d06      	ldr	r5, [pc, #24]	; (800731c <_isatty_r+0x1c>)
 8007304:	2300      	movs	r3, #0
 8007306:	4604      	mov	r4, r0
 8007308:	4608      	mov	r0, r1
 800730a:	602b      	str	r3, [r5, #0]
 800730c:	f7fa fc77 	bl	8001bfe <_isatty>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_isatty_r+0x1a>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_isatty_r+0x1a>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	20000818 	.word	0x20000818

08007320 <_init>:
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	bf00      	nop
 8007324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007326:	bc08      	pop	{r3}
 8007328:	469e      	mov	lr, r3
 800732a:	4770      	bx	lr

0800732c <_fini>:
 800732c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800732e:	bf00      	nop
 8007330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007332:	bc08      	pop	{r3}
 8007334:	469e      	mov	lr, r3
 8007336:	4770      	bx	lr
