

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_k'
================================================================
* Date:           Wed Sep  6 10:24:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_k     |      771|      771|         5|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     106|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     106|    265|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_124_4_1_1_U56  |mux_124_4_1_1  |        0|   0|  0|  65|    0|
    |mux_124_8_1_1_U55  |mux_124_8_1_1  |        0|   0|  0|  65|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 130|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_4s_22s_22_4_1_U57  |mac_muladd_8s_4s_22s_22_4_1  |  i0 * i1 + i2|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_472_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln61_fu_498_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln59_fu_466_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  49|          37|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1         |   9|          2|   10|         20|
    |ap_sig_allocacmp_v27_V_load  |   9|          2|   22|         44|
    |k_fu_106                     |   9|          2|   10|         20|
    |v27_V_fu_102                 |   9|          2|   22|         44|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   66|        132|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln59_reg_636                 |   1|   0|    1|          0|
    |k_fu_106                          |  10|   0|   10|          0|
    |v27_V_fu_102                      |  22|   0|   22|          0|
    |icmp_ln59_reg_636                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|  32|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_k|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_k|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_k|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_k|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_k|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_k|  return value|
|tmp               |   in|   22|     ap_none|                            tmp|        scalar|
|sub_ln61          |   in|   16|     ap_none|                       sub_ln61|        scalar|
|v324_0_address0   |  out|   16|   ap_memory|                         v324_0|         array|
|v324_0_ce0        |  out|    1|   ap_memory|                         v324_0|         array|
|v324_0_q0         |   in|    4|   ap_memory|                         v324_0|         array|
|v324_1_address0   |  out|   16|   ap_memory|                         v324_1|         array|
|v324_1_ce0        |  out|    1|   ap_memory|                         v324_1|         array|
|v324_1_q0         |   in|    4|   ap_memory|                         v324_1|         array|
|v324_2_address0   |  out|   16|   ap_memory|                         v324_2|         array|
|v324_2_ce0        |  out|    1|   ap_memory|                         v324_2|         array|
|v324_2_q0         |   in|    4|   ap_memory|                         v324_2|         array|
|v324_3_address0   |  out|   16|   ap_memory|                         v324_3|         array|
|v324_3_ce0        |  out|    1|   ap_memory|                         v324_3|         array|
|v324_3_q0         |   in|    4|   ap_memory|                         v324_3|         array|
|v324_4_address0   |  out|   16|   ap_memory|                         v324_4|         array|
|v324_4_ce0        |  out|    1|   ap_memory|                         v324_4|         array|
|v324_4_q0         |   in|    4|   ap_memory|                         v324_4|         array|
|v324_5_address0   |  out|   16|   ap_memory|                         v324_5|         array|
|v324_5_ce0        |  out|    1|   ap_memory|                         v324_5|         array|
|v324_5_q0         |   in|    4|   ap_memory|                         v324_5|         array|
|v324_6_address0   |  out|   16|   ap_memory|                         v324_6|         array|
|v324_6_ce0        |  out|    1|   ap_memory|                         v324_6|         array|
|v324_6_q0         |   in|    4|   ap_memory|                         v324_6|         array|
|v324_7_address0   |  out|   16|   ap_memory|                         v324_7|         array|
|v324_7_ce0        |  out|    1|   ap_memory|                         v324_7|         array|
|v324_7_q0         |   in|    4|   ap_memory|                         v324_7|         array|
|v324_8_address0   |  out|   16|   ap_memory|                         v324_8|         array|
|v324_8_ce0        |  out|    1|   ap_memory|                         v324_8|         array|
|v324_8_q0         |   in|    4|   ap_memory|                         v324_8|         array|
|v324_9_address0   |  out|   16|   ap_memory|                         v324_9|         array|
|v324_9_ce0        |  out|    1|   ap_memory|                         v324_9|         array|
|v324_9_q0         |   in|    4|   ap_memory|                         v324_9|         array|
|v324_10_address0  |  out|   16|   ap_memory|                        v324_10|         array|
|v324_10_ce0       |  out|    1|   ap_memory|                        v324_10|         array|
|v324_10_q0        |   in|    4|   ap_memory|                        v324_10|         array|
|v324_11_address0  |  out|   16|   ap_memory|                        v324_11|         array|
|v324_11_ce0       |  out|    1|   ap_memory|                        v324_11|         array|
|v324_11_q0        |   in|    4|   ap_memory|                        v324_11|         array|
|v9_0_address0     |  out|   10|   ap_memory|                           v9_0|         array|
|v9_0_ce0          |  out|    1|   ap_memory|                           v9_0|         array|
|v9_0_q0           |   in|    8|   ap_memory|                           v9_0|         array|
|v9_1_address0     |  out|   10|   ap_memory|                           v9_1|         array|
|v9_1_ce0          |  out|    1|   ap_memory|                           v9_1|         array|
|v9_1_q0           |   in|    8|   ap_memory|                           v9_1|         array|
|v9_2_address0     |  out|   10|   ap_memory|                           v9_2|         array|
|v9_2_ce0          |  out|    1|   ap_memory|                           v9_2|         array|
|v9_2_q0           |   in|    8|   ap_memory|                           v9_2|         array|
|v9_3_address0     |  out|   10|   ap_memory|                           v9_3|         array|
|v9_3_ce0          |  out|    1|   ap_memory|                           v9_3|         array|
|v9_3_q0           |   in|    8|   ap_memory|                           v9_3|         array|
|v9_4_address0     |  out|   10|   ap_memory|                           v9_4|         array|
|v9_4_ce0          |  out|    1|   ap_memory|                           v9_4|         array|
|v9_4_q0           |   in|    8|   ap_memory|                           v9_4|         array|
|v9_5_address0     |  out|   10|   ap_memory|                           v9_5|         array|
|v9_5_ce0          |  out|    1|   ap_memory|                           v9_5|         array|
|v9_5_q0           |   in|    8|   ap_memory|                           v9_5|         array|
|v9_6_address0     |  out|   10|   ap_memory|                           v9_6|         array|
|v9_6_ce0          |  out|    1|   ap_memory|                           v9_6|         array|
|v9_6_q0           |   in|    8|   ap_memory|                           v9_6|         array|
|v9_7_address0     |  out|   10|   ap_memory|                           v9_7|         array|
|v9_7_ce0          |  out|    1|   ap_memory|                           v9_7|         array|
|v9_7_q0           |   in|    8|   ap_memory|                           v9_7|         array|
|v9_8_address0     |  out|   10|   ap_memory|                           v9_8|         array|
|v9_8_ce0          |  out|    1|   ap_memory|                           v9_8|         array|
|v9_8_q0           |   in|    8|   ap_memory|                           v9_8|         array|
|v9_9_address0     |  out|   10|   ap_memory|                           v9_9|         array|
|v9_9_ce0          |  out|    1|   ap_memory|                           v9_9|         array|
|v9_9_q0           |   in|    8|   ap_memory|                           v9_9|         array|
|v9_10_address0    |  out|   10|   ap_memory|                          v9_10|         array|
|v9_10_ce0         |  out|    1|   ap_memory|                          v9_10|         array|
|v9_10_q0          |   in|    8|   ap_memory|                          v9_10|         array|
|v9_11_address0    |  out|   10|   ap_memory|                          v9_11|         array|
|v9_11_ce0         |  out|    1|   ap_memory|                          v9_11|         array|
|v9_11_q0          |   in|    8|   ap_memory|                          v9_11|         array|
|select_ln57_1     |   in|    4|     ap_none|                  select_ln57_1|        scalar|
|empty             |   in|    4|     ap_none|                          empty|        scalar|
|v27_V_out         |  out|   22|      ap_vld|                      v27_V_out|       pointer|
|v27_V_out_ap_vld  |  out|    1|      ap_vld|                      v27_V_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

