--- Simulation Start ---

Test 1: Normal Passthrough
  -> PASS

Test 2: Mute Function
  -> PASS

Test 3: Checking for Sequential Timing Accuracy
  -> PASS: Data valid exactly when Write asserted.

--- Simulation End ---
- test/tb.sv:140: Verilog $finish
