{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710171411804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710171411804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 09:36:51 2024 " "Processing started: Mon Mar 11 09:36:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710171411804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171411804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off H_IMAGE -c H_IMAGE " "Command: quartus_map --read_settings_files=on --write_settings_files=off H_IMAGE -c H_IMAGE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171411804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710171412585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710171412585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_IMAGE-arc " "Found design unit 1: H_IMAGE-arc" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710171423586 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_IMAGE " "Found entity 1: H_IMAGE" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710171423586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "H_IMAGE " "Elaborating entity \"H_IMAGE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710171423632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x H_IMAGE.vhd(229) " "VHDL Process Statement warning at H_IMAGE.vhd(229): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y H_IMAGE.vhd(229) " "VHDL Process Statement warning at H_IMAGE.vhd(229): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red H_IMAGE.vhd(34) " "VHDL Process Statement warning at H_IMAGE.vhd(34): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green H_IMAGE.vhd(34) " "VHDL Process Statement warning at H_IMAGE.vhd(34): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue H_IMAGE.vhd(34) " "VHDL Process Statement warning at H_IMAGE.vhd(34): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] H_IMAGE.vhd(34) " "Inferred latch for \"blue\[0\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] H_IMAGE.vhd(34) " "Inferred latch for \"blue\[1\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] H_IMAGE.vhd(34) " "Inferred latch for \"blue\[2\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] H_IMAGE.vhd(34) " "Inferred latch for \"blue\[3\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] H_IMAGE.vhd(34) " "Inferred latch for \"green\[0\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] H_IMAGE.vhd(34) " "Inferred latch for \"green\[1\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] H_IMAGE.vhd(34) " "Inferred latch for \"green\[2\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] H_IMAGE.vhd(34) " "Inferred latch for \"green\[3\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] H_IMAGE.vhd(34) " "Inferred latch for \"red\[0\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] H_IMAGE.vhd(34) " "Inferred latch for \"red\[1\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] H_IMAGE.vhd(34) " "Inferred latch for \"red\[2\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] H_IMAGE.vhd(34) " "Inferred latch for \"red\[3\]\" at H_IMAGE.vhd(34)" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171423648 "|H_IMAGE"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710171424476 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1710171424476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[9\] " "Ports D and ENA on the latch are fed by the same signal row\[9\]" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710171424476 ""}  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710171424476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[0\]\$latch " "Latch blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA row\[9\] " "Ports D and ENA on the latch are fed by the same signal row\[9\]" {  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710171424476 ""}  } { { "H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710171424476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710171424695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710171425429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710171425429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710171425539 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710171425539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710171425539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710171425539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710171425554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 09:37:05 2024 " "Processing ended: Mon Mar 11 09:37:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710171425554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710171425554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710171425554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710171425554 ""}
