--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    3.500(R)|    0.737(R)|clk               |   0.000|
flashData<0> |   -0.115(R)|    3.639(R)|clk               |   0.000|
flashData<1> |   -0.213(R)|    3.717(R)|clk               |   0.000|
flashData<2> |   -0.062(R)|    3.597(R)|clk               |   0.000|
flashData<3> |   -0.217(R)|    3.721(R)|clk               |   0.000|
flashData<4> |   -0.723(R)|    4.123(R)|clk               |   0.000|
flashData<5> |    0.528(R)|    3.123(R)|clk               |   0.000|
flashData<6> |   -0.332(R)|    3.812(R)|clk               |   0.000|
flashData<7> |    0.482(R)|    3.161(R)|clk               |   0.000|
flashData<8> |   -0.607(R)|    4.031(R)|clk               |   0.000|
flashData<9> |   -0.798(R)|    4.184(R)|clk               |   0.000|
flashData<10>|    0.794(R)|    2.914(R)|clk               |   0.000|
flashData<11>|    0.502(R)|    3.147(R)|clk               |   0.000|
flashData<12>|   -0.044(R)|    3.580(R)|clk               |   0.000|
flashData<13>|   -0.069(R)|    3.601(R)|clk               |   0.000|
flashData<14>|    0.330(R)|    3.283(R)|clk               |   0.000|
flashData<15>|    0.597(R)|    3.069(R)|clk               |   0.000|
ram1Data<0>  |    1.423(R)|    2.399(R)|clk               |   0.000|
ram1Data<1>  |    2.110(R)|    2.153(R)|clk               |   0.000|
ram1Data<2>  |   -0.116(R)|    3.648(R)|clk               |   0.000|
ram1Data<3>  |   -0.235(R)|    3.743(R)|clk               |   0.000|
ram1Data<4>  |    0.331(R)|    3.277(R)|clk               |   0.000|
ram1Data<5>  |    0.268(R)|    3.327(R)|clk               |   0.000|
ram1Data<6>  |   -0.516(R)|    3.962(R)|clk               |   0.000|
ram1Data<7>  |    0.143(R)|    3.425(R)|clk               |   0.000|
ram2Data<0>  |   -0.093(R)|    4.455(R)|clk               |   0.000|
ram2Data<1>  |    0.336(R)|    3.805(R)|clk               |   0.000|
ram2Data<2>  |   -0.191(R)|    4.324(R)|clk               |   0.000|
ram2Data<3>  |    0.251(R)|    4.275(R)|clk               |   0.000|
ram2Data<4>  |   -0.491(R)|    4.851(R)|clk               |   0.000|
ram2Data<5>  |    0.066(R)|    4.354(R)|clk               |   0.000|
ram2Data<6>  |    0.500(R)|    3.910(R)|clk               |   0.000|
ram2Data<7>  |   -0.342(R)|    4.616(R)|clk               |   0.000|
ram2Data<8>  |   -0.918(R)|    4.553(R)|clk               |   0.000|
ram2Data<9>  |   -1.107(R)|    4.997(R)|clk               |   0.000|
ram2Data<10> |    0.414(R)|    3.773(R)|clk               |   0.000|
ram2Data<11> |   -0.153(R)|    4.543(R)|clk               |   0.000|
ram2Data<12> |   -0.416(R)|    3.964(R)|clk               |   0.000|
ram2Data<13> |   -1.250(R)|    4.559(R)|clk               |   0.000|
ram2Data<14> |   -0.634(R)|    4.223(R)|clk               |   0.000|
ram2Data<15> |   -0.762(R)|    4.701(R)|clk               |   0.000|
tbre         |    2.430(R)|    1.593(R)|clk               |   0.000|
tsre         |    2.278(R)|    1.714(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    2.694(R)|    0.674(R)|clk               |   0.000|
flashData<0> |   -0.921(R)|    3.576(R)|clk               |   0.000|
flashData<1> |   -1.019(R)|    3.654(R)|clk               |   0.000|
flashData<2> |   -0.868(R)|    3.534(R)|clk               |   0.000|
flashData<3> |   -1.023(R)|    3.658(R)|clk               |   0.000|
flashData<4> |   -1.529(R)|    4.060(R)|clk               |   0.000|
flashData<5> |   -0.278(R)|    3.060(R)|clk               |   0.000|
flashData<6> |   -1.138(R)|    3.749(R)|clk               |   0.000|
flashData<7> |   -0.324(R)|    3.098(R)|clk               |   0.000|
flashData<8> |   -1.413(R)|    3.968(R)|clk               |   0.000|
flashData<9> |   -1.604(R)|    4.121(R)|clk               |   0.000|
flashData<10>|   -0.012(R)|    2.851(R)|clk               |   0.000|
flashData<11>|   -0.304(R)|    3.084(R)|clk               |   0.000|
flashData<12>|   -0.850(R)|    3.517(R)|clk               |   0.000|
flashData<13>|   -0.875(R)|    3.538(R)|clk               |   0.000|
flashData<14>|   -0.476(R)|    3.220(R)|clk               |   0.000|
flashData<15>|   -0.209(R)|    3.006(R)|clk               |   0.000|
ram1Data<0>  |    0.617(R)|    2.336(R)|clk               |   0.000|
ram1Data<1>  |    1.304(R)|    2.090(R)|clk               |   0.000|
ram1Data<2>  |   -0.922(R)|    3.585(R)|clk               |   0.000|
ram1Data<3>  |   -1.041(R)|    3.680(R)|clk               |   0.000|
ram1Data<4>  |   -0.475(R)|    3.214(R)|clk               |   0.000|
ram1Data<5>  |   -0.538(R)|    3.264(R)|clk               |   0.000|
ram1Data<6>  |   -1.322(R)|    3.899(R)|clk               |   0.000|
ram1Data<7>  |   -0.663(R)|    3.362(R)|clk               |   0.000|
ram2Data<0>  |   -0.899(R)|    4.392(R)|clk               |   0.000|
ram2Data<1>  |   -0.470(R)|    3.742(R)|clk               |   0.000|
ram2Data<2>  |   -0.997(R)|    4.261(R)|clk               |   0.000|
ram2Data<3>  |   -0.555(R)|    4.212(R)|clk               |   0.000|
ram2Data<4>  |   -1.297(R)|    4.788(R)|clk               |   0.000|
ram2Data<5>  |   -0.740(R)|    4.291(R)|clk               |   0.000|
ram2Data<6>  |   -0.306(R)|    3.847(R)|clk               |   0.000|
ram2Data<7>  |   -1.148(R)|    4.553(R)|clk               |   0.000|
ram2Data<8>  |   -1.724(R)|    4.490(R)|clk               |   0.000|
ram2Data<9>  |   -1.913(R)|    4.934(R)|clk               |   0.000|
ram2Data<10> |   -0.392(R)|    3.710(R)|clk               |   0.000|
ram2Data<11> |   -0.959(R)|    4.480(R)|clk               |   0.000|
ram2Data<12> |   -1.222(R)|    3.901(R)|clk               |   0.000|
ram2Data<13> |   -2.056(R)|    4.496(R)|clk               |   0.000|
ram2Data<14> |   -1.440(R)|    4.160(R)|clk               |   0.000|
ram2Data<15> |   -1.568(R)|    4.638(R)|clk               |   0.000|
tbre         |    1.624(R)|    1.530(R)|clk               |   0.000|
tsre         |    1.472(R)|    1.651(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    2.512(R)|    0.901(R)|clk               |   0.000|
flashData<0> |   -1.103(R)|    3.803(R)|clk               |   0.000|
flashData<1> |   -1.201(R)|    3.881(R)|clk               |   0.000|
flashData<2> |   -1.050(R)|    3.761(R)|clk               |   0.000|
flashData<3> |   -1.205(R)|    3.885(R)|clk               |   0.000|
flashData<4> |   -1.711(R)|    4.287(R)|clk               |   0.000|
flashData<5> |   -0.460(R)|    3.287(R)|clk               |   0.000|
flashData<6> |   -1.320(R)|    3.976(R)|clk               |   0.000|
flashData<7> |   -0.506(R)|    3.325(R)|clk               |   0.000|
flashData<8> |   -1.595(R)|    4.195(R)|clk               |   0.000|
flashData<9> |   -1.786(R)|    4.348(R)|clk               |   0.000|
flashData<10>|   -0.194(R)|    3.078(R)|clk               |   0.000|
flashData<11>|   -0.486(R)|    3.311(R)|clk               |   0.000|
flashData<12>|   -1.032(R)|    3.744(R)|clk               |   0.000|
flashData<13>|   -1.057(R)|    3.765(R)|clk               |   0.000|
flashData<14>|   -0.658(R)|    3.447(R)|clk               |   0.000|
flashData<15>|   -0.391(R)|    3.233(R)|clk               |   0.000|
ram1Data<0>  |    0.435(R)|    2.563(R)|clk               |   0.000|
ram1Data<1>  |    1.122(R)|    2.317(R)|clk               |   0.000|
ram1Data<2>  |   -1.104(R)|    3.812(R)|clk               |   0.000|
ram1Data<3>  |   -1.223(R)|    3.907(R)|clk               |   0.000|
ram1Data<4>  |   -0.657(R)|    3.441(R)|clk               |   0.000|
ram1Data<5>  |   -0.720(R)|    3.491(R)|clk               |   0.000|
ram1Data<6>  |   -1.504(R)|    4.126(R)|clk               |   0.000|
ram1Data<7>  |   -0.845(R)|    3.589(R)|clk               |   0.000|
ram2Data<0>  |   -1.081(R)|    4.619(R)|clk               |   0.000|
ram2Data<1>  |   -0.652(R)|    3.969(R)|clk               |   0.000|
ram2Data<2>  |   -1.179(R)|    4.488(R)|clk               |   0.000|
ram2Data<3>  |   -0.737(R)|    4.439(R)|clk               |   0.000|
ram2Data<4>  |   -1.479(R)|    5.015(R)|clk               |   0.000|
ram2Data<5>  |   -0.922(R)|    4.518(R)|clk               |   0.000|
ram2Data<6>  |   -0.488(R)|    4.074(R)|clk               |   0.000|
ram2Data<7>  |   -1.330(R)|    4.780(R)|clk               |   0.000|
ram2Data<8>  |   -1.906(R)|    4.717(R)|clk               |   0.000|
ram2Data<9>  |   -2.095(R)|    5.161(R)|clk               |   0.000|
ram2Data<10> |   -0.574(R)|    3.937(R)|clk               |   0.000|
ram2Data<11> |   -1.141(R)|    4.707(R)|clk               |   0.000|
ram2Data<12> |   -1.404(R)|    4.128(R)|clk               |   0.000|
ram2Data<13> |   -2.238(R)|    4.723(R)|clk               |   0.000|
ram2Data<14> |   -1.622(R)|    4.387(R)|clk               |   0.000|
ram2Data<15> |   -1.750(R)|    4.865(R)|clk               |   0.000|
tbre         |    1.442(R)|    1.757(R)|clk               |   0.000|
tsre         |    1.290(R)|    1.878(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    2.198(R)|    1.294(R)|clk               |   0.000|
flashData<0> |   -1.417(R)|    4.196(R)|clk               |   0.000|
flashData<1> |   -1.515(R)|    4.274(R)|clk               |   0.000|
flashData<2> |   -1.364(R)|    4.154(R)|clk               |   0.000|
flashData<3> |   -1.519(R)|    4.278(R)|clk               |   0.000|
flashData<4> |   -2.025(R)|    4.680(R)|clk               |   0.000|
flashData<5> |   -0.774(R)|    3.680(R)|clk               |   0.000|
flashData<6> |   -1.634(R)|    4.369(R)|clk               |   0.000|
flashData<7> |   -0.820(R)|    3.718(R)|clk               |   0.000|
flashData<8> |   -1.909(R)|    4.588(R)|clk               |   0.000|
flashData<9> |   -2.100(R)|    4.741(R)|clk               |   0.000|
flashData<10>|   -0.508(R)|    3.471(R)|clk               |   0.000|
flashData<11>|   -0.800(R)|    3.704(R)|clk               |   0.000|
flashData<12>|   -1.346(R)|    4.137(R)|clk               |   0.000|
flashData<13>|   -1.371(R)|    4.158(R)|clk               |   0.000|
flashData<14>|   -0.972(R)|    3.840(R)|clk               |   0.000|
flashData<15>|   -0.705(R)|    3.626(R)|clk               |   0.000|
ram1Data<0>  |    0.121(R)|    2.956(R)|clk               |   0.000|
ram1Data<1>  |    0.808(R)|    2.710(R)|clk               |   0.000|
ram1Data<2>  |   -1.418(R)|    4.205(R)|clk               |   0.000|
ram1Data<3>  |   -1.537(R)|    4.300(R)|clk               |   0.000|
ram1Data<4>  |   -0.971(R)|    3.834(R)|clk               |   0.000|
ram1Data<5>  |   -1.034(R)|    3.884(R)|clk               |   0.000|
ram1Data<6>  |   -1.818(R)|    4.519(R)|clk               |   0.000|
ram1Data<7>  |   -1.159(R)|    3.982(R)|clk               |   0.000|
ram2Data<0>  |   -1.395(R)|    5.012(R)|clk               |   0.000|
ram2Data<1>  |   -0.966(R)|    4.362(R)|clk               |   0.000|
ram2Data<2>  |   -1.493(R)|    4.881(R)|clk               |   0.000|
ram2Data<3>  |   -1.051(R)|    4.832(R)|clk               |   0.000|
ram2Data<4>  |   -1.793(R)|    5.408(R)|clk               |   0.000|
ram2Data<5>  |   -1.236(R)|    4.911(R)|clk               |   0.000|
ram2Data<6>  |   -0.802(R)|    4.467(R)|clk               |   0.000|
ram2Data<7>  |   -1.644(R)|    5.173(R)|clk               |   0.000|
ram2Data<8>  |   -2.220(R)|    5.110(R)|clk               |   0.000|
ram2Data<9>  |   -2.409(R)|    5.554(R)|clk               |   0.000|
ram2Data<10> |   -0.888(R)|    4.330(R)|clk               |   0.000|
ram2Data<11> |   -1.455(R)|    5.100(R)|clk               |   0.000|
ram2Data<12> |   -1.718(R)|    4.521(R)|clk               |   0.000|
ram2Data<13> |   -2.552(R)|    5.116(R)|clk               |   0.000|
ram2Data<14> |   -1.936(R)|    4.780(R)|clk               |   0.000|
ram2Data<15> |   -2.064(R)|    5.258(R)|clk               |   0.000|
tbre         |    1.128(R)|    2.150(R)|clk               |   0.000|
tsre         |    0.976(R)|    2.271(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.245(R)|clk               |   0.000|
digit1<1>    |   17.532(R)|clk               |   0.000|
digit1<2>    |   17.269(R)|clk               |   0.000|
digit1<3>    |   16.941(R)|clk               |   0.000|
digit1<4>    |   17.402(R)|clk               |   0.000|
digit1<5>    |   16.847(R)|clk               |   0.000|
digit1<6>    |   17.318(R)|clk               |   0.000|
digit2<0>    |   17.142(R)|clk               |   0.000|
digit2<1>    |   17.008(R)|clk               |   0.000|
digit2<2>    |   17.245(R)|clk               |   0.000|
digit2<3>    |   16.363(R)|clk               |   0.000|
digit2<4>    |   17.066(R)|clk               |   0.000|
digit2<5>    |   17.271(R)|clk               |   0.000|
digit2<6>    |   17.774(R)|clk               |   0.000|
flashAddr<1> |   13.812(R)|clk               |   0.000|
flashAddr<2> |   13.477(R)|clk               |   0.000|
flashAddr<3> |   13.246(R)|clk               |   0.000|
flashAddr<4> |   13.395(R)|clk               |   0.000|
flashAddr<5> |   13.128(R)|clk               |   0.000|
flashAddr<6> |   13.667(R)|clk               |   0.000|
flashAddr<7> |   13.467(R)|clk               |   0.000|
flashAddr<8> |   13.063(R)|clk               |   0.000|
flashAddr<9> |   13.110(R)|clk               |   0.000|
flashAddr<10>|   12.762(R)|clk               |   0.000|
flashAddr<11>|   13.217(R)|clk               |   0.000|
flashAddr<12>|   12.536(R)|clk               |   0.000|
flashAddr<13>|   13.085(R)|clk               |   0.000|
flashAddr<14>|   12.829(R)|clk               |   0.000|
flashAddr<15>|   13.671(R)|clk               |   0.000|
flashAddr<16>|   13.113(R)|clk               |   0.000|
flashCe      |   14.774(R)|clk               |   0.000|
flashData<0> |   14.567(R)|clk               |   0.000|
flashData<1> |   14.634(R)|clk               |   0.000|
flashData<2> |   14.883(R)|clk               |   0.000|
flashData<3> |   14.307(R)|clk               |   0.000|
flashData<4> |   15.359(R)|clk               |   0.000|
flashData<5> |   15.366(R)|clk               |   0.000|
flashData<6> |   15.619(R)|clk               |   0.000|
flashData<7> |   15.117(R)|clk               |   0.000|
flashData<8> |   14.820(R)|clk               |   0.000|
flashData<9> |   14.881(R)|clk               |   0.000|
flashData<10>|   15.636(R)|clk               |   0.000|
flashData<11>|   15.340(R)|clk               |   0.000|
flashData<12>|   15.593(R)|clk               |   0.000|
flashData<13>|   15.891(R)|clk               |   0.000|
flashData<14>|   15.842(R)|clk               |   0.000|
flashData<15>|   16.140(R)|clk               |   0.000|
flashOe      |   14.904(R)|clk               |   0.000|
flashWe      |   15.175(R)|clk               |   0.000|
led<9>       |   16.858(R)|clk               |   0.000|
led<10>      |   16.541(R)|clk               |   0.000|
led<11>      |   18.057(R)|clk               |   0.000|
led<12>      |   15.944(R)|clk               |   0.000|
led<13>      |   14.400(R)|clk               |   0.000|
led<14>      |   14.945(R)|clk               |   0.000|
led<15>      |   16.775(R)|clk               |   0.000|
ram1Data<0>  |   13.438(R)|clk               |   0.000|
ram1Data<1>  |   13.698(R)|clk               |   0.000|
ram1Data<2>  |   13.376(R)|clk               |   0.000|
ram1Data<3>  |   13.269(R)|clk               |   0.000|
ram1Data<4>  |   13.526(R)|clk               |   0.000|
ram1Data<5>  |   13.207(R)|clk               |   0.000|
ram1Data<6>  |   13.564(R)|clk               |   0.000|
ram1Data<7>  |   13.502(R)|clk               |   0.000|
ram2Addr<0>  |   13.827(R)|clk               |   0.000|
ram2Addr<1>  |   14.173(R)|clk               |   0.000|
ram2Addr<2>  |   13.851(R)|clk               |   0.000|
ram2Addr<3>  |   14.346(R)|clk               |   0.000|
ram2Addr<4>  |   13.271(R)|clk               |   0.000|
ram2Addr<5>  |   13.458(R)|clk               |   0.000|
ram2Addr<6>  |   14.362(R)|clk               |   0.000|
ram2Addr<7>  |   14.869(R)|clk               |   0.000|
ram2Addr<8>  |   16.040(R)|clk               |   0.000|
ram2Addr<9>  |   14.689(R)|clk               |   0.000|
ram2Addr<10> |   14.459(R)|clk               |   0.000|
ram2Addr<11> |   15.190(R)|clk               |   0.000|
ram2Addr<12> |   14.863(R)|clk               |   0.000|
ram2Addr<13> |   13.984(R)|clk               |   0.000|
ram2Addr<14> |   13.693(R)|clk               |   0.000|
ram2Addr<15> |   13.066(R)|clk               |   0.000|
ram2Data<0>  |   14.332(R)|clk               |   0.000|
ram2Data<1>  |   15.562(R)|clk               |   0.000|
ram2Data<2>  |   15.281(R)|clk               |   0.000|
ram2Data<3>  |   14.999(R)|clk               |   0.000|
ram2Data<4>  |   14.555(R)|clk               |   0.000|
ram2Data<5>  |   14.677(R)|clk               |   0.000|
ram2Data<6>  |   15.237(R)|clk               |   0.000|
ram2Data<7>  |   14.867(R)|clk               |   0.000|
ram2Data<8>  |   14.745(R)|clk               |   0.000|
ram2Data<9>  |   15.412(R)|clk               |   0.000|
ram2Data<10> |   14.670(R)|clk               |   0.000|
ram2Data<11> |   14.391(R)|clk               |   0.000|
ram2Data<12> |   14.751(R)|clk               |   0.000|
ram2Data<13> |   15.834(R)|clk               |   0.000|
ram2Data<14> |   14.146(R)|clk               |   0.000|
ram2Data<15> |   15.001(R)|clk               |   0.000|
ram2Oe       |   13.413(R)|clk               |   0.000|
ram2We       |   13.122(R)|clk               |   0.000|
rdn          |   16.179(R)|clk               |   0.000|
wrn          |   13.810(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.182(R)|clk               |   0.000|
digit1<1>    |   17.469(R)|clk               |   0.000|
digit1<2>    |   17.206(R)|clk               |   0.000|
digit1<3>    |   16.878(R)|clk               |   0.000|
digit1<4>    |   17.339(R)|clk               |   0.000|
digit1<5>    |   16.784(R)|clk               |   0.000|
digit1<6>    |   17.255(R)|clk               |   0.000|
digit2<0>    |   17.079(R)|clk               |   0.000|
digit2<1>    |   16.945(R)|clk               |   0.000|
digit2<2>    |   17.182(R)|clk               |   0.000|
digit2<3>    |   16.300(R)|clk               |   0.000|
digit2<4>    |   17.003(R)|clk               |   0.000|
digit2<5>    |   17.208(R)|clk               |   0.000|
digit2<6>    |   17.711(R)|clk               |   0.000|
flashAddr<1> |   13.749(R)|clk               |   0.000|
flashAddr<2> |   13.414(R)|clk               |   0.000|
flashAddr<3> |   13.183(R)|clk               |   0.000|
flashAddr<4> |   13.332(R)|clk               |   0.000|
flashAddr<5> |   13.065(R)|clk               |   0.000|
flashAddr<6> |   13.604(R)|clk               |   0.000|
flashAddr<7> |   13.404(R)|clk               |   0.000|
flashAddr<8> |   13.000(R)|clk               |   0.000|
flashAddr<9> |   13.047(R)|clk               |   0.000|
flashAddr<10>|   12.699(R)|clk               |   0.000|
flashAddr<11>|   13.154(R)|clk               |   0.000|
flashAddr<12>|   12.473(R)|clk               |   0.000|
flashAddr<13>|   13.022(R)|clk               |   0.000|
flashAddr<14>|   12.766(R)|clk               |   0.000|
flashAddr<15>|   13.608(R)|clk               |   0.000|
flashAddr<16>|   13.050(R)|clk               |   0.000|
flashCe      |   14.711(R)|clk               |   0.000|
flashData<0> |   14.504(R)|clk               |   0.000|
flashData<1> |   14.571(R)|clk               |   0.000|
flashData<2> |   14.820(R)|clk               |   0.000|
flashData<3> |   14.244(R)|clk               |   0.000|
flashData<4> |   15.296(R)|clk               |   0.000|
flashData<5> |   15.303(R)|clk               |   0.000|
flashData<6> |   15.556(R)|clk               |   0.000|
flashData<7> |   15.054(R)|clk               |   0.000|
flashData<8> |   14.757(R)|clk               |   0.000|
flashData<9> |   14.818(R)|clk               |   0.000|
flashData<10>|   15.573(R)|clk               |   0.000|
flashData<11>|   15.277(R)|clk               |   0.000|
flashData<12>|   15.530(R)|clk               |   0.000|
flashData<13>|   15.828(R)|clk               |   0.000|
flashData<14>|   15.779(R)|clk               |   0.000|
flashData<15>|   16.077(R)|clk               |   0.000|
flashOe      |   14.841(R)|clk               |   0.000|
flashWe      |   15.112(R)|clk               |   0.000|
led<9>       |   16.795(R)|clk               |   0.000|
led<10>      |   16.478(R)|clk               |   0.000|
led<11>      |   17.994(R)|clk               |   0.000|
led<12>      |   15.881(R)|clk               |   0.000|
led<13>      |   14.337(R)|clk               |   0.000|
led<14>      |   14.882(R)|clk               |   0.000|
led<15>      |   16.712(R)|clk               |   0.000|
ram1Data<0>  |   13.375(R)|clk               |   0.000|
ram1Data<1>  |   13.635(R)|clk               |   0.000|
ram1Data<2>  |   13.313(R)|clk               |   0.000|
ram1Data<3>  |   13.206(R)|clk               |   0.000|
ram1Data<4>  |   13.463(R)|clk               |   0.000|
ram1Data<5>  |   13.144(R)|clk               |   0.000|
ram1Data<6>  |   13.501(R)|clk               |   0.000|
ram1Data<7>  |   13.439(R)|clk               |   0.000|
ram2Addr<0>  |   13.764(R)|clk               |   0.000|
ram2Addr<1>  |   14.110(R)|clk               |   0.000|
ram2Addr<2>  |   13.788(R)|clk               |   0.000|
ram2Addr<3>  |   14.283(R)|clk               |   0.000|
ram2Addr<4>  |   13.208(R)|clk               |   0.000|
ram2Addr<5>  |   13.395(R)|clk               |   0.000|
ram2Addr<6>  |   14.299(R)|clk               |   0.000|
ram2Addr<7>  |   14.806(R)|clk               |   0.000|
ram2Addr<8>  |   15.977(R)|clk               |   0.000|
ram2Addr<9>  |   14.626(R)|clk               |   0.000|
ram2Addr<10> |   14.396(R)|clk               |   0.000|
ram2Addr<11> |   15.127(R)|clk               |   0.000|
ram2Addr<12> |   14.800(R)|clk               |   0.000|
ram2Addr<13> |   13.921(R)|clk               |   0.000|
ram2Addr<14> |   13.630(R)|clk               |   0.000|
ram2Addr<15> |   13.003(R)|clk               |   0.000|
ram2Data<0>  |   14.269(R)|clk               |   0.000|
ram2Data<1>  |   15.499(R)|clk               |   0.000|
ram2Data<2>  |   15.218(R)|clk               |   0.000|
ram2Data<3>  |   14.936(R)|clk               |   0.000|
ram2Data<4>  |   14.492(R)|clk               |   0.000|
ram2Data<5>  |   14.614(R)|clk               |   0.000|
ram2Data<6>  |   15.174(R)|clk               |   0.000|
ram2Data<7>  |   14.804(R)|clk               |   0.000|
ram2Data<8>  |   14.682(R)|clk               |   0.000|
ram2Data<9>  |   15.349(R)|clk               |   0.000|
ram2Data<10> |   14.607(R)|clk               |   0.000|
ram2Data<11> |   14.328(R)|clk               |   0.000|
ram2Data<12> |   14.688(R)|clk               |   0.000|
ram2Data<13> |   15.771(R)|clk               |   0.000|
ram2Data<14> |   14.083(R)|clk               |   0.000|
ram2Data<15> |   14.938(R)|clk               |   0.000|
ram2Oe       |   13.350(R)|clk               |   0.000|
ram2We       |   13.059(R)|clk               |   0.000|
rdn          |   16.116(R)|clk               |   0.000|
wrn          |   13.747(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.409(R)|clk               |   0.000|
digit1<1>    |   17.696(R)|clk               |   0.000|
digit1<2>    |   17.433(R)|clk               |   0.000|
digit1<3>    |   17.105(R)|clk               |   0.000|
digit1<4>    |   17.566(R)|clk               |   0.000|
digit1<5>    |   17.011(R)|clk               |   0.000|
digit1<6>    |   17.482(R)|clk               |   0.000|
digit2<0>    |   17.306(R)|clk               |   0.000|
digit2<1>    |   17.172(R)|clk               |   0.000|
digit2<2>    |   17.409(R)|clk               |   0.000|
digit2<3>    |   16.527(R)|clk               |   0.000|
digit2<4>    |   17.230(R)|clk               |   0.000|
digit2<5>    |   17.435(R)|clk               |   0.000|
digit2<6>    |   17.938(R)|clk               |   0.000|
flashAddr<1> |   13.976(R)|clk               |   0.000|
flashAddr<2> |   13.641(R)|clk               |   0.000|
flashAddr<3> |   13.410(R)|clk               |   0.000|
flashAddr<4> |   13.559(R)|clk               |   0.000|
flashAddr<5> |   13.292(R)|clk               |   0.000|
flashAddr<6> |   13.831(R)|clk               |   0.000|
flashAddr<7> |   13.631(R)|clk               |   0.000|
flashAddr<8> |   13.227(R)|clk               |   0.000|
flashAddr<9> |   13.274(R)|clk               |   0.000|
flashAddr<10>|   12.926(R)|clk               |   0.000|
flashAddr<11>|   13.381(R)|clk               |   0.000|
flashAddr<12>|   12.700(R)|clk               |   0.000|
flashAddr<13>|   13.249(R)|clk               |   0.000|
flashAddr<14>|   12.993(R)|clk               |   0.000|
flashAddr<15>|   13.835(R)|clk               |   0.000|
flashAddr<16>|   13.277(R)|clk               |   0.000|
flashCe      |   14.938(R)|clk               |   0.000|
flashData<0> |   14.731(R)|clk               |   0.000|
flashData<1> |   14.798(R)|clk               |   0.000|
flashData<2> |   15.047(R)|clk               |   0.000|
flashData<3> |   14.471(R)|clk               |   0.000|
flashData<4> |   15.523(R)|clk               |   0.000|
flashData<5> |   15.530(R)|clk               |   0.000|
flashData<6> |   15.783(R)|clk               |   0.000|
flashData<7> |   15.281(R)|clk               |   0.000|
flashData<8> |   14.984(R)|clk               |   0.000|
flashData<9> |   15.045(R)|clk               |   0.000|
flashData<10>|   15.800(R)|clk               |   0.000|
flashData<11>|   15.504(R)|clk               |   0.000|
flashData<12>|   15.757(R)|clk               |   0.000|
flashData<13>|   16.055(R)|clk               |   0.000|
flashData<14>|   16.006(R)|clk               |   0.000|
flashData<15>|   16.304(R)|clk               |   0.000|
flashOe      |   15.068(R)|clk               |   0.000|
flashWe      |   15.339(R)|clk               |   0.000|
led<9>       |   17.022(R)|clk               |   0.000|
led<10>      |   16.705(R)|clk               |   0.000|
led<11>      |   18.221(R)|clk               |   0.000|
led<12>      |   16.108(R)|clk               |   0.000|
led<13>      |   14.564(R)|clk               |   0.000|
led<14>      |   15.109(R)|clk               |   0.000|
led<15>      |   16.939(R)|clk               |   0.000|
ram1Data<0>  |   13.602(R)|clk               |   0.000|
ram1Data<1>  |   13.862(R)|clk               |   0.000|
ram1Data<2>  |   13.540(R)|clk               |   0.000|
ram1Data<3>  |   13.433(R)|clk               |   0.000|
ram1Data<4>  |   13.690(R)|clk               |   0.000|
ram1Data<5>  |   13.371(R)|clk               |   0.000|
ram1Data<6>  |   13.728(R)|clk               |   0.000|
ram1Data<7>  |   13.666(R)|clk               |   0.000|
ram2Addr<0>  |   13.991(R)|clk               |   0.000|
ram2Addr<1>  |   14.337(R)|clk               |   0.000|
ram2Addr<2>  |   14.015(R)|clk               |   0.000|
ram2Addr<3>  |   14.510(R)|clk               |   0.000|
ram2Addr<4>  |   13.435(R)|clk               |   0.000|
ram2Addr<5>  |   13.622(R)|clk               |   0.000|
ram2Addr<6>  |   14.526(R)|clk               |   0.000|
ram2Addr<7>  |   15.033(R)|clk               |   0.000|
ram2Addr<8>  |   16.204(R)|clk               |   0.000|
ram2Addr<9>  |   14.853(R)|clk               |   0.000|
ram2Addr<10> |   14.623(R)|clk               |   0.000|
ram2Addr<11> |   15.354(R)|clk               |   0.000|
ram2Addr<12> |   15.027(R)|clk               |   0.000|
ram2Addr<13> |   14.148(R)|clk               |   0.000|
ram2Addr<14> |   13.857(R)|clk               |   0.000|
ram2Addr<15> |   13.230(R)|clk               |   0.000|
ram2Data<0>  |   14.496(R)|clk               |   0.000|
ram2Data<1>  |   15.726(R)|clk               |   0.000|
ram2Data<2>  |   15.445(R)|clk               |   0.000|
ram2Data<3>  |   15.163(R)|clk               |   0.000|
ram2Data<4>  |   14.719(R)|clk               |   0.000|
ram2Data<5>  |   14.841(R)|clk               |   0.000|
ram2Data<6>  |   15.401(R)|clk               |   0.000|
ram2Data<7>  |   15.031(R)|clk               |   0.000|
ram2Data<8>  |   14.909(R)|clk               |   0.000|
ram2Data<9>  |   15.576(R)|clk               |   0.000|
ram2Data<10> |   14.834(R)|clk               |   0.000|
ram2Data<11> |   14.555(R)|clk               |   0.000|
ram2Data<12> |   14.915(R)|clk               |   0.000|
ram2Data<13> |   15.998(R)|clk               |   0.000|
ram2Data<14> |   14.310(R)|clk               |   0.000|
ram2Data<15> |   15.165(R)|clk               |   0.000|
ram2Oe       |   13.577(R)|clk               |   0.000|
ram2We       |   13.286(R)|clk               |   0.000|
rdn          |   16.343(R)|clk               |   0.000|
wrn          |   13.974(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.802(R)|clk               |   0.000|
digit1<1>    |   18.089(R)|clk               |   0.000|
digit1<2>    |   17.826(R)|clk               |   0.000|
digit1<3>    |   17.498(R)|clk               |   0.000|
digit1<4>    |   17.959(R)|clk               |   0.000|
digit1<5>    |   17.404(R)|clk               |   0.000|
digit1<6>    |   17.875(R)|clk               |   0.000|
digit2<0>    |   17.699(R)|clk               |   0.000|
digit2<1>    |   17.565(R)|clk               |   0.000|
digit2<2>    |   17.802(R)|clk               |   0.000|
digit2<3>    |   16.920(R)|clk               |   0.000|
digit2<4>    |   17.623(R)|clk               |   0.000|
digit2<5>    |   17.828(R)|clk               |   0.000|
digit2<6>    |   18.331(R)|clk               |   0.000|
flashAddr<1> |   14.369(R)|clk               |   0.000|
flashAddr<2> |   14.034(R)|clk               |   0.000|
flashAddr<3> |   13.803(R)|clk               |   0.000|
flashAddr<4> |   13.952(R)|clk               |   0.000|
flashAddr<5> |   13.685(R)|clk               |   0.000|
flashAddr<6> |   14.224(R)|clk               |   0.000|
flashAddr<7> |   14.024(R)|clk               |   0.000|
flashAddr<8> |   13.620(R)|clk               |   0.000|
flashAddr<9> |   13.667(R)|clk               |   0.000|
flashAddr<10>|   13.319(R)|clk               |   0.000|
flashAddr<11>|   13.774(R)|clk               |   0.000|
flashAddr<12>|   13.093(R)|clk               |   0.000|
flashAddr<13>|   13.642(R)|clk               |   0.000|
flashAddr<14>|   13.386(R)|clk               |   0.000|
flashAddr<15>|   14.228(R)|clk               |   0.000|
flashAddr<16>|   13.670(R)|clk               |   0.000|
flashCe      |   15.331(R)|clk               |   0.000|
flashData<0> |   15.124(R)|clk               |   0.000|
flashData<1> |   15.191(R)|clk               |   0.000|
flashData<2> |   15.440(R)|clk               |   0.000|
flashData<3> |   14.864(R)|clk               |   0.000|
flashData<4> |   15.916(R)|clk               |   0.000|
flashData<5> |   15.923(R)|clk               |   0.000|
flashData<6> |   16.176(R)|clk               |   0.000|
flashData<7> |   15.674(R)|clk               |   0.000|
flashData<8> |   15.377(R)|clk               |   0.000|
flashData<9> |   15.438(R)|clk               |   0.000|
flashData<10>|   16.193(R)|clk               |   0.000|
flashData<11>|   15.897(R)|clk               |   0.000|
flashData<12>|   16.150(R)|clk               |   0.000|
flashData<13>|   16.448(R)|clk               |   0.000|
flashData<14>|   16.399(R)|clk               |   0.000|
flashData<15>|   16.697(R)|clk               |   0.000|
flashOe      |   15.461(R)|clk               |   0.000|
flashWe      |   15.732(R)|clk               |   0.000|
led<9>       |   17.415(R)|clk               |   0.000|
led<10>      |   17.098(R)|clk               |   0.000|
led<11>      |   18.614(R)|clk               |   0.000|
led<12>      |   16.501(R)|clk               |   0.000|
led<13>      |   14.957(R)|clk               |   0.000|
led<14>      |   15.502(R)|clk               |   0.000|
led<15>      |   17.332(R)|clk               |   0.000|
ram1Data<0>  |   13.995(R)|clk               |   0.000|
ram1Data<1>  |   14.255(R)|clk               |   0.000|
ram1Data<2>  |   13.933(R)|clk               |   0.000|
ram1Data<3>  |   13.826(R)|clk               |   0.000|
ram1Data<4>  |   14.083(R)|clk               |   0.000|
ram1Data<5>  |   13.764(R)|clk               |   0.000|
ram1Data<6>  |   14.121(R)|clk               |   0.000|
ram1Data<7>  |   14.059(R)|clk               |   0.000|
ram2Addr<0>  |   14.384(R)|clk               |   0.000|
ram2Addr<1>  |   14.730(R)|clk               |   0.000|
ram2Addr<2>  |   14.408(R)|clk               |   0.000|
ram2Addr<3>  |   14.903(R)|clk               |   0.000|
ram2Addr<4>  |   13.828(R)|clk               |   0.000|
ram2Addr<5>  |   14.015(R)|clk               |   0.000|
ram2Addr<6>  |   14.919(R)|clk               |   0.000|
ram2Addr<7>  |   15.426(R)|clk               |   0.000|
ram2Addr<8>  |   16.597(R)|clk               |   0.000|
ram2Addr<9>  |   15.246(R)|clk               |   0.000|
ram2Addr<10> |   15.016(R)|clk               |   0.000|
ram2Addr<11> |   15.747(R)|clk               |   0.000|
ram2Addr<12> |   15.420(R)|clk               |   0.000|
ram2Addr<13> |   14.541(R)|clk               |   0.000|
ram2Addr<14> |   14.250(R)|clk               |   0.000|
ram2Addr<15> |   13.623(R)|clk               |   0.000|
ram2Data<0>  |   14.889(R)|clk               |   0.000|
ram2Data<1>  |   16.119(R)|clk               |   0.000|
ram2Data<2>  |   15.838(R)|clk               |   0.000|
ram2Data<3>  |   15.556(R)|clk               |   0.000|
ram2Data<4>  |   15.112(R)|clk               |   0.000|
ram2Data<5>  |   15.234(R)|clk               |   0.000|
ram2Data<6>  |   15.794(R)|clk               |   0.000|
ram2Data<7>  |   15.424(R)|clk               |   0.000|
ram2Data<8>  |   15.302(R)|clk               |   0.000|
ram2Data<9>  |   15.969(R)|clk               |   0.000|
ram2Data<10> |   15.227(R)|clk               |   0.000|
ram2Data<11> |   14.948(R)|clk               |   0.000|
ram2Data<12> |   15.308(R)|clk               |   0.000|
ram2Data<13> |   16.391(R)|clk               |   0.000|
ram2Data<14> |   14.703(R)|clk               |   0.000|
ram2Data<15> |   15.558(R)|clk               |   0.000|
ram2Oe       |   13.970(R)|clk               |   0.000|
ram2We       |   13.679(R)|clk               |   0.000|
rdn          |   16.736(R)|clk               |   0.000|
wrn          |   14.367(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.092|         |         |         |
clk_hand       |    7.092|         |         |         |
opt            |    7.092|         |         |         |
rst            |    7.092|   16.334|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.092|         |         |         |
clk_hand       |    7.092|         |         |         |
opt            |    7.092|         |         |         |
rst            |    7.092|   16.334|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.092|         |         |         |
clk_hand       |    7.092|         |         |         |
opt            |    7.092|         |         |         |
rst            |    7.092|   16.334|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.092|         |         |         |
clk_hand       |    7.092|         |         |         |
opt            |    7.092|         |         |         |
rst            |    7.092|   16.334|   -1.639|   -1.639|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 29 22:55:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



