;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -17, <-20
	SLT 102, 620
	SLT 102, 620
	ADD @26, @510
	JMP 0, <-8
	DJN -1, @-20
	DJN -1, @-20
	MOV -17, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @127, @106
	SUB @127, @106
	ADD @0, @-8
	SUB @127, @106
	ADD @0, @-8
	ADD @0, @-8
	ADD @0, @-8
	ADD <130, 9
	JMP 700, <-8
	MOV -17, <-20
	DJN 12, #10
	MOV -17, <-20
	SUB 12, @10
	SUB @121, 103
	SUB #12, @200
	SUB #12, @200
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @127, 100
	SUB @127, 100
	JMZ <-916, #79
	SUB #12, @200
	SUB #12, @200
	ADD @700, @-8
	SUB 12, @10
	SUB 77, 46
	SUB 77, 46
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMP 0, <-98
	MOV -7, <-20
	SPL 0, <-32
	ADD @127, @106
	MOV -1, <-20
	MOV -1, <-20
	JMP 0, <-98
	JMP 0, <-98
