0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v,1668709099,verilog,,C:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1_sim_netlist.v,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_mux;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9;blk_mem_gen_0_blk_mem_gen_prim_wrapper;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8;blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_5;blk_mem_gen_0_blk_mem_gen_v8_4_5_synth;glbl,,,,,,,,
C:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1_sim_netlist.v,1668709121,verilog,,C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx.v,,blk_mem_gen_1;blk_mem_gen_1_blk_mem_gen_generic_cstr;blk_mem_gen_1_blk_mem_gen_mux;blk_mem_gen_1_blk_mem_gen_mux__parameterized0;blk_mem_gen_1_blk_mem_gen_prim_width;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized13;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized14;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized15;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized16;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized17;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized18;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized19;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized20;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8;blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized13;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized14;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized15;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized16;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized17;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized18;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized19;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized20;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8;blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9;blk_mem_gen_1_blk_mem_gen_top;blk_mem_gen_1_blk_mem_gen_v8_4_5;blk_mem_gen_1_blk_mem_gen_v8_4_5_synth,,,,,,,,
C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v,1668711096,verilog,,,,top,,,,,,,,
C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx.v,1668346532,verilog,,C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx_clk.v,,uart_tx,,,,,,,,
C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx_clk.v,1668346570,verilog,,C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v,,uart_tx_clk,,,,,,,,
