# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VivProject2.srcs/sources_1/imports/DSD2-HW7/Exercise3.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../VivProject2.srcs/sim_1/imports/DSD2-HW7/Exercise3TB.vhd" \

# Do not sort compile order
nosort
