
---------- Begin Simulation Statistics ----------
final_tick                                64931863500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130064                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668856                       # Number of bytes of host memory used
host_op_rate                                   142331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   768.85                       # Real time elapsed on the host
host_tick_rate                               84452997                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064932                       # Number of seconds simulated
sim_ticks                                 64931863500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.298637                       # CPI: cycles per instruction
system.cpu.discardedOps                        691625                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        13322999                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.770038                       # IPC: instructions per cycle
system.cpu.numCycles                        129863727                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       116540728                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          244                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       718687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1438788                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            411                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20405449                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16342524                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142539                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8782135                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8691495                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.967905                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050599                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433984                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133945                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35662411                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35662411                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35665741                       # number of overall hits
system.cpu.dcache.overall_hits::total        35665741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69349                       # number of overall misses
system.cpu.dcache.overall_misses::total         69349                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4498866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4498866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4498866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4498866000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001941                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001941                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64901.843677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64901.843677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64872.831620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64872.831620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48529                       # number of writebacks
system.cpu.dcache.writebacks::total             48529                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18142                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3374196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3374196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3375353000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3375353000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65933.171799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65933.171799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65923.575711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65923.575711                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50177                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21463118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21463118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    233370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    233370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16688.358124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16688.358124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    189331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    189331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15313.126820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15313.126820                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4265496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4265496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77086.348357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77086.348357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3184864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3184864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82058.757601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82058.757601                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3330                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3330                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009223                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009223                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1157000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1157000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007438                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        46280                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        46280                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.917289                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35895106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            701.062596                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.917289                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         287357233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        287357233                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49598868                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17151150                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9897501                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27663070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27663070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27663070                       # number of overall hits
system.cpu.icache.overall_hits::total        27663070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668904                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668904                       # number of overall misses
system.cpu.icache.overall_misses::total        668904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729605500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729605500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729605500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729605500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28331974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28331974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28331974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28331974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.610401                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.610401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.610401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.610401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668506                       # number of writebacks
system.cpu.icache.writebacks::total            668506                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668904                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668904                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8060701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8060701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8060701500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8060701500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.610401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.610401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.610401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.610401                       # average overall mshr miss latency
system.cpu.icache.replacements                 668506                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27663070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27663070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668904                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729605500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729605500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28331974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28331974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.610401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.610401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8060701500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8060701500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.610401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.610401                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.677963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28331974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.355815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.677963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57332852                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57332852                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  64931863500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               668393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11858                       # number of demand (read+write) hits
system.l2.demand_hits::total                   680251                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668393                       # number of overall hits
system.l2.overall_hits::.cpu.data               11858                       # number of overall hits
system.l2.overall_hits::total                  680251                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39854                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data             39343                       # number of overall misses
system.l2.overall_misses::total                 39854                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3174030500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3213000500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38970000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3174030500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3213000500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               720105                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              720105                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.768403                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.768403                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76262.230920                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80675.863559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80619.272846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76262.230920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80675.863559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80619.272846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6503                       # number of writebacks
system.l2.writebacks::total                      6503                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39848                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2780309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2814115000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2780309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2814115000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.768305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.768305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055336                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66285.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70677.449286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70621.235696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66285.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70677.449286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70621.235696                       # average overall mshr miss latency
system.l2.replacements                           7082                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668274                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668274                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668274                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668274                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3126646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3126646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80558.757601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80558.757601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2738526500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2738526500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70558.757601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70558.757601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76262.230920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76262.230920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33805500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66285.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66285.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     47384000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47384000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.042861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89235.404896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89235.404896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41783000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41783000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.042457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79435.361217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79435.361217                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26269.931628                       # Cycle average of tags in use
system.l2.tags.total_refs                     1438538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.098821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.656715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       337.957324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25931.317589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29078                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11548202                       # Number of tag accesses
system.l2.tags.data_accesses                 11548202                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016512838500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              102847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39848                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6503                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39848                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6503                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39848                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.677778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.208563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1695.015921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          359     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.013039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.174491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     97.78%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2550272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               416192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     39.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   64931631000                       # Total gap between requests
system.mem_ctrls.avgGap                    1400867.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       415040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 502680.783218242286                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 38772458.763639204204                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6391931.135628040880                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6503                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12921000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1166073250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 585546159750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25335.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29642.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  90042466.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2550272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       416192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       416192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39848                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6503                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6503                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       502681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     38773444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         39276125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       502681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       502681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6409673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6409673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6409673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       502681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     38773444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45685798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39847                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6485                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          424                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               431863000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199235000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1178994250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10838.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29588.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29228                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5445                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   254.347572                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   196.921876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.114422                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1254     10.76%     10.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7552     64.78%     75.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          788      6.76%     82.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          328      2.81%     85.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          626      5.37%     90.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          406      3.48%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          265      2.27%     96.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          245      2.10%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          194      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2550208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             415040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.275140                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.391931                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41983200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22310805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141557640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16698780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5125482960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13997000370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13146888000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32491921755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.400266                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34055078250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2168140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28708645250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41262060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21931305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142949940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17152920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5125482960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13776531780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13332545760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32457856725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.875638                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34539542000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2168140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28224181500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6503                       # Transaction distribution
system.membus.trans_dist::CleanEvict              168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86367                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86367                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2966464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2966464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39848                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            81333000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211701500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            681293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668904                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2006314                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       152579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2158893                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     85594240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6382720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91976960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7082                       # Total snoops (count)
system.tol2bus.snoopTraffic                    416192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           727187                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 726528     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    655      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             727187                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64931863500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1436429000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003356499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76803995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
