/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.40
Git Hash   : 1381b6e
Built      : Dec 31 2022
Built type : Engineering
Log Time   : Mon Jan  2 06:31:54 2023 GMT

[ 11:31:54 ] Synthesize has started
[ 11:31:54 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_31_2022_09_15_01/bin/yosys -s ram_true_reg_addr_dp_1024x32.ys -l ram_true_reg_addr_dp_1024x32_synth.log
[ 11:32:00 ] Duration: 6251 ms. Max utilization: 94 MB
