// Seed: 3315342930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output supply0 id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3  = id_9;
  assign id_6  = -1;
  assign id_11 = id_4;
endmodule
module module_0 #(
    parameter id_0 = 32'd35,
    parameter id_6 = 32'd77
) (
    input  tri   _id_0,
    output logic id_1
);
  wire id_3;
  wire id_4;
  reg  id_5;
  always #1
    for (id_1 = id_0; id_3; id_1 = (1)) begin : LABEL_0
      if (-1) begin : LABEL_1
        id_5 <= id_0;
      end
    end
  wire [-1 'd0 : 1  ==  -1] _id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3
  );
  parameter id_7 = 1;
  assign id_4 = id_7;
  always @(*) begin : LABEL_2
    if (1) begin : LABEL_3
      fork
        logic id_8;
      join
      id_8 <= id_8;
    end else module_1 <= -1 < 1;
  end
  wire [id_6 : id_0] id_9;
endmodule
