Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.76 secs
 
--> Reading design: Execution_Block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Execution_Block.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Execution_Block"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Execution_Block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Study\SEM_3\CO\verilog\Processor\Execution_Block.v" into library work
Parsing module <Execution_Block>.
Parsing module <add_sub_8bit>.
Parsing module <full_adder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Execution_Block>.

Elaborating module <add_sub_8bit>.

Elaborating module <full_adder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Execution_Block>.
    Related source file is "D:\Study\SEM_3\CO\verilog\Processor\Execution_Block.v".
    Found 8-bit register for signal <DM_data>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <ans_ex>.
    Found 8-bit shifter logical right for signal <A[7]_B[2]_shift_right_29_OUT> created at line 47
    Found 8-bit shifter logical left for signal <A[7]_B[7]_shift_left_53_OUT> created at line 57
    Found 8-bit shifter logical right for signal <A[7]_B[7]_shift_right_55_OUT> created at line 58
    Found 8-bit 8-to-1 multiplexer for signal <A[7]_A[7]_mux_28_OUT> created at line 40.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Execution_Block> synthesized.

Synthesizing Unit <add_sub_8bit>.
    Related source file is "D:\Study\SEM_3\CO\verilog\Processor\Execution_Block.v".
    Summary:
Unit <add_sub_8bit> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "D:\Study\SEM_3\CO\verilog\Processor\Execution_Block.v".
    Summary:
Unit <full_adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 8-bit register                                        : 3
# Multiplexers                                         : 18
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 15
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 2
# Xors                                                 : 27
 1-bit xor2                                            : 25
 1-bit xor8                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 18
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 15
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 2
# Xors                                                 : 27
 1-bit xor2                                            : 25
 1-bit xor8                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Execution_Block> ...

Optimizing unit <add_sub_8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Execution_Block, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Execution_Block.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 126
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 14
#      LUT4                        : 13
#      LUT5                        : 22
#      LUT6                        : 70
#      MUXF7                       : 4
# FlipFlops/Latches                : 24
#      FD                          : 16
#      FDRE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 30
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  126800     0%  
 Number of Slice LUTs:                  122  out of  63400     0%  
    Number used as Logic:               122  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    122
   Number with an unused Flip Flop:     114  out of    122    93%  
   Number with an unused LUT:             0  out of    122     0%  
   Number of fully used LUT-FF pairs:     8  out of    122     6%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    210    28%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.766ns (Maximum Frequency: 1306.336MHz)
   Minimum input arrival time before clock: 4.653ns
   Maximum output required time after clock: 2.092ns
   Maximum combinational path delay: 5.979ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.766ns (frequency: 1306.336MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.766ns (Levels of Logic = 1)
  Source:            ans_ex_0 (FF)
  Destination:       ans_ex_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ans_ex_0 to ans_ex_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  ans_ex_0 (ans_ex_0)
     LUT6:I5->O            3   0.097   0.000  Mmux_ans_tmp48 (ans_tmp<0>)
     FD:D                      0.008          ans_ex_0
    ----------------------------------------
    Total                      0.766ns (0.466ns logic, 0.299ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1551 / 40
-------------------------------------------------------------------------
Offset:              4.653ns (Levels of Logic = 9)
  Source:            B<7> (PAD)
  Destination:       ans_ex_4 (FF)
  Destination Clock: clk rising

  Data Path: B<7> to ans_ex_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.721  B_7_IBUF (B_7_IBUF)
     LUT6:I0->O            5   0.097   0.712  Mmux_ans_tmp411 (Mmux_ans_tmp41)
     LUT6:I0->O            2   0.097   0.516  Mmux_ans_tmp207 (Mmux_ans_tmp206)
     LUT6:I3->O            1   0.097   0.000  Mmux_ans_tmp2012_G (N58)
     MUXF7:I1->O           1   0.279   0.295  Mmux_ans_tmp2012 (Mmux_ans_tmp2011)
     LUT6:I5->O            3   0.097   0.703  Mmux_ans_tmp204_SW0 (N18)
     LUT6:I0->O            1   0.097   0.000  Mmux_ans_tmp203_SW1_G (N46)
     MUXF7:I1->O           1   0.279   0.556  Mmux_ans_tmp203_SW1 (N38)
     LUT6:I2->O            3   0.097   0.000  Mmux_ans_tmp2013 (ans_tmp<4>)
     FD:D                      0.008          ans_ex_4
    ----------------------------------------
    Total                      4.653ns (1.149ns logic, 3.504ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 26
-------------------------------------------------------------------------
Offset:              2.092ns (Levels of Logic = 4)
  Source:            ans_ex_4 (FF)
  Destination:       flag_ex<3> (PAD)
  Source Clock:      clk rising

  Data Path: ans_ex_4 to flag_ex<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  ans_ex_4 (ans_ex_4)
     LUT6:I5->O            3   0.097   0.566  Mmux_ans_tmp2013 (ans_tmp<4>)
     LUT4:I0->O            1   0.097   0.295  Mmux_flag_ex4_SW0 (N6)
     LUT6:I5->O            1   0.097   0.279  Mmux_flag_ex4 (flag_ex_3_OBUF)
     OBUF:I->O                 0.000          flag_ex_3_OBUF (flag_ex<3>)
    ----------------------------------------
    Total                      2.092ns (0.652ns logic, 1.440ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3032 / 4
-------------------------------------------------------------------------
Delay:               5.979ns (Levels of Logic = 12)
  Source:            B<7> (PAD)
  Destination:       flag_ex<3> (PAD)

  Data Path: B<7> to flag_ex<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.721  B_7_IBUF (B_7_IBUF)
     LUT6:I0->O            5   0.097   0.712  Mmux_ans_tmp411 (Mmux_ans_tmp41)
     LUT6:I0->O            2   0.097   0.516  Mmux_ans_tmp207 (Mmux_ans_tmp206)
     LUT6:I3->O            1   0.097   0.000  Mmux_ans_tmp2012_G (N58)
     MUXF7:I1->O           1   0.279   0.295  Mmux_ans_tmp2012 (Mmux_ans_tmp2011)
     LUT6:I5->O            3   0.097   0.703  Mmux_ans_tmp204_SW0 (N18)
     LUT6:I0->O            1   0.097   0.000  Mmux_ans_tmp203_SW1_G (N46)
     MUXF7:I1->O           1   0.279   0.556  Mmux_ans_tmp203_SW1 (N38)
     LUT6:I2->O            3   0.097   0.566  Mmux_ans_tmp2013 (ans_tmp<4>)
     LUT4:I0->O            1   0.097   0.295  Mmux_flag_ex4_SW0 (N6)
     LUT6:I5->O            1   0.097   0.279  Mmux_flag_ex4 (flag_ex_3_OBUF)
     OBUF:I->O                 0.000          flag_ex_3_OBUF (flag_ex<3>)
    ----------------------------------------
    Total                      5.979ns (1.335ns logic, 4.644ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.766|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.84 secs
 
--> 

Total memory usage is 429428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

