# Reading C:/altera/12.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ROM_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {ROM.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity ROM
# -- Compiling architecture structure of ROM
# 
cd C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM
# reading C:\altera\12.0sp1\modelsim_ase\win32aloem/../modelsim.ini
do C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM_simu.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM
# -- Compiling architecture SYN of rom
# -- Loading package NUMERIC_STD
# -- Compiling entity ROM_simu
# -- Compiling architecture estimulos of ROM_simu
# vsim -t ns work.ROM_simu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rom_simu(estimulos)
# Loading work.rom(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# .main_pane.wave.interior.cs.body.pw.wf
