// Seed: 589790365
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    output wor id_12,
    output wor id_13
);
endmodule
module module_1 (
    inout  wire id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  wor  id_3,
    output wor  id_4
);
  assign id_0 = ~id_2;
  assign id_0 = id_0;
  module_0(
      id_0, id_3, id_2, id_4, id_0, id_4, id_0, id_0, id_0, id_2, id_4, id_4, id_4, id_0
  );
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
