 
****************************************
Report : timing
        -loops
        -max_paths 1
Design : Tile
Version: P-2019.03-SP1-1
Date   : Mon Nov  1 01:21:13 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top
No loops.

1
