INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190894/ALU/ALU.sim/sim_1/synth/func/xsim/tb_ALU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RISC_V
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190894/ALU/ALU.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
