# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:2.1-24.10"
attribute \top 1
attribute \dynports 1
module \function_loop
  parameter \WIDTH 8
  attribute \src "dut.sv:5.30-5.31"
  wire width 8 input 1 \x
  attribute \src "dut.sv:6.30-6.33"
  wire width 8 output 2 \out
  attribute \src "dut.sv:11.27-11.28"
  attribute \nosync 1
  wire width 8 \func_loop$func$dut.sv:22$3.x
  attribute \src "dut.sv:12.17-12.18"
  attribute \nosync 1
  wire width 32 signed \func_loop$func$dut.sv:22$3.i
  connect \func_loop$func$dut.sv:22$3.i 32'x
  connect \func_loop$func$dut.sv:22$3.x 8'x
  connect \out { \x [0] \x [1] \x [2] \x [3] \x [4] \x [5] \x [6] \x [7] }
end
