$date
	Mon Nov 24 16:25:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module excesso_3_tb $end
$var wire 4 ! out [3:0] $end
$var parameter 32 " DELAY $end
$var parameter 32 # WIDTH $end
$var reg 4 $ binario [3:0] $end
$scope module UUT $end
$var wire 4 % bcd_8421 [3:0] $end
$var reg 4 & excesso_3 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 #
b1010 "
$end
#0
$dumpvars
b11 &
b0 %
b0 $
b11 !
$end
#10000
b100 !
b100 &
b1 $
b1 %
#20000
b101 !
b101 &
b10 $
b10 %
#30000
b110 !
b110 &
b11 $
b11 %
#40000
b111 !
b111 &
b100 $
b100 %
#50000
b1000 !
b1000 &
b101 $
b101 %
#60000
b1001 !
b1001 &
b110 $
b110 %
#70000
b1010 !
b1010 &
b111 $
b111 %
#80000
b1011 !
b1011 &
b1000 $
b1000 %
#90000
b1100 !
b1100 &
b1001 $
b1001 %
#100000
b1101 !
b1101 &
b1010 $
b1010 %
#110000
b1110 !
b1110 &
b1011 $
b1011 %
#120000
b1111 !
b1111 &
b1100 $
b1100 %
#130000
