===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 116.1796 seconds

  ----User Time----  ----Wall Time----  ----Name----
    7.8320 (  5.9%)    7.8320 (  6.7%)  FIR Parser
   95.3998 ( 72.2%)   84.7892 ( 73.0%)  'firrtl.circuit' Pipeline
   70.9396 ( 53.7%)   70.9396 ( 61.1%)    LowerFIRRTLTypes
   18.8398 ( 14.3%)   10.2885 (  8.9%)    'firrtl.module' Pipeline
    4.2187 (  3.2%)    2.2664 (  2.0%)      ExpandWhens
    5.7585 (  4.4%)    3.1992 (  2.8%)      CSE
    0.1496 (  0.1%)    0.0838 (  0.1%)        (A) DominanceInfo
    8.8626 (  6.7%)    4.8229 (  4.2%)      SimpleCanonicalizer
    1.4690 (  1.1%)    1.4690 (  1.3%)    IMConstProp
    0.5353 (  0.4%)    0.5353 (  0.5%)    BlackBoxReader
    0.5791 (  0.4%)    0.3221 (  0.3%)    'firrtl.module' Pipeline
    0.5790 (  0.4%)    0.3221 (  0.3%)      CheckWidths
    3.6753 (  2.8%)    3.6753 (  3.2%)  LowerFIRRTLToHW
    2.9738 (  2.3%)    2.9738 (  2.6%)  HWMemSimImpl
    8.9036 (  6.7%)    4.7449 (  4.1%)  'hw.module' Pipeline
    2.5240 (  1.9%)    1.2911 (  1.1%)    HWCleanup
    3.3113 (  2.5%)    1.8643 (  1.6%)    CSE
    0.0742 (  0.1%)    0.0492 (  0.0%)      (A) DominanceInfo
    3.0178 (  2.3%)    1.6216 (  1.4%)    SimpleCanonicalizer
    2.4942 (  1.9%)    2.4942 (  2.1%)  HWLegalizeNames
    2.2731 (  1.7%)    1.2021 (  1.0%)  'hw.module' Pipeline
    2.2509 (  1.7%)    1.1913 (  1.0%)    PrettifyVerilog
    3.0828 (  2.3%)    3.0828 (  2.7%)  Output
    0.0025 (  0.0%)    0.0025 (  0.0%)  Rest
  132.1510 (100.0%)  116.1796 (100.0%)  Total

{
  totalTime: 116.263,
  maxMemory: 6178000896
}
