
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 4.88

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 5.12 fmax = 195.29

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.64 source latency a_wr_ptr[0]$_DFFE_PN0P_/CLK ^
  -0.63 target latency a_to_b_mem[4][1]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.58    0.78 ^ input21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net21 (net)
                  0.11    0.00    0.78 ^ place63/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    36    0.53    0.97    0.65    1.43 ^ place63/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net63 (net)
                  0.97    0.00    1.43 ^ a_rd_data_reg[7]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.06    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.39    0.36    0.31    0.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.36    0.00    0.44 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    25    0.19    0.11    0.21    0.64 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_7_clk (net)
                  0.11    0.00    0.64 ^ a_rd_data_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.64   clock reconvergence pessimism
                          0.39    1.03   library removal time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: b_rd_en (input port clocked by core_clock)
Endpoint: b_rd_ptr[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ b_rd_en (in)
                                         b_rd_en (net)
                  0.00    0.00    0.20 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     4    0.05    0.24    0.67    0.87 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net11 (net)
                  0.24    0.00    0.87 ^ _1004_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.11    0.09    0.95 v _1004_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0386_ (net)
                  0.11    0.00    0.95 v _1005_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.20    1.15 v _1005_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0200_ (net)
                  0.06    0.00    1.15 v b_rd_ptr[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.15   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.06    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.38    0.35    0.30    0.43 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.35    0.00    0.43 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    26    0.19    0.11    0.21    0.64 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.64 ^ b_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.64   clock reconvergence pessimism
                          0.06    0.69   library hold time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.58    0.78 ^ input21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net21 (net)
                  0.11    0.00    0.78 ^ place63/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    36    0.53    0.97    0.65    1.43 ^ place63/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net63 (net)
                  0.97    0.00    1.43 ^ b_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.06    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.38    0.35    0.30   10.43 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.35    0.00   10.43 ^ clkbuf_leaf_5_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    20    0.17    0.10    0.20   10.63 ^ clkbuf_leaf_5_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_5_clk (net)
                  0.10    0.00   10.63 ^ b_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.22   10.41   library recovery time
                                 10.41   data required time
-----------------------------------------------------------------------------
                                 10.41   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.06    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.39    0.36    0.31    0.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.36    0.00    0.44 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    24    0.18    0.11    0.20    0.64 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.11    0.00    0.64 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    18    0.26    0.96    0.98    1.62 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_rd_ptr[2] (net)
                  0.96    0.00    1.62 ^ _0652_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.19    0.76    0.64    2.26 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0470_ (net)
                  0.76    0.00    2.26 v _1203_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.38    0.72    2.97 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.38    0.00    2.97 ^ _0623_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    3.20 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0451_ (net)
                  0.09    0.00    3.20 ^ _0624_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    3.31 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0452_ (net)
                  0.16    0.00    3.31 v _0625_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     5    0.06    0.23    0.44    3.75 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0453_ (net)
                  0.23    0.00    3.75 ^ _0644_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    20    0.24    0.45    0.38    4.14 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0466_ (net)
                  0.45    0.00    4.14 ^ _0646_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    4.22 v _0646_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net25 (net)
                  0.12    0.00    4.22 v output25/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    4.92 v output25/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         a_full (net)
                  0.14    0.00    4.92 v a_full (out)
                                  4.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.92   data arrival time
-----------------------------------------------------------------------------
                                  4.88   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.58    0.78 ^ input21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net21 (net)
                  0.11    0.00    0.78 ^ place63/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    36    0.53    0.97    0.65    1.43 ^ place63/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net63 (net)
                  0.97    0.00    1.43 ^ b_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.06    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.38    0.35    0.30   10.43 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.35    0.00   10.43 ^ clkbuf_leaf_5_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    20    0.17    0.10    0.20   10.63 ^ clkbuf_leaf_5_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_5_clk (net)
                  0.10    0.00   10.63 ^ b_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.22   10.41   library recovery time
                                 10.41   data required time
-----------------------------------------------------------------------------
                                 10.41   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.06    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.39    0.36    0.31    0.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.36    0.00    0.44 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    24    0.18    0.11    0.20    0.64 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.11    0.00    0.64 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    18    0.26    0.96    0.98    1.62 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_rd_ptr[2] (net)
                  0.96    0.00    1.62 ^ _0652_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.19    0.76    0.64    2.26 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0470_ (net)
                  0.76    0.00    2.26 v _1203_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.38    0.72    2.97 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.38    0.00    2.97 ^ _0623_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    3.20 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0451_ (net)
                  0.09    0.00    3.20 ^ _0624_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    3.31 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0452_ (net)
                  0.16    0.00    3.31 v _0625_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     5    0.06    0.23    0.44    3.75 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0453_ (net)
                  0.23    0.00    3.75 ^ _0644_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    20    0.24    0.45    0.38    4.14 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0466_ (net)
                  0.45    0.00    4.14 ^ _0646_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.12    0.08    4.22 v _0646_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net25 (net)
                  0.12    0.00    4.22 v output25/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    4.92 v output25/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         a_full (net)
                  0.14    0.00    4.92 v a_full (out)
                                  4.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.92   data arrival time
-----------------------------------------------------------------------------
                                  4.88   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.4653890132904053

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5234

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.19776301085948944

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8864

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31    0.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.64 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.64 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.98    1.62 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.64    2.26 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.72    2.97 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.22    3.20 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.11    3.31 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.44    3.75 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.38    4.14 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
   0.33    4.47 v _1084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.48    4.94 ^ _1192_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    4.94 ^ b_wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.94   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31   10.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.20   10.63 ^ clkbuf_leaf_12_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.64 ^ b_wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.64   clock reconvergence pessimism
  -0.12   10.51   library setup time
          10.51   data required time
---------------------------------------------------------
          10.51   data required time
          -4.94   data arrival time
---------------------------------------------------------
           5.57   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[4][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[4][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31    0.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.64 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.64 ^ b_to_a_mem[4][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    1.00 ^ b_to_a_mem[4][6]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.16 ^ _1132_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.16 ^ b_to_a_mem[4][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.16   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31    0.43 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.64 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.64 ^ b_to_a_mem[4][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.64   clock reconvergence pessimism
   0.02    0.66   library hold time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -1.16   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6312

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6428

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.9207

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.8793

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
99.158656

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.29e-02   8.81e-03   1.72e-07   6.17e-02  32.9%
Combinational          7.90e-02   2.32e-02   1.77e-07   1.02e-01  54.5%
Clock                  1.41e-02   9.55e-03   3.18e-08   2.36e-02  12.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.46e-01   4.15e-02   3.81e-07   1.87e-01 100.0%
                          77.9%      22.1%       0.0%
