Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 17:46:47 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.064        0.000                      0                24561        0.031        0.000                      0                24561        3.225        0.000                       0                 12037  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.064        0.000                      0                24561        0.031        0.000                      0                24561        3.225        0.000                       0                 12037  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.278ns (21.595%)  route 4.640ns (78.405%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.822     5.953    R0_0/D[14]
    SLICE_X25Y68         FDRE                                         r  R0_0/mem_reg[2][4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.025     7.025    R0_0/clk
    SLICE_X25Y68         FDRE                                         r  R0_0/mem_reg[2][4][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y68         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[2][4][14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.278ns (21.683%)  route 4.616ns (78.317%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.798     5.929    R0_0/D[14]
    SLICE_X26Y66         FDRE                                         r  R0_0/mem_reg[1][4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.025     7.025    R0_0/clk
    SLICE_X26Y66         FDRE                                         r  R0_0/mem_reg[1][4][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y66         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[1][4][14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[6][4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.278ns (21.716%)  route 4.607ns (78.284%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.789     5.920    R0_0/D[14]
    SLICE_X25Y66         FDRE                                         r  R0_0/mem_reg[6][4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.024     7.024    R0_0/clk
    SLICE_X25Y66         FDRE                                         r  R0_0/mem_reg[6][4][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y66         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[6][4][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][7][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.278ns (21.738%)  route 4.601ns (78.262%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.783     5.914    R0_0/D[14]
    SLICE_X31Y67         FDRE                                         r  R0_0/mem_reg[0][7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y67         FDRE                                         r  R0_0/mem_reg[0][7][14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y67         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[0][7][14]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.278ns (21.884%)  route 4.562ns (78.116%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.744     5.875    R0_0/D[14]
    SLICE_X25Y67         FDRE                                         r  R0_0/mem_reg[7][4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.024     7.024    R0_0/clk
    SLICE_X25Y67         FDRE                                         r  R0_0/mem_reg[7][4][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y67         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[7][4][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][4][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.278ns (21.887%)  route 4.561ns (78.113%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.743     5.874    R0_0/D[14]
    SLICE_X25Y67         FDRE                                         r  R0_0/mem_reg[3][4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.024     7.024    R0_0/clk
    SLICE_X25Y67         FDRE                                         r  R0_0/mem_reg[3][4][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y67         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[3][4][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[10][6][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 1.278ns (21.906%)  route 4.556ns (78.094%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.738     5.869    R0_0/D[14]
    SLICE_X31Y66         FDRE                                         r  R0_0/mem_reg[10][6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.026     7.026    R0_0/clk
    SLICE_X31Y66         FDRE                                         r  R0_0/mem_reg[10][6][14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y66         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[10][6][14]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[10][8][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 1.278ns (21.917%)  route 4.553ns (78.083%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.521 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.208     4.729    R_int_read0_0/out[14]
    SLICE_X32Y55         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     4.844 f  R_int_read0_0/mem[11][11][14]_i_2/O
                         net (fo=1, routed)           0.223     5.067    sqrt0/mem_reg[1][0][14]_1
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.131 r  sqrt0/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.735     5.866    R0_0/D[14]
    SLICE_X26Y51         FDRE                                         r  R0_0/mem_reg[10][8][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.024     7.024    R0_0/clk
    SLICE_X26Y51         FDRE                                         r  R0_0/mem_reg[10][8][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y51         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[10][8][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            Q_read1_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.008ns (17.302%)  route 4.818ns (82.698%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.037     0.037    fsm9/clk
    SLICE_X34Y42         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  fsm9/out_reg[2]/Q
                         net (fo=48, routed)          0.292     0.425    fsm9/fsm9_out[2]
    SLICE_X33Y43         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     0.523 f  fsm9/out[0]_i_6__0/O
                         net (fo=2, routed)           0.210     0.733    fsm9/out[0]_i_6__0_n_0
    SLICE_X32Y43         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     0.796 f  fsm9/out[31]_i_2__8/O
                         net (fo=15, routed)          0.214     1.010    fsm14/out_reg[0]_45
    SLICE_X31Y45         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     1.157 f  fsm14/done_buf[0]_i_3__0/O
                         net (fo=23, routed)          0.169     1.326    fsm7/done_buf_reg[0]
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.426 r  fsm7/out[31]_i_2__3/O
                         net (fo=37, routed)          0.268     1.694    i1/mem[7][11][31]_i_4__0_0
    SLICE_X33Y46         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.757 r  i1/mem[7][11][31]_i_11/O
                         net (fo=1, routed)           0.104     1.861    i1/mem[7][11][31]_i_11_n_0
    SLICE_X33Y47         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.924 r  i1/mem[7][11][31]_i_4__0/O
                         net (fo=469, routed)         1.779     3.703    Q0_0/out_reg[31]_i_8__0_0
    SLICE_X31Y141        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.091     3.794 r  Q0_0/out_reg[26]_i_17/O
                         net (fo=1, routed)           0.000     3.794    Q0_0/out_reg[26]_i_17_n_0
    SLICE_X31Y141        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.822 r  Q0_0/out_reg[26]_i_6/O
                         net (fo=1, routed)           0.615     4.437    Q0_0/out_reg[26]_i_6_n_0
    SLICE_X27Y114        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     4.614 r  Q0_0/out[26]_i_2/O
                         net (fo=1, routed)           0.010     4.624    Q0_0/out[26]_i_2_n_0
    SLICE_X27Y114        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     4.706 r  Q0_0/out_reg[26]_i_1/O
                         net (fo=3, routed)           1.157     5.863    Q_read1_0/Q0_0_read_data[26]
    SLICE_X28Y49         FDRE                                         r  Q_read1_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.026     7.026    Q_read1_0/clk
    SLICE_X28Y49         FDRE                                         r  Q_read1_0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y49         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    Q_read1_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][9][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.194ns (20.487%)  route 4.634ns (79.513%))
  Logic Levels:           13  (CARRY8=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.035     0.035    done_reg6/clk
    SLICE_X33Y44         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg6/out_reg[0]/Q
                         net (fo=5, routed)           0.324     0.455    fsm8/done_reg6_out
    SLICE_X32Y44         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.555 f  fsm8/done_buf[0]_i_4/O
                         net (fo=6, routed)           0.285     0.840    fsm6/out_reg[0]_9
    SLICE_X34Y46         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     0.878 f  fsm6/out[0]_i_2__20/O
                         net (fo=5, routed)           0.352     1.230    fsm14/out[31]_i_7__0
    SLICE_X30Y45         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.377 r  fsm14/mem[11][11][31]_i_15/O
                         net (fo=27, routed)          0.439     1.816    init01/mem_reg[11][1][31]_1
    SLICE_X32Y54         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.930 r  init01/mem[11][5][31]_i_4/O
                         net (fo=108, routed)         0.764     2.694    R0_0/out[13]_i_7_0
    SLICE_X14Y53         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.756 r  R0_0/out[3]_i_43/O
                         net (fo=1, routed)           0.027     2.783    R0_0/out[3]_i_43_n_0
    SLICE_X14Y53         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     2.873 r  R0_0/out_reg[3]_i_20/O
                         net (fo=1, routed)           0.531     3.404    R0_0/out_reg[3]_i_20_n_0
    SLICE_X18Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.443 r  R0_0/out[3]_i_7/O
                         net (fo=1, routed)           0.012     3.455    R0_0/out[3]_i_7_n_0
    SLICE_X18Y53         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     3.538 r  R0_0/out_reg[3]_i_3/O
                         net (fo=3, routed)           0.341     3.879    R0_0/out_reg[3]_i_3_n_0
    SLICE_X26Y53         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     3.943 r  R0_0/mem[11][11][15]_i_25/O
                         net (fo=1, routed)           0.284     4.227    add8/left[3]
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     4.364 r  add8/mem_reg[11][11][15]_i_4/CO[7]
                         net (fo=1, routed)           0.028     4.392    add8/mem_reg[11][11][15]_i_4_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.537 r  add8/mem_reg[11][11][15]_i_3/O[5]
                         net (fo=1, routed)           0.400     4.937    R_int_read0_0/out[13]
    SLICE_X35Y55         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     4.976 f  R_int_read0_0/mem[11][11][13]_i_2/O
                         net (fo=1, routed)           0.046     5.022    sqrt0/mem_reg[1][0][13]
    SLICE_X35Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.062 r  sqrt0/mem[11][11][13]_i_1/O
                         net (fo=144, routed)         0.801     5.863    R0_0/D[13]
    SLICE_X28Y48         FDRE                                         r  R0_0/mem_reg[2][9][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=12084, unset)        0.026     7.026    R0_0/clk
    SLICE_X28Y48         FDRE                                         r  R0_0/mem_reg[2][9][13]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y48         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[2][9][13]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  1.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 sqrt0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.038ns (45.238%)  route 0.046ns (54.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.013     0.013    sqrt0/clk
    SLICE_X34Y55         FDRE                                         r  sqrt0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  sqrt0/q_reg[0]/Q
                         net (fo=3, routed)           0.046     0.097    sqrt0/q_reg_n_0_[0]
    SLICE_X34Y55         FDRE                                         r  sqrt0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.019     0.019    sqrt0/clk
    SLICE_X34Y55         FDRE                                         r  sqrt0/q_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y55         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    sqrt0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X22Y85         FDRE                                         r  div_pipe0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[15]
    SLICE_X22Y85         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[15]_i_1_n_0
    SLICE_X22Y85         FDRE                                         r  div_pipe0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X22Y85         FDRE                                         r  div_pipe0/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y85         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X23Y85         FDRE                                         r  div_pipe0/quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[7]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[7]
    SLICE_X23Y85         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[7]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[7]_i_1_n_0
    SLICE_X23Y85         FDRE                                         r  div_pipe0/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X23Y85         FDRE                                         r  div_pipe0/quotient_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y85         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.013     0.013    div_pipe0/clk
    SLICE_X23Y86         FDRE                                         r  div_pipe0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  div_pipe0/out_reg[22]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read1_0/div_pipe0_out[22]
    SLICE_X23Y87         FDRE                                         r  bin_read1_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.019     0.019    bin_read1_0/clk
    SLICE_X23Y87         FDRE                                         r  bin_read1_0/out_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y87         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    mult_pipe0/clk
    SLICE_X33Y35         FDRE                                         r  mult_pipe0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[1]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/out[1]
    SLICE_X33Y34         FDRE                                         r  bin_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.018     0.018    bin_read0_0/clk
    SLICE_X33Y34         FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y34         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.013     0.013    mult_pipe1/clk
    SLICE_X28Y55         FDRE                                         r  mult_pipe1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_reg[21]/Q
                         net (fo=1, routed)           0.060     0.110    bin_read2_0/Q[21]
    SLICE_X27Y55         FDRE                                         r  bin_read2_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X27Y55         FDRE                                         r  bin_read2_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y55         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    cond_computed2/clk
    SLICE_X35Y47         FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed2/out_reg[0]/Q
                         net (fo=4, routed)           0.026     0.077    fsm3/cond_computed2_out
    SLICE_X35Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  fsm3/out[0]_i_1__30/O
                         net (fo=1, routed)           0.017     0.108    cond_computed2/out_reg[0]_0
    SLICE_X35Y47         FDRE                                         r  cond_computed2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.018     0.018    cond_computed2/clk
    SLICE_X35Y47         FDRE                                         r  cond_computed2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y47         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X22Y85         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[16]
    SLICE_X22Y85         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X22Y85         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X22Y85         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y85         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 init11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            init11/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.060ns (61.224%)  route 0.038ns (38.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    init11/clk
    SLICE_X32Y50         FDRE                                         r  init11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  init11/out_reg[0]/Q
                         net (fo=6, routed)           0.031     0.082    init11/Q[0]
    SLICE_X32Y50         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.103 r  init11/out[1]_i_1__1/O
                         net (fo=1, routed)           0.007     0.110    init11/init11_in[1]
    SLICE_X32Y50         FDRE                                         r  init11/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.018     0.018    init11/clk
    SLICE_X32Y50         FDRE                                         r  init11/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y50         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    init11/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X22Y89         FDRE                                         r  div_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.061     0.112    bin_read1_0/div_pipe0_out[13]
    SLICE_X22Y89         FDRE                                         r  bin_read1_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12084, unset)        0.019     0.019    bin_read1_0/clk
    SLICE_X22Y89         FDRE                                         r  bin_read1_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y89         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y13  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y17  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y19  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X32Y42   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y10   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y42   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y10   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y10   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y11   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y11   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y13   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y42   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y42   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y10   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y10   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y10   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y10   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y10   A0_0/mem_reg[0][0][12]/C



