EESchema Schematic File Version 5
LIBS:shield_SDR_UN-cache
EELAYER 29 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5800 4450 1100 300 
U 5CC081D2
F0 "rf_front_end" 50
F1 "rf_front_end.sch" 50
$EndSheet
$Sheet
S 5800 5000 1100 300 
U 5CC08265
F0 "FPGA" 50
F1 "FPGA.sch" 50
$EndSheet
$Sheet
S 5800 3000 1200 950 
U 5CC082AD
F0 "proc" 50
F1 "proc.sch" 50
F2 "BOOT0" I L 5800 3100 50 
F3 "STM_JTDO" O R 7000 3850 50 
F4 "STM_JTRST" I L 5800 3700 50 
F5 "STM_JTDI" I L 5800 3850 50 
F6 "STM_JTCK" I L 5800 3400 50 
F7 "STM_JTMS" I L 5800 3250 50 
F8 "STM_JNRST" I L 5800 3550 50 
$EndSheet
$Sheet
S 3900 4500 1100 300 
U 5CC08321
F0 "power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 4250 3000 1150 1000
U 5CFB52DC
F0 "omega_2" 50
F1 "omega_2.sch" 50
F2 "BOOT_0" O R 5400 3100 50 
$EndSheet
Wire Wire Line
	5400 3100 5800 3100
$EndSCHEMATC
