# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do simulation_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:17 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 14:12:18 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:19 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:12:19 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:19 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:12:19 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:20 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 14:12:22 on Feb 22,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:22 on Feb 22,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 14:12:23 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclone10lp_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclone10lp_ver".
# vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cyclone10lp_ver ./verilog_libs/cyclone10lp_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclone10lp_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclone10lp_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:23 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work cyclone10lp_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclone10lp_atoms.v 
# -- Compiling UDP CYCLONE10LP_PRIM_DFFE
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH
# -- Compiling module cyclone10lp_dffe
# -- Compiling module cyclone10lp_mux21
# -- Compiling module cyclone10lp_mux41
# -- Compiling module cyclone10lp_and1
# -- Compiling module cyclone10lp_and16
# -- Compiling module cyclone10lp_bmux21
# -- Compiling module cyclone10lp_b17mux21
# -- Compiling module cyclone10lp_nmux21
# -- Compiling module cyclone10lp_b5mux21
# -- Compiling module cyclone10lp_latch
# -- Compiling module cyclone10lp_routing_wire
# -- Compiling module cyclone10lp_m_cntr
# -- Compiling module cyclone10lp_n_cntr
# -- Compiling module cyclone10lp_scale_cntr
# -- Compiling module cyclone10lp_pll_reg
# -- Compiling module cyclone10lp_pll
# -- Compiling module cyclone10lp_lcell_comb
# -- Compiling module cyclone10lp_ff
# -- Compiling module cyclone10lp_ram_pulse_generator
# -- Compiling module cyclone10lp_ram_register
# -- Compiling module cyclone10lp_ram_block
# -- Compiling module cyclone10lp_mac_data_reg
# -- Compiling module cyclone10lp_mac_sign_reg
# -- Compiling module cyclone10lp_mac_mult_internal
# -- Compiling module cyclone10lp_mac_mult
# -- Compiling module cyclone10lp_mac_out
# -- Compiling module cyclone10lp_io_ibuf
# -- Compiling module cyclone10lp_io_obuf
# -- Compiling module cyclone10lp_ddio_out
# -- Compiling module cyclone10lp_ddio_oe
# -- Compiling module cyclone10lp_pseudo_diff_out
# -- Compiling module cyclone10lp_io_pad
# -- Compiling module cyclone10lp_asmiblock
# -- Compiling module cyclone10lp_ena_reg
# -- Compiling module cyclone10lp_clkctrl
# -- Compiling module cyclone10lp_rublock
# -- Compiling module cyclone10lp_apfcontroller
# -- Compiling module cyclone10lp_termination_ctrl
# -- Compiling module cyclone10lp_termination_rupdn
# -- Compiling module cyclone10lp_termination
# -- Compiling module cyclone10lp_jtag
# -- Compiling module cyclone10lp_crcblock
# -- Compiling module cyclone10lp_oscillator
# 
# Top level modules:
# 	cyclone10lp_dffe
# 	cyclone10lp_and1
# 	cyclone10lp_and16
# 	cyclone10lp_bmux21
# 	cyclone10lp_b17mux21
# 	cyclone10lp_nmux21
# 	cyclone10lp_b5mux21
# 	cyclone10lp_pll_reg
# 	cyclone10lp_pll
# 	cyclone10lp_lcell_comb
# 	cyclone10lp_ff
# 	cyclone10lp_ram_block
# 	cyclone10lp_mac_mult
# 	cyclone10lp_mac_out
# 	cyclone10lp_io_ibuf
# 	cyclone10lp_io_obuf
# 	cyclone10lp_ddio_out
# 	cyclone10lp_ddio_oe
# 	cyclone10lp_pseudo_diff_out
# 	cyclone10lp_io_pad
# 	cyclone10lp_asmiblock
# 	cyclone10lp_clkctrl
# 	cyclone10lp_rublock
# 	cyclone10lp_apfcontroller
# 	cyclone10lp_termination
# 	cyclone10lp_jtag
# 	cyclone10lp_crcblock
# 	cyclone10lp_oscillator
# End time: 14:12:24 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Solom/OneDrive/Desktop/Control/simulation {C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:24 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Solom/OneDrive/Desktop/Control/simulation" C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v 
# -- Compiling module simulation
# 
# Top level modules:
# 	simulation
# End time: 14:12:24 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.simulation
# vsim work.simulation 
# Start time: 14:12:33 on Feb 22,2023
# Loading work.simulation
add wave -position insertpoint sim:/simulation/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Solom  Hostname: SOLOMONS-LAPTOP  ProcessID: 18240
#           Attempting to use alternate WLF file "./wlft9ccghb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9ccghb
run
# interval 2 start = 150, pi start = 130, second pi_2 start= 170
# Time =0 clk = 0 rf = 0 counter = 0
run
# Time =5000 clk = 1 rf = 0 counter = 1
run
# Time =10000 clk = 0 rf = 0 counter = 2
run
# Time =15000 clk = 1 rf = 0 counter = 3
run
# Time =20000 clk = 0 rf = 0 counter = 4
run
# Time =25000 clk = 1 rf = 0 counter = 5
run
# Time =30000 clk = 0 rf = 0 counter = 6
run
# Time =35000 clk = 1 rf = 0 counter = 7
run
# Time =40000 clk = 0 rf = 0 counter = 8
run
# Time =45000 clk = 1 rf = 0 counter = 9
# Time =50000 clk = 0 rf = 0 counter = 10
run
# Time =55000 clk = 1 rf = 0 counter = 11
# Time =60000 clk = 0 rf = 0 counter = 12
run
# Time =65000 clk = 1 rf = 0 counter = 13
# Time =70000 clk = 0 rf = 0 counter = 14
run
# Time =75000 clk = 1 rf = 0 counter = 15
# Time =80000 clk = 0 rf = 0 counter = 16
run
# Time =85000 clk = 1 rf = 0 counter = 17
# Time =90000 clk = 0 rf = 0 counter = 18
run
# Time =95000 clk = 1 rf = 0 counter = 19
# Time =100000 clk = 0 rf = 0 counter = 20
run
# Time =105000 clk = 1 rf = 0 counter = 21
# Time =110000 clk = 0 rf = 0 counter = 22
run
# Time =115000 clk = 1 rf = 0 counter = 23
# Time =120000 clk = 0 rf = 0 counter = 24
run
# Time =125000 clk = 1 rf = 0 counter = 25
# Time =130000 clk = 0 rf = 0 counter = 26
run
# Time =135000 clk = 1 rf = 0 counter = 27
# Time =140000 clk = 0 rf = 0 counter = 28
run
# Time =145000 clk = 1 rf = 0 counter = 29
# Time =150000 clk = 0 rf = 0 counter = 30
run
# Time =155000 clk = 1 rf = 0 counter = 31
# Time =160000 clk = 0 rf = 0 counter = 32
run
# Time =165000 clk = 1 rf = 0 counter = 33
# Time =170000 clk = 0 rf = 0 counter = 34
run
# Time =175000 clk = 1 rf = 0 counter = 35
# Time =180000 clk = 0 rf = 0 counter = 36
run
# Time =185000 clk = 1 rf = 0 counter = 37
# Time =190000 clk = 0 rf = 0 counter = 38
run
# Time =195000 clk = 1 rf = 0 counter = 39
# Time =200000 clk = 0 rf = 0 counter = 40
run
# Time =205000 clk = 1 rf = 0 counter = 41
# Time =210000 clk = 0 rf = 0 counter = 42
run
# Time =215000 clk = 1 rf = 0 counter = 43
# Time =220000 clk = 0 rf = 0 counter = 44
run
# Time =225000 clk = 1 rf = 0 counter = 45
# Time =230000 clk = 0 rf = 0 counter = 46
run
# Time =235000 clk = 1 rf = 0 counter = 47
# Time =240000 clk = 0 rf = 0 counter = 48
run
# Time =245000 clk = 1 rf = 0 counter = 49
# Time =250000 clk = 0 rf = 0 counter = 50
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run
# Time =255000 clk = 1 rf = 0 counter = 51
# Time =260000 clk = 0 rf = 0 counter = 52
run
# Time =265000 clk = 1 rf = 0 counter = 53
# Time =270000 clk = 0 rf = 0 counter = 54
run
# Time =275000 clk = 1 rf = 0 counter = 55
# Time =280000 clk = 0 rf = 0 counter = 56
run
# Time =285000 clk = 1 rf = 0 counter = 57
# Time =290000 clk = 0 rf = 0 counter = 58
run
# Time =295000 clk = 1 rf = 0 counter = 59
# Time =300000 clk = 0 rf = 0 counter = 60
run
# Time =305000 clk = 1 rf = 0 counter = 61
# Time =310000 clk = 0 rf = 0 counter = 62
run
# Time =315000 clk = 1 rf = 0 counter = 63
# Time =320000 clk = 0 rf = 0 counter = 64
run
# Time =325000 clk = 1 rf = 0 counter = 65
# Time =330000 clk = 0 rf = 0 counter = 66
run
# Time =335000 clk = 1 rf = 0 counter = 67
# Time =340000 clk = 0 rf = 0 counter = 68
run
# Time =345000 clk = 1 rf = 0 counter = 69
# Time =350000 clk = 0 rf = 0 counter = 70
run
# Time =355000 clk = 1 rf = 0 counter = 71
# Time =360000 clk = 0 rf = 0 counter = 72
run
# Time =365000 clk = 1 rf = 0 counter = 73
# Time =370000 clk = 0 rf = 0 counter = 74
run
# Time =375000 clk = 1 rf = 0 counter = 75
# Time =380000 clk = 0 rf = 0 counter = 76
run
# Time =385000 clk = 1 rf = 0 counter = 77
# Time =390000 clk = 0 rf = 0 counter = 78
run
# Time =395000 clk = 1 rf = 0 counter = 79
# Time =400000 clk = 0 rf = 0 counter = 80
run
# Time =405000 clk = 1 rf = 0 counter = 81
# Time =410000 clk = 0 rf = 0 counter = 82
run
# Time =415000 clk = 1 rf = 0 counter = 83
# Time =420000 clk = 0 rf = 0 counter = 84
run
# Time =425000 clk = 1 rf = 0 counter = 85
# Time =430000 clk = 0 rf = 0 counter = 86
run
# Time =435000 clk = 1 rf = 0 counter = 87
# Time =440000 clk = 0 rf = 0 counter = 88
run
# Time =445000 clk = 1 rf = 0 counter = 89
# Time =450000 clk = 0 rf = 0 counter = 90
run
# Time =455000 clk = 1 rf = 0 counter = 91
# Time =460000 clk = 0 rf = 0 counter = 92
run
# Time =465000 clk = 1 rf = 0 counter = 93
# Time =470000 clk = 0 rf = 0 counter = 94
run
# Time =475000 clk = 1 rf = 0 counter = 95
# Time =480000 clk = 0 rf = 0 counter = 96
run
# Time =485000 clk = 1 rf = 0 counter = 97
# Time =490000 clk = 0 rf = 0 counter = 98
run
# Time =495000 clk = 1 rf = 0 counter = 99
# pi/2 1
# Time =500000 clk = 0 rf = 1 counter = 100
# pi/2 1
run
# Time =505000 clk = 1 rf = 1 counter = 101
# pi/2 1
# Time =510000 clk = 0 rf = 1 counter = 102
# pi/2 1
run
# Time =515000 clk = 1 rf = 1 counter = 103
# pi/2 1
# Time =520000 clk = 0 rf = 1 counter = 104
# pi/2 1
run
# Time =525000 clk = 1 rf = 1 counter = 105
# pi/2 1
# Time =530000 clk = 0 rf = 1 counter = 106
# pi/2 1
run
# Time =535000 clk = 1 rf = 1 counter = 107
# pi/2 1
# Time =540000 clk = 0 rf = 1 counter = 108
# pi/2 1
run
# Time =545000 clk = 1 rf = 1 counter = 109
# Time =550000 clk = 0 rf = 0 counter = 110
run
# Time =555000 clk = 1 rf = 0 counter = 111
# Time =560000 clk = 0 rf = 0 counter = 112
run
# Time =565000 clk = 1 rf = 0 counter = 113
# Time =570000 clk = 0 rf = 0 counter = 114
run
# Time =575000 clk = 1 rf = 0 counter = 115
# Time =580000 clk = 0 rf = 0 counter = 116
run
# Time =585000 clk = 1 rf = 0 counter = 117
# Time =590000 clk = 0 rf = 0 counter = 118
run
# Time =595000 clk = 1 rf = 0 counter = 119
# Time =600000 clk = 0 rf = 0 counter = 120
run
# Time =605000 clk = 1 rf = 0 counter = 121
# Time =610000 clk = 0 rf = 0 counter = 122
run
# Time =615000 clk = 1 rf = 0 counter = 123
# Time =620000 clk = 0 rf = 0 counter = 124
run
# Time =625000 clk = 1 rf = 0 counter = 125
# Time =630000 clk = 0 rf = 0 counter = 126
run
# Time =635000 clk = 1 rf = 0 counter = 127
# Time =640000 clk = 0 rf = 0 counter = 128
run
# Time =645000 clk = 1 rf = 0 counter = 129
# pi
# Time =650000 clk = 0 rf = 1 counter = 130
# pi
run
# Time =655000 clk = 1 rf = 1 counter = 131
# pi
# Time =660000 clk = 0 rf = 1 counter = 132
# pi
run
# Time =665000 clk = 1 rf = 1 counter = 133
# pi
# Time =670000 clk = 0 rf = 1 counter = 134
# pi
run
# Time =675000 clk = 1 rf = 1 counter = 135
# pi
# Time =680000 clk = 0 rf = 1 counter = 136
# pi
run
# Time =685000 clk = 1 rf = 1 counter = 137
# pi
# Time =690000 clk = 0 rf = 1 counter = 138
# pi
run
# Time =695000 clk = 1 rf = 1 counter = 139
# pi
# Time =700000 clk = 0 rf = 1 counter = 140
# pi
run
# Time =705000 clk = 1 rf = 1 counter = 141
# pi
# Time =710000 clk = 0 rf = 1 counter = 142
# pi
run
# Time =715000 clk = 1 rf = 1 counter = 143
# pi
# Time =720000 clk = 0 rf = 1 counter = 144
# pi
run
# Time =725000 clk = 1 rf = 1 counter = 145
# pi
# Time =730000 clk = 0 rf = 1 counter = 146
# pi
run
# Time =735000 clk = 1 rf = 1 counter = 147
# pi
# Time =740000 clk = 0 rf = 1 counter = 148
# pi
run
# Time =745000 clk = 1 rf = 1 counter = 149
# Time =750000 clk = 0 rf = 0 counter = 150
run
# Time =755000 clk = 1 rf = 0 counter = 151
# Time =760000 clk = 0 rf = 0 counter = 152
run
# Time =765000 clk = 1 rf = 0 counter = 153
# Time =770000 clk = 0 rf = 0 counter = 154
run
# Time =775000 clk = 1 rf = 0 counter = 155
# Time =780000 clk = 0 rf = 0 counter = 156
run
# Time =785000 clk = 1 rf = 0 counter = 157
# Time =790000 clk = 0 rf = 0 counter = 158
run
# Time =795000 clk = 1 rf = 0 counter = 159
# Time =800000 clk = 0 rf = 0 counter = 160
run
# Time =805000 clk = 1 rf = 0 counter = 161
# Time =810000 clk = 0 rf = 0 counter = 162
run
# Time =815000 clk = 1 rf = 0 counter = 163
# Time =820000 clk = 0 rf = 0 counter = 164
run
# Time =825000 clk = 1 rf = 0 counter = 165
# Time =830000 clk = 0 rf = 0 counter = 166
run
# Time =835000 clk = 1 rf = 0 counter = 167
# Time =840000 clk = 0 rf = 0 counter = 168
run
# Time =845000 clk = 1 rf = 0 counter = 169
# pi/2 2
# Time =850000 clk = 0 rf = 1 counter = 170
# pi/2 2
run
# Time =855000 clk = 1 rf = 1 counter = 171
# pi/2 2
# Time =860000 clk = 0 rf = 1 counter = 172
# pi/2 2
run
# Time =865000 clk = 1 rf = 1 counter = 173
# pi/2 2
# Time =870000 clk = 0 rf = 1 counter = 174
# pi/2 2
run
# Time =875000 clk = 1 rf = 1 counter = 175
# pi/2 2
# Time =880000 clk = 0 rf = 1 counter = 176
# pi/2 2
run
# Time =885000 clk = 1 rf = 1 counter = 177
# pi/2 2
# Time =890000 clk = 0 rf = 1 counter = 178
# pi/2 2
run
# Time =895000 clk = 1 rf = 1 counter = 179
# Time =900000 clk = 0 rf = 0 counter = 180
# End time: 14:14:54 on Feb 22,2023, Elapsed time: 0:02:21
# Errors: 0, Warnings: 2
