#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fcb63904450 .scope module, "alu_tb" "alu_tb" 2 23;
 .timescale -9 -12;
v0x7fcb63914bf0_0 .net "br", 0 0, v0x7fcb63914920_0;  1 drivers
v0x7fcb63914ca0_0 .var "code", 5 0;
v0x7fcb63914d30_0 .var "op1", 31 0;
v0x7fcb63914e00_0 .var "op2", 31 0;
v0x7fcb63914eb0_0 .net "result", 31 0, v0x7fcb639047e0_0;  1 drivers
S_0x7fcb639045c0 .scope module, "alu" "alu" 2 31, 3 5 0, S_0x7fcb63904450;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "alucode";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "br_taken";
v0x7fcb639047e0_0 .var "alu_result", 31 0;
v0x7fcb63914870_0 .net "alucode", 5 0, v0x7fcb63914ca0_0;  1 drivers
v0x7fcb63914920_0 .var "br_taken", 0 0;
v0x7fcb639149d0_0 .net "op1", 31 0, v0x7fcb63914d30_0;  1 drivers
v0x7fcb63914a80_0 .net "op2", 31 0, v0x7fcb63914e00_0;  1 drivers
E_0x7fcb639047b0 .event edge, v0x7fcb63914870_0, v0x7fcb63914a80_0, v0x7fcb639149d0_0;
    .scope S_0x7fcb639045c0;
T_0 ;
    %wait E_0x7fcb639047b0;
    %load/vec4 v0x7fcb63914870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.0 ;
    %load/vec4 v0x7fcb63914a80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.1 ;
    %load/vec4 v0x7fcb63914a80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.2 ;
    %load/vec4 v0x7fcb63914a80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.3 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/e;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
T_0.29 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.27;
T_0.4 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/ne;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
T_0.31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.27;
T_0.5 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/s;
    %jmp/0xz  T_0.32, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.33;
T_0.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
T_0.33 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.27;
T_0.6 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/s;
    %jmp/0xz  T_0.34, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
T_0.35 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.27;
T_0.7 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/u;
    %jmp/0xz  T_0.36, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.37;
T_0.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
T_0.37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.27;
T_0.8 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/u;
    %jmp/0xz  T_0.38, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.39;
T_0.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
T_0.39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.27;
T_0.9 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.10 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.11 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.12 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.13 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.14 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.15 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.16 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.17 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %add;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.18 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %sub;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/s;
    %jmp/0xz  T_0.40, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.41;
T_0.40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
T_0.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.20 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %cmp/u;
    %jmp/0xz  T_0.42, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %jmp T_0.43;
T_0.42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcb639047e0_0, 0;
T_0.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.21 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %xor;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %or;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.23 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %and;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0x7fcb639149d0_0;
    %load/vec4 v0x7fcb63914a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7fcb639047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcb63914920_0, 0;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fcb63904450;
T_1 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "%s:", "ALU_ADD" {0 0 0};
    %vpi_call 2 51 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 89, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 54 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000001011001 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 57 "$display", "    result == 32'd89" {0 0 0};
T_1.1 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 61 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 64 "$display", "    br == `DISABLE" {0 0 0};
T_1.3 ;
    %vpi_call 2 66 "$display", "%s test passed\012", "ALU_ADD" {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "%s:", "ALU_SUB" {0 0 0};
    %vpi_call 2 57 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 60 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 63 "$display", "    result == 32'hFFFFFFFF" {0 0 0};
T_1.5 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 67 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 68 "$finish" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 70 "$display", "    br == `DISABLE" {0 0 0};
T_1.7 ;
    %vpi_call 2 72 "$display", "%s test passed\012", "ALU_SUB" {0 0 0};
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 3135023902, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "%s:", "ALU_SLT" {0 0 0};
    %vpi_call 2 63 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 66 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 67 "$finish" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 69 "$display", "    result == 32'h0" {0 0 0};
T_1.9 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 73 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 76 "$display", "    br == `DISABLE" {0 0 0};
T_1.11 ;
    %vpi_call 2 78 "$display", "%s test passed\012", "ALU_SLT" {0 0 0};
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3135023902, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "%s:", "ALU_SLTU" {0 0 0};
    %vpi_call 2 69 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %vpi_call 2 72 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 75 "$display", "    result == 32'h1" {0 0 0};
T_1.13 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 79 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 82 "$display", "    br == `DISABLE" {0 0 0};
T_1.15 ;
    %vpi_call 2 84 "$display", "%s test passed\012", "ALU_SLTU" {0 0 0};
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3135023902, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 78 "$display", "%s:", "ALU_XOR" {0 0 0};
    %vpi_call 2 79 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 1144082896, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %vpi_call 2 82 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b01000100001100010101000111010000 {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
    %jmp T_1.17;
T_1.16 ;
    %vpi_call 2 85 "$display", "    result == 32'h443151d0" {0 0 0};
T_1.17 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.18, 6;
    %vpi_call 2 89 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 92 "$display", "    br == `DISABLE" {0 0 0};
T_1.19 ;
    %vpi_call 2 94 "$display", "%s test passed\012", "ALU_XOR" {0 0 0};
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3135023902, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 84 "$display", "%s:", "ALU_OR" {0 0 0};
    %vpi_call 2 85 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 4278057950, 0, 32;
    %jmp/0xz  T_1.20, 6;
    %vpi_call 2 88 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b11111110111111011111101111011110 {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
    %jmp T_1.21;
T_1.20 ;
    %vpi_call 2 91 "$display", "    result == 32'hFEFDFBDE" {0 0 0};
T_1.21 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.22, 6;
    %vpi_call 2 95 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 96 "$finish" {0 0 0};
    %jmp T_1.23;
T_1.22 ;
    %vpi_call 2 98 "$display", "    br == `DISABLE" {0 0 0};
T_1.23 ;
    %vpi_call 2 100 "$display", "%s test passed\012", "ALU_OR" {0 0 0};
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3135023902, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 90 "$display", "%s:", "ALU_AND" {0 0 0};
    %vpi_call 2 91 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 3133975054, 0, 32;
    %jmp/0xz  T_1.24, 6;
    %vpi_call 2 94 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b10111010110011001010101000001110 {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 97 "$display", "    result == 32'hBACCAA0E" {0 0 0};
T_1.25 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.26, 6;
    %vpi_call 2 101 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %jmp T_1.27;
T_1.26 ;
    %vpi_call 2 104 "$display", "    br == `DISABLE" {0 0 0};
T_1.27 ;
    %vpi_call 2 106 "$display", "%s test passed\012", "ALU_AND" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 1036, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 100 "$display", "%s:", "ALU_SLL" {0 0 0};
    %vpi_call 2 101 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 3752648704, 0, 32;
    %jmp/0xz  T_1.28, 6;
    %vpi_call 2 104 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b11011111101011001110000000000000 {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %jmp T_1.29;
T_1.28 ;
    %vpi_call 2 107 "$display", "    result == 32'hDFACE000" {0 0 0};
T_1.29 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.30, 6;
    %vpi_call 2 111 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %jmp T_1.31;
T_1.30 ;
    %vpi_call 2 114 "$display", "    br == `DISABLE" {0 0 0};
T_1.31 ;
    %vpi_call 2 116 "$display", "%s test passed\012", "ALU_SLL" {0 0 0};
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3735936685, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 106 "$display", "%s:", "ALU_SRL" {0 0 0};
    %vpi_call 2 107 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 57005, 0, 32;
    %jmp/0xz  T_1.32, 6;
    %vpi_call 2 110 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000001101111010101101 {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %jmp T_1.33;
T_1.32 ;
    %vpi_call 2 113 "$display", "    result == 32'hDEAD" {0 0 0};
T_1.33 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.34, 6;
    %vpi_call 2 117 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %jmp T_1.35;
T_1.34 ;
    %vpi_call 2 120 "$display", "    br == `DISABLE" {0 0 0};
T_1.35 ;
    %vpi_call 2 122 "$display", "%s test passed\012", "ALU_SRL" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3735936685, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 112 "$display", "%s:", "ALU_SRA" {0 0 0};
    %vpi_call 2 113 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 4294958765, 0, 32;
    %jmp/0xz  T_1.36, 6;
    %vpi_call 2 116 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b11111111111111111101111010101101 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %jmp T_1.37;
T_1.36 ;
    %vpi_call 2 119 "$display", "    result == 32'hFFFFDEAD" {0 0 0};
T_1.37 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.38, 6;
    %vpi_call 2 123 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %jmp T_1.39;
T_1.38 ;
    %vpi_call 2 126 "$display", "    br == `DISABLE" {0 0 0};
T_1.39 ;
    %vpi_call 2 128 "$display", "%s test passed\012", "ALU_SRA" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 262144, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 122 "$display", "%s:", "ALU_JAL" {0 0 0};
    %vpi_call 2 123 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 262148, 0, 32;
    %jmp/0xz  T_1.40, 6;
    %vpi_call 2 126 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000001000000000000000100 {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %jmp T_1.41;
T_1.40 ;
    %vpi_call 2 129 "$display", "    result == 32'h40004" {0 0 0};
T_1.41 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.42, 6;
    %vpi_call 2 133 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 134 "$finish" {0 0 0};
    %jmp T_1.43;
T_1.42 ;
    %vpi_call 2 136 "$display", "    br == `ENABLE" {0 0 0};
T_1.43 ;
    %vpi_call 2 138 "$display", "%s test passed\012", "ALU_JAL" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 327680, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 128 "$display", "%s:", "ALU_JALR" {0 0 0};
    %vpi_call 2 129 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 327684, 0, 32;
    %jmp/0xz  T_1.44, 6;
    %vpi_call 2 132 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000001010000000000000100 {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %jmp T_1.45;
T_1.44 ;
    %vpi_call 2 135 "$display", "    result == 32'h50004" {0 0 0};
T_1.45 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.46, 6;
    %vpi_call 2 139 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %jmp T_1.47;
T_1.46 ;
    %vpi_call 2 142 "$display", "    br == `ENABLE" {0 0 0};
T_1.47 ;
    %vpi_call 2 144 "$display", "%s test passed\012", "ALU_JALR" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3131961357, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 3131951870, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 135 "$display", "%s:", "ALU_BEQ-1" {0 0 0};
    %vpi_call 2 136 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.48, 6;
    %vpi_call 2 139 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %jmp T_1.49;
T_1.48 ;
    %vpi_call 2 142 "$display", "    result == 32'h0" {0 0 0};
T_1.49 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.50, 6;
    %vpi_call 2 146 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %jmp T_1.51;
T_1.50 ;
    %vpi_call 2 149 "$display", "    br == `DISABLE" {0 0 0};
T_1.51 ;
    %vpi_call 2 151 "$display", "%s test passed\012", "ALU_BEQ-1" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3131961357, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 3131961357, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 140 "$display", "%s:", "ALU_BEQ-2" {0 0 0};
    %vpi_call 2 141 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.52, 6;
    %vpi_call 2 144 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 145 "$finish" {0 0 0};
    %jmp T_1.53;
T_1.52 ;
    %vpi_call 2 147 "$display", "    result == 32'h0" {0 0 0};
T_1.53 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.54, 6;
    %vpi_call 2 151 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_1.55;
T_1.54 ;
    %vpi_call 2 154 "$display", "    br == `ENABLE" {0 0 0};
T_1.55 ;
    %vpi_call 2 156 "$display", "%s test passed\012", "ALU_BEQ-2" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 3131961357, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 3131961357, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %vpi_call 2 146 "$display", "%s:", "ALU_BNE" {0 0 0};
    %vpi_call 2 147 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.56, 6;
    %vpi_call 2 150 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %jmp T_1.57;
T_1.56 ;
    %vpi_call 2 153 "$display", "    result == 32'h0" {0 0 0};
T_1.57 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.58, 6;
    %vpi_call 2 157 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %jmp T_1.59;
T_1.58 ;
    %vpi_call 2 160 "$display", "    br == `DISABLE" {0 0 0};
T_1.59 ;
    %vpi_call 2 162 "$display", "%s test passed\012", "ALU_BNE" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 291, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 152 "$display", "%s:", "ALU_BLT-1" {0 0 0};
    %vpi_call 2 153 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.60, 6;
    %vpi_call 2 156 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %jmp T_1.61;
T_1.60 ;
    %vpi_call 2 159 "$display", "    result == 32'h0" {0 0 0};
T_1.61 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.62, 6;
    %vpi_call 2 163 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
    %jmp T_1.63;
T_1.62 ;
    %vpi_call 2 166 "$display", "    br == `ENABLE" {0 0 0};
T_1.63 ;
    %vpi_call 2 168 "$display", "%s test passed\012", "ALU_BLT-1" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4276215469, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 157 "$display", "%s:", "ALU_BLT-2" {0 0 0};
    %vpi_call 2 158 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.64, 6;
    %vpi_call 2 161 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %jmp T_1.65;
T_1.64 ;
    %vpi_call 2 164 "$display", "    result == 32'h0" {0 0 0};
T_1.65 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.66, 6;
    %vpi_call 2 168 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 169 "$finish" {0 0 0};
    %jmp T_1.67;
T_1.66 ;
    %vpi_call 2 171 "$display", "    br == `DISABLE" {0 0 0};
T_1.67 ;
    %vpi_call 2 173 "$display", "%s test passed\012", "ALU_BLT-2" {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4276215469, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 163 "$display", "%s:", "ALU_BLTU-1" {0 0 0};
    %vpi_call 2 164 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.68, 6;
    %vpi_call 2 167 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 168 "$finish" {0 0 0};
    %jmp T_1.69;
T_1.68 ;
    %vpi_call 2 170 "$display", "    result == 32'h0" {0 0 0};
T_1.69 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.70, 6;
    %vpi_call 2 174 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %jmp T_1.71;
T_1.70 ;
    %vpi_call 2 177 "$display", "    br == `ENABLE" {0 0 0};
T_1.71 ;
    %vpi_call 2 179 "$display", "%s test passed\012", "ALU_BLTU-1" {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 167 "$display", "%s:", "ALU_BLTU-2" {0 0 0};
    %vpi_call 2 168 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.72, 6;
    %vpi_call 2 171 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %jmp T_1.73;
T_1.72 ;
    %vpi_call 2 174 "$display", "    result == 32'h0" {0 0 0};
T_1.73 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.74, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_1.75;
T_1.74 ;
    %vpi_call 2 181 "$display", "    br == `DISABLE" {0 0 0};
T_1.75 ;
    %vpi_call 2 183 "$display", "%s test passed\012", "ALU_BLTU-2" {0 0 0};
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 291, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 174 "$display", "%s:", "ALU_BGE-1" {0 0 0};
    %vpi_call 2 175 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.76, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_1.77;
T_1.76 ;
    %vpi_call 2 181 "$display", "    result == 32'h0" {0 0 0};
T_1.77 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.78, 6;
    %vpi_call 2 185 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %jmp T_1.79;
T_1.78 ;
    %vpi_call 2 188 "$display", "    br == `DISABLE" {0 0 0};
T_1.79 ;
    %vpi_call 2 190 "$display", "%s test passed\012", "ALU_BGE-1" {0 0 0};
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4276215469, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 179 "$display", "%s:", "ALU_BGE-2" {0 0 0};
    %vpi_call 2 180 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.80, 6;
    %vpi_call 2 183 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %jmp T_1.81;
T_1.80 ;
    %vpi_call 2 186 "$display", "    result == 32'h0" {0 0 0};
T_1.81 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.82, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_1.83;
T_1.82 ;
    %vpi_call 2 193 "$display", "    br == `ENABLE" {0 0 0};
T_1.83 ;
    %vpi_call 2 195 "$display", "%s test passed\012", "ALU_BGE-2" {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4276215469, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 185 "$display", "%s:", "ALU_BGEU-1" {0 0 0};
    %vpi_call 2 186 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.84, 6;
    %vpi_call 2 189 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 190 "$finish" {0 0 0};
    %jmp T_1.85;
T_1.84 ;
    %vpi_call 2 192 "$display", "    result == 32'h0" {0 0 0};
T_1.85 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.86, 6;
    %vpi_call 2 196 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 197 "$finish" {0 0 0};
    %jmp T_1.87;
T_1.86 ;
    %vpi_call 2 199 "$display", "    br == `DISABLE" {0 0 0};
T_1.87 ;
    %vpi_call 2 201 "$display", "%s test passed\012", "ALU_BGEU-1" {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 4276215469, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 190 "$display", "%s:", "ALU_BGEU-2" {0 0 0};
    %vpi_call 2 191 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.88, 6;
    %vpi_call 2 194 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %jmp T_1.89;
T_1.88 ;
    %vpi_call 2 197 "$display", "    result == 32'h0" {0 0 0};
T_1.89 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.90, 6;
    %vpi_call 2 201 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b1 {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %jmp T_1.91;
T_1.90 ;
    %vpi_call 2 204 "$display", "    br == `ENABLE" {0 0 0};
T_1.91 ;
    %vpi_call 2 206 "$display", "%s test passed\012", "ALU_BGEU-2" {0 0 0};
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 200 "$display", "%s:", "ALU_LB" {0 0 0};
    %vpi_call 2 201 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.92, 6;
    %vpi_call 2 204 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_1.93;
T_1.92 ;
    %vpi_call 2 207 "$display", "    result == 32'd2" {0 0 0};
T_1.93 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.94, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_1.95;
T_1.94 ;
    %vpi_call 2 214 "$display", "    br == `DISABLE" {0 0 0};
T_1.95 ;
    %vpi_call 2 216 "$display", "%s test passed\012", "ALU_LB" {0 0 0};
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 206 "$display", "%s:", "ALU_LH" {0 0 0};
    %vpi_call 2 207 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_1.96, 6;
    %vpi_call 2 210 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %jmp T_1.97;
T_1.96 ;
    %vpi_call 2 213 "$display", "    result == 32'd3" {0 0 0};
T_1.97 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.98, 6;
    %vpi_call 2 217 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 218 "$finish" {0 0 0};
    %jmp T_1.99;
T_1.98 ;
    %vpi_call 2 220 "$display", "    br == `DISABLE" {0 0 0};
T_1.99 ;
    %vpi_call 2 222 "$display", "%s test passed\012", "ALU_LH" {0 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 212 "$display", "%s:", "ALU_LW" {0 0 0};
    %vpi_call 2 213 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_1.100, 6;
    %vpi_call 2 216 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000000101 {0 0 0};
    %vpi_call 2 217 "$finish" {0 0 0};
    %jmp T_1.101;
T_1.100 ;
    %vpi_call 2 219 "$display", "    result == 32'd5" {0 0 0};
T_1.101 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.102, 6;
    %vpi_call 2 223 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %jmp T_1.103;
T_1.102 ;
    %vpi_call 2 226 "$display", "    br == `DISABLE" {0 0 0};
T_1.103 ;
    %vpi_call 2 228 "$display", "%s test passed\012", "ALU_LW" {0 0 0};
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 218 "$display", "%s:", "ALU_LBU" {0 0 0};
    %vpi_call 2 219 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.104, 6;
    %vpi_call 2 222 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %jmp T_1.105;
T_1.104 ;
    %vpi_call 2 225 "$display", "    result == 32'd8" {0 0 0};
T_1.105 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.106, 6;
    %vpi_call 2 229 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 230 "$finish" {0 0 0};
    %jmp T_1.107;
T_1.106 ;
    %vpi_call 2 232 "$display", "    br == `DISABLE" {0 0 0};
T_1.107 ;
    %vpi_call 2 234 "$display", "%s test passed\012", "ALU_LBU" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 224 "$display", "%s:", "ALU_LHU" {0 0 0};
    %vpi_call 2 225 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.108, 6;
    %vpi_call 2 228 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 229 "$finish" {0 0 0};
    %jmp T_1.109;
T_1.108 ;
    %vpi_call 2 231 "$display", "    result == 32'd13" {0 0 0};
T_1.109 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.110, 6;
    %vpi_call 2 235 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_1.111;
T_1.110 ;
    %vpi_call 2 238 "$display", "    br == `DISABLE" {0 0 0};
T_1.111 ;
    %vpi_call 2 240 "$display", "%s test passed\012", "ALU_LHU" {0 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 230 "$display", "%s:", "ALU_SB" {0 0 0};
    %vpi_call 2 231 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 21, 0, 32;
    %jmp/0xz  T_1.112, 6;
    %vpi_call 2 234 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000010101 {0 0 0};
    %vpi_call 2 235 "$finish" {0 0 0};
    %jmp T_1.113;
T_1.112 ;
    %vpi_call 2 237 "$display", "    result == 32'd21" {0 0 0};
T_1.113 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.114, 6;
    %vpi_call 2 241 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 242 "$finish" {0 0 0};
    %jmp T_1.115;
T_1.114 ;
    %vpi_call 2 244 "$display", "    br == `DISABLE" {0 0 0};
T_1.115 ;
    %vpi_call 2 246 "$display", "%s test passed\012", "ALU_SB" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 236 "$display", "%s:", "ALU_SH" {0 0 0};
    %vpi_call 2 237 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 34, 0, 32;
    %jmp/0xz  T_1.116, 6;
    %vpi_call 2 240 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000100010 {0 0 0};
    %vpi_call 2 241 "$finish" {0 0 0};
    %jmp T_1.117;
T_1.116 ;
    %vpi_call 2 243 "$display", "    result == 32'd34" {0 0 0};
T_1.117 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.118, 6;
    %vpi_call 2 247 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %jmp T_1.119;
T_1.118 ;
    %vpi_call 2 250 "$display", "    br == `DISABLE" {0 0 0};
T_1.119 ;
    %vpi_call 2 252 "$display", "%s test passed\012", "ALU_SH" {0 0 0};
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 242 "$display", "%s:", "ALU_SW" {0 0 0};
    %vpi_call 2 243 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 55, 0, 32;
    %jmp/0xz  T_1.120, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000000000000000000000110111 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_1.121;
T_1.120 ;
    %vpi_call 2 249 "$display", "    result == 32'd55" {0 0 0};
T_1.121 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.122, 6;
    %vpi_call 2 253 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %jmp T_1.123;
T_1.122 ;
    %vpi_call 2 256 "$display", "    br == `DISABLE" {0 0 0};
T_1.123 ;
    %vpi_call 2 258 "$display", "%s test passed\012", "ALU_SW" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fcb63914ca0_0, 0, 6;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fcb63914d30_0, 0, 32;
    %pushi/vec4 5054464, 0, 32;
    %store/vec4 v0x7fcb63914e00_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 252 "$display", "%s:", "ALU_LUI" {0 0 0};
    %vpi_call 2 253 "$display", "    code: 0x%x, op1: 0x%x, op2: 0x%x", v0x7fcb63914ca0_0, v0x7fcb63914d30_0, v0x7fcb63914e00_0 {0 0 0};
    %load/vec4 v0x7fcb63914eb0_0;
    %cmpi/ne 5054464, 0, 32;
    %jmp/0xz  T_1.124, 6;
    %vpi_call 2 256 "$display", "ASSERTION FAILED in %s : result is '0x%x' but expected '0x%x'!", "result", v0x7fcb63914eb0_0, 32'b00000000010011010010000000000000 {0 0 0};
    %vpi_call 2 257 "$finish" {0 0 0};
    %jmp T_1.125;
T_1.124 ;
    %vpi_call 2 259 "$display", "    result == 32'd5054464" {0 0 0};
T_1.125 ;
    %load/vec4 v0x7fcb63914bf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.126, 6;
    %vpi_call 2 263 "$display", "ASSERTION FAILED in %s : br is '0x%x' but expected '0x%x'!", "br_taken", v0x7fcb63914bf0_0, 1'b0 {0 0 0};
    %vpi_call 2 264 "$finish" {0 0 0};
    %jmp T_1.127;
T_1.126 ;
    %vpi_call 2 266 "$display", "    br == `DISABLE" {0 0 0};
T_1.127 ;
    %vpi_call 2 268 "$display", "%s test passed\012", "ALU_LUI" {0 0 0};
    %vpi_call 2 253 "$display", "all ALU-tests passed!" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
