{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553066892210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553066892211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 16:28:11 2019 " "Processing started: Wed Mar 20 16:28:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553066892211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553066892211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master_31Lv_FPGA -c Master_31Lv_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master_31Lv_FPGA -c Master_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553066892211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1553066894389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrier_generator_hb6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrier_generator_hb6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARRIER_GENERATOR_HB6-arch " "Found design unit 1: CARRIER_GENERATOR_HB6-arch" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_HB6.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895008 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARRIER_GENERATOR_HB6 " "Found entity 1: CARRIER_GENERATOR_HB6" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_HB6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_ADDRESS_DECODER-Decoder " "Found design unit 1: DAC_ADDRESS_DECODER-Decoder" {  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/DAC_ADDRESS_DECODER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895021 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_ADDRESS_DECODER " "Found entity 1: DAC_ADDRESS_DECODER" {  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/DAC_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac8803_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac8803_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8803_BUFFER-arch " "Found design unit 1: DAC8803_BUFFER-arch" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/DAC8803_BUFFER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895032 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8803_BUFFER " "Found entity 1: DAC8803_BUFFER" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/DAC8803_BUFFER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac8803_8ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac8803_8ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8803_8CH-arch " "Found design unit 1: DAC8803_8CH-arch" {  } { { "DAC8803_8CH.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/DAC8803_8CH.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895044 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8803_8CH " "Found entity 1: DAC8803_8CH" {  } { { "DAC8803_8CH.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/DAC8803_8CH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895055 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ADDRESS_DECODER-Decoder " "Found design unit 1: ADC_ADDRESS_DECODER-Decoder" {  } { { "ADC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/ADC_ADDRESS_DECODER.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895066 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ADDRESS_DECODER " "Found entity 1: ADC_ADDRESS_DECODER" {  } { { "ADC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/ADC_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_FPGA-Sequence " "Found design unit 1: LED_FPGA-Sequence" {  } { { "LED_FPGA.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/LED_FPGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895077 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_FPGA " "Found entity 1: LED_FPGA" {  } { { "LED_FPGA.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/LED_FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ADDRESS_DECODER-Decoder " "Found design unit 1: LED_ADDRESS_DECODER-Decoder" {  } { { "LED_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/LED_ADDRESS_DECODER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895088 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ADDRESS_DECODER " "Found entity 1: LED_ADDRESS_DECODER" {  } { { "LED_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/LED_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethercat_central_leg_master_memeory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethercat_central_leg_master_memeory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtherCAT_Central_Leg_Master_Memeory-arch " "Found design unit 1: EtherCAT_Central_Leg_Master_Memeory-arch" {  } { { "EtherCAT_Central_Leg_Master_Memeory.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895101 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_Central_Leg_Master_Memeory " "Found entity 1: EtherCAT_Central_Leg_Master_Memeory" {  } { { "EtherCAT_Central_Leg_Master_Memeory.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_31lv_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master_31lv_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master_31Lv_FPGA " "Found entity 1: Master_31Lv_FPGA" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leg_master_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leg_master_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEG_MASTER_SYNC-arch " "Found design unit 1: LEG_MASTER_SYNC-arch" {  } { { "LEG_MASTER_SYNC.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/LEG_MASTER_SYNC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895123 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEG_MASTER_SYNC " "Found entity 1: LEG_MASTER_SYNC" {  } { { "LEG_MASTER_SYNC.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/LEG_MASTER_SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cenleg_gpmc_wr_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cenleg_gpmc_wr_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CenLeg_GPMC_WR_FLAG-arch " "Found design unit 1: CenLeg_GPMC_WR_FLAG-arch" {  } { { "CenLeg_GPMC_WR_FLAG.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CenLeg_GPMC_WR_FLAG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895134 ""} { "Info" "ISGN_ENTITY_NAME" "1 CenLeg_GPMC_WR_FLAG " "Found entity 1: CenLeg_GPMC_WR_FLAG" {  } { { "CenLeg_GPMC_WR_FLAG.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CenLeg_GPMC_WR_FLAG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrier_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrier_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARRIER_GENERATOR-arch " "Found design unit 1: CARRIER_GENERATOR-arch" {  } { { "CARRIER_GENERATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895145 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARRIER_GENERATOR " "Found entity 1: CARRIER_GENERATOR" {  } { { "CARRIER_GENERATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrier_generator_600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrier_generator_600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARRIER_GENERATOR_600-arch " "Found design unit 1: CARRIER_GENERATOR_600-arch" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895156 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARRIER_GENERATOR_600 " "Found entity 1: CARRIER_GENERATOR_600" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethercat_central_leg_master_memeory2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethercat_central_leg_master_memeory2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtherCAT_Central_Leg_Master_Memeory2-arch " "Found design unit 1: EtherCAT_Central_Leg_Master_Memeory2-arch" {  } { { "EtherCAT_Central_Leg_Master_Memeory2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895170 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_Central_Leg_Master_Memeory2 " "Found entity 1: EtherCAT_Central_Leg_Master_Memeory2" {  } { { "EtherCAT_Central_Leg_Master_Memeory2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/EtherCAT_Central_Leg_Master_Memeory2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_address_decoder_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_address_decoder_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ADDRESS_DECODER_VER2-Decoder " "Found design unit 1: ADC_ADDRESS_DECODER_VER2-Decoder" {  } { { "ADC_ADDRESS_DECODER_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/ADC_ADDRESS_DECODER_VER2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ADDRESS_DECODER_VER2 " "Found entity 1: ADC_ADDRESS_DECODER_VER2" {  } { { "ADC_ADDRESS_DECODER_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/ADC_ADDRESS_DECODER_VER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066895181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066895181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master_31Lv_FPGA " "Elaborating entity \"Master_31Lv_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553066928848 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_BE0n_L1 " "Pin \"GPMC_BE0n_L1\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 608 784 280 "GPMC_BE0n_L1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1553066928857 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_BE0n_L2 " "Pin \"GPMC_BE0n_L2\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 624 608 784 640 "GPMC_BE0n_L2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1553066928858 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_BE0n_L3 " "Pin \"GPMC_BE0n_L3\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 984 608 784 1000 "GPMC_BE0n_L3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1553066928858 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPMC_A12_C " "Pin \"GPMC_A12_C\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 112 288 352 "GPMC_A12_C" "" } { 328 288 488 344 "GPMC_A12_C" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1553066928858 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FPGA_XF1 " "Pin \"FPGA_XF1\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1200 600 776 1216 "FPGA_XF1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1553066928858 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FPGA_XF2 " "Pin \"FPGA_XF2\" is missing source" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1224 600 776 1240 "FPGA_XF2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1553066928858 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK " "Pin \"GPMC_CLK\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 112 280 88 "GPMC_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK_L1 " "Pin \"GPMC_CLK_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 600 776 88 "GPMC_CLK_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_L1 " "Pin \"GPMC_CS0n_L1\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 600 784 160 "GPMC_CS0n_L1" "" } { 136 784 989 152 "GPMC_CS0n_L1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK_L2 " "Pin \"GPMC_CLK_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 432 600 776 448 "GPMC_CLK_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_L2 " "Pin \"GPMC_CS0n_L2\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 504 600 784 520 "GPMC_CS0n_L2" "" } { 496 784 989 512 "GPMC_CS0n_L2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CLK_L3 " "Pin \"GPMC_CLK_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 792 600 776 808 "GPMC_CLK_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_CS0n_L3 " "Pin \"GPMC_CS0n_L3\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 864 600 784 880 "GPMC_CS0n_L3" "" } { 856 784 989 872 "GPMC_CS0n_L3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPMC_ADVn_C " "Pin \"GPMC_ADVn_C\" not connected" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 112 288 208 "GPMC_ADVn_C" "" } { 184 288 491 200 "GPMC_ADVn_C" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1553066928859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_FPGA LED_FPGA:inst6 " "Elaborating entity \"LED_FPGA\" for hierarchy \"LED_FPGA:inst6\"" {  } { { "Master_31Lv_FPGA.bdf" "inst6" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 136 2248 2480 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "Master_31Lv_FPGA.bdf" "inst" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 136 1200 1472 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066929328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 7 " "Parameter \"clk1_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929329 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1553066929329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll1 " "Found entity 1: altpll0_altpll1" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/altpll0_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066929435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066929435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll1 altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated " "Elaborating entity \"altpll0_altpll1\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_ADDRESS_DECODER LED_ADDRESS_DECODER:inst12 " "Elaborating entity \"LED_ADDRESS_DECODER\" for hierarchy \"LED_ADDRESS_DECODER:inst12\"" {  } { { "Master_31Lv_FPGA.bdf" "inst12" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 152 1864 2096 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ADDRESS_DECODER_VER2 ADC_ADDRESS_DECODER_VER2:inst1 " "Elaborating entity \"ADC_ADDRESS_DECODER_VER2\" for hierarchy \"ADC_ADDRESS_DECODER_VER2:inst1\"" {  } { { "Master_31Lv_FPGA.bdf" "inst1" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 440 1872 2136 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEG_MASTER_SYNC LEG_MASTER_SYNC:inst7 " "Elaborating entity \"LEG_MASTER_SYNC\" for hierarchy \"LEG_MASTER_SYNC:inst7\"" {  } { { "Master_31Lv_FPGA.bdf" "inst7" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 480 1280 1496 624 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_Central_Leg_Master_Memeory EtherCAT_Central_Leg_Master_Memeory:inst14 " "Elaborating entity \"EtherCAT_Central_Leg_Master_Memeory\" for hierarchy \"EtherCAT_Central_Leg_Master_Memeory:inst14\"" {  } { { "Master_31Lv_FPGA.bdf" "inst14" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 784 1856 2160 1184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARRIER_GENERATOR_600 CARRIER_GENERATOR_600:inst18 " "Elaborating entity \"CARRIER_GENERATOR_600\" for hierarchy \"CARRIER_GENERATOR_600:inst18\"" {  } { { "Master_31Lv_FPGA.bdf" "inst18" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1128 1256 1528 1272 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553066929721 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HALF_CNT CARRIER_GENERATOR_600.vhd(26) " "VHDL Signal Declaration warning at CARRIER_GENERATOR_600.vhd(26): used explicit default value for signal \"HALF_CNT\" because signal was never assigned a value" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1553066929723 "|Master_31Lv_FPGA|CARRIER_GENERATOR_600:inst18"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SEQ1_MAX CARRIER_GENERATOR_600.vhd(27) " "VHDL Signal Declaration warning at CARRIER_GENERATOR_600.vhd(27): used explicit default value for signal \"SEQ1_MAX\" because signal was never assigned a value" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1553066929723 "|Master_31Lv_FPGA|CARRIER_GENERATOR_600:inst18"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INIT_CARRIER_A1 CARRIER_GENERATOR_600.vhd(33) " "VHDL Signal Declaration warning at CARRIER_GENERATOR_600.vhd(33): used explicit default value for signal \"INIT_CARRIER_A1\" because signal was never assigned a value" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1553066929723 "|Master_31Lv_FPGA|CARRIER_GENERATOR_600:inst18"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INIT_SEQ_A1 CARRIER_GENERATOR_600.vhd(35) " "VHDL Signal Declaration warning at CARRIER_GENERATOR_600.vhd(35): used explicit default value for signal \"INIT_SEQ_A1\" because signal was never assigned a value" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1553066929723 "|Master_31Lv_FPGA|CARRIER_GENERATOR_600:inst18"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FINAL_CARRIER_A1 CARRIER_GENERATOR_600.vhd(37) " "VHDL Signal Declaration warning at CARRIER_GENERATOR_600.vhd(37): used explicit default value for signal \"FINAL_CARRIER_A1\" because signal was never assigned a value" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1553066929724 "|Master_31Lv_FPGA|CARRIER_GENERATOR_600:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SYNC_reg CARRIER_GENERATOR_600.vhd(136) " "VHDL Process Statement warning at CARRIER_GENERATOR_600.vhd(136): signal \"SYNC_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CARRIER_GENERATOR_600.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/CARRIER_GENERATOR_600.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553066929724 "|Master_31Lv_FPGA|CARRIER_GENERATOR_600:inst18"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3124 " "Found entity 1: altsyncram_3124" {  } { { "db/altsyncram_3124.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/altsyncram_3124.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066931915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066931915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066932007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066932007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eob " "Found entity 1: mux_eob" {  } { { "db/mux_eob.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/mux_eob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066932105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066932105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066932444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066932444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066932711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066932711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066933078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066933078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066933203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066933203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066933443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066933443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066933702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066933702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066933948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066933948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553066934068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553066934068 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066934251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_L1 VCC " "Pin \"GPMC_WAIT1_L1\" is stuck at VCC" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 312 600 792 328 "GPMC_WAIT1_L1" "" } { 304 792 1000 320 "GPMC_WAIT1_L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_WAIT1_L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_L2 VCC " "Pin \"GPMC_WAIT1_L2\" is stuck at VCC" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 672 600 792 688 "GPMC_WAIT1_L2" "" } { 664 792 1008 680 "GPMC_WAIT1_L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_WAIT1_L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_L3 VCC " "Pin \"GPMC_WAIT1_L3\" is stuck at VCC" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1032 600 792 1048 "GPMC_WAIT1_L3" "" } { 1024 792 1016 1040 "GPMC_WAIT1_L3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_WAIT1_L3"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_WAIT1_C VCC " "Pin \"GPMC_WAIT1_C\" is stuck at VCC" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 312 112 296 328 "GPMC_WAIT1_C" "" } { 304 296 496 320 "GPMC_WAIT1_C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_WAIT1_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_BE0n_L1 GND " "Pin \"GPMC_BE0n_L1\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 264 608 784 280 "GPMC_BE0n_L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_BE0n_L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_BE0n_L2 GND " "Pin \"GPMC_BE0n_L2\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 624 608 784 640 "GPMC_BE0n_L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_BE0n_L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_BE0n_L3 GND " "Pin \"GPMC_BE0n_L3\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 984 608 784 1000 "GPMC_BE0n_L3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_BE0n_L3"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_A12_C GND " "Pin \"GPMC_A12_C\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 336 112 288 352 "GPMC_A12_C" "" } { 328 288 488 344 "GPMC_A12_C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_A12_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_ADVn_L1 GND " "Pin \"GPMC_ADVn_L1\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 600 776 208 "GPMC_ADVn_L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_ADVn_L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_ADVn_L2 GND " "Pin \"GPMC_ADVn_L2\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 552 600 776 568 "GPMC_ADVn_L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_ADVn_L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPMC_ADVn_L3 GND " "Pin \"GPMC_ADVn_L3\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 912 608 784 928 "GPMC_ADVn_L3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|GPMC_ADVn_L3"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_XF1 GND " "Pin \"FPGA_XF1\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1200 600 776 1216 "FPGA_XF1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|FPGA_XF1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_XF2 GND " "Pin \"FPGA_XF2\" is stuck at GND" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 1224 600 776 1240 "FPGA_XF2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066961360 "|Master_31Lv_FPGA|FPGA_XF2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1553066961360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066964177 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1553066980518 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1553066980518 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553066980603 "|Master_31Lv_FPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1553066980603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066980837 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 62 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 62 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1553066984958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553066985242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066985242 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll1:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll0_altpll1.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/db/altpll0_altpll1.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/altpll0.vhd" 148 0 0 } } { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 136 1200 1472 304 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1553066985775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_OEn_L1 " "No output dependent on input pin \"GPMC_OEn_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 216 600 776 232 "GPMC_OEn_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_OEn_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_OEn_L3 " "No output dependent on input pin \"GPMC_OEn_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 936 600 776 952 "GPMC_OEn_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_OEn_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK " "No output dependent on input pin \"GPMC_CLK\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 112 280 88 "GPMC_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK_L1 " "No output dependent on input pin \"GPMC_CLK_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 72 600 776 88 "GPMC_CLK_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_CLK_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS0n_L1 " "No output dependent on input pin \"GPMC_CS0n_L1\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 144 600 784 160 "GPMC_CS0n_L1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_CS0n_L1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK_L2 " "No output dependent on input pin \"GPMC_CLK_L2\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 432 600 776 448 "GPMC_CLK_L2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_CLK_L2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK_L3 " "No output dependent on input pin \"GPMC_CLK_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 792 600 776 808 "GPMC_CLK_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_CLK_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CS0n_L3 " "No output dependent on input pin \"GPMC_CS0n_L3\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 864 600 784 880 "GPMC_CS0n_L3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_CS0n_L3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_ADVn_C " "No output dependent on input pin \"GPMC_ADVn_C\"" {  } { { "Master_31Lv_FPGA.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Master_FPGA/Master_31Lv_FPGA.bdf" { { 192 112 288 208 "GPMC_ADVn_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553066987486 "|Master_31Lv_FPGA|GPMC_ADVn_C"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1553066987486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10330 " "Implemented 10330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553066987490 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553066987490 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1553066987490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10089 " "Implemented 10089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553066987490 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1553066987490 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1553066987490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553066987490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553066987595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 16:29:47 2019 " "Processing ended: Wed Mar 20 16:29:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553066987595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553066987595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553066987595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553066987595 ""}
