<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>final_project/txrx_fp/ChanView1</NAME>
<BUILD_YEAR>2018</BUILD_YEAR>
<LATENCY block='lastTStep'>1</LATENCY>
<DOCPATH>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'final_project_txrx_fp_ChanView1' of the CHANVIEW block
</DESCRIPTION>
<HELP>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/CHANVIEW_help.html</HELP>
<BLOCKTYPE>CHANVIEW</BLOCKTYPE>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Wed May 22 16:40:59 2019
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>xIn_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_0</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>c0_o</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks./cic.svg</PATH>
 </WAVEFORM>
</TIMING>

</MODEL>
