
stm32f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006640  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  080067d0  080067d0  000077d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bac  08006bac  0000884c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006bac  08006bac  00007bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bb4  08006bb4  0000884c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bb4  08006bb4  00007bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bb8  08006bb8  00007bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000084c  20000000  08006bbc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000884c  2**0
                  CONTENTS
 10 .bss          0000023c  2000084c  2000084c  0000884c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a88  20000a88  0000884c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000884c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008132  00000000  00000000  0000887c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ae3  00000000  00000000  000109ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007e0  00000000  00000000  00012498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005d5  00000000  00000000  00012c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021479  00000000  00000000  0001324d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009861  00000000  00000000  000346c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c51ab  00000000  00000000  0003df27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001030d2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000302c  00000000  00000000  00103118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00106144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000084c 	.word	0x2000084c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067b8 	.word	0x080067b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000850 	.word	0x20000850
 80001cc:	080067b8 	.word	0x080067b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <LIS3DSH_WriteIO>:

//Functions definitions
//Private functions
//1. Write IO
void LIS3DSH_WriteIO(uint8_t reg, uint8_t *dataW, uint8_t size)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	6039      	str	r1, [r7, #0]
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiReg = reg;
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	73fb      	strb	r3, [r7, #15]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2108      	movs	r1, #8
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <LIS3DSH_WriteIO+0x4c>)
 8000eee:	f001 fa9b 	bl	8002428 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, &spiReg, 1, 10);
 8000ef2:	f107 010f 	add.w	r1, r7, #15
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	2201      	movs	r2, #1
 8000efa:	480a      	ldr	r0, [pc, #40]	@ (8000f24 <LIS3DSH_WriteIO+0x50>)
 8000efc:	f001 ffcd 	bl	8002e9a <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Transmit(&accSPI_Handle, dataW, size, 10);
 8000f00:	79bb      	ldrb	r3, [r7, #6]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	230a      	movs	r3, #10
 8000f06:	6839      	ldr	r1, [r7, #0]
 8000f08:	4806      	ldr	r0, [pc, #24]	@ (8000f24 <LIS3DSH_WriteIO+0x50>)
 8000f0a:	f001 ffc6 	bl	8002e9a <HAL_SPI_Transmit>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2108      	movs	r1, #8
 8000f12:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <LIS3DSH_WriteIO+0x4c>)
 8000f14:	f001 fa88 	bl	8002428 <HAL_GPIO_WritePin>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40021000 	.word	0x40021000
 8000f24:	20000868 	.word	0x20000868

08000f28 <LIS3DSH_ReadIO>:
//2. Read IO
void LIS3DSH_ReadIO(uint8_t reg, uint8_t *dataR, uint8_t size)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	71fb      	strb	r3, [r7, #7]
 8000f34:	4613      	mov	r3, r2
 8000f36:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[4];
	spiBuf[0] = reg | 0x80;
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	723b      	strb	r3, [r7, #8]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000f42:	2200      	movs	r2, #0
 8000f44:	2108      	movs	r1, #8
 8000f46:	4818      	ldr	r0, [pc, #96]	@ (8000fa8 <LIS3DSH_ReadIO+0x80>)
 8000f48:	f001 fa6e 	bl	8002428 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, spiBuf, 1, 10);
 8000f4c:	f107 0108 	add.w	r1, r7, #8
 8000f50:	230a      	movs	r3, #10
 8000f52:	2201      	movs	r2, #1
 8000f54:	4815      	ldr	r0, [pc, #84]	@ (8000fac <LIS3DSH_ReadIO+0x84>)
 8000f56:	f001 ffa0 	bl	8002e9a <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Receive(&accSPI_Handle, spiBuf, size, 10);
 8000f5a:	79bb      	ldrb	r3, [r7, #6]
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	f107 0108 	add.w	r1, r7, #8
 8000f62:	230a      	movs	r3, #10
 8000f64:	4811      	ldr	r0, [pc, #68]	@ (8000fac <LIS3DSH_ReadIO+0x84>)
 8000f66:	f002 f8dc 	bl	8003122 <HAL_SPI_Receive>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2108      	movs	r1, #8
 8000f6e:	480e      	ldr	r0, [pc, #56]	@ (8000fa8 <LIS3DSH_ReadIO+0x80>)
 8000f70:	f001 fa5a 	bl	8002428 <HAL_GPIO_WritePin>
	
	for(uint8_t i=0; i<(size&0x3); i++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	73fb      	strb	r3, [r7, #15]
 8000f78:	e00b      	b.n	8000f92 <LIS3DSH_ReadIO+0x6a>
	{
		dataR[i] = spiBuf[i];
 8000f7a:	7bfa      	ldrb	r2, [r7, #15]
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	6839      	ldr	r1, [r7, #0]
 8000f80:	440b      	add	r3, r1
 8000f82:	3210      	adds	r2, #16
 8000f84:	443a      	add	r2, r7
 8000f86:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8000f8a:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0; i<(size&0x3); i++)
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	7bfa      	ldrb	r2, [r7, #15]
 8000f94:	79bb      	ldrb	r3, [r7, #6]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	dbed      	blt.n	8000f7a <LIS3DSH_ReadIO+0x52>
	}
}
 8000f9e:	bf00      	nop
 8000fa0:	bf00      	nop
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	20000868 	.word	0x20000868

08000fb0 <LIS3DSH_Init>:


//1. Accelerometer initialise function
void LIS3DSH_Init(SPI_HandleTypeDef *accSPI, LIS3DSH_InitTypeDef *accInitDef)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
	uint8_t spiData = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&accSPI_Handle, accSPI, sizeof(*accSPI));
 8000fbe:	2258      	movs	r2, #88	@ 0x58
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	485b      	ldr	r0, [pc, #364]	@ (8001130 <LIS3DSH_Init+0x180>)
 8000fc4:	f003 fcaf 	bl	8004926 <memcpy>
	//** 1. Enable Axes and Output Data Rate **//
	//Set CTRL REG4 settings value
	spiData |= (accInitDef->enableAxes & 0x07);		//Enable Axes
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	78db      	ldrb	r3, [r3, #3]
 8000fcc:	b25b      	sxtb	r3, r3
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	b25a      	sxtb	r2, r3
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	b25b      	sxtb	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->dataRate & 0xF0);			//Output Data Rate
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	f023 030f 	bic.w	r3, r3, #15
 8000fea:	b25a      	sxtb	r2, r3
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
 8000fee:	b25b      	sxtb	r3, r3
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	b25b      	sxtb	r3, r3
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG4_ADDR, &spiData, 1);
 8000ff8:	f107 030f 	add.w	r3, r7, #15
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4619      	mov	r1, r3
 8001000:	2020      	movs	r0, #32
 8001002:	f7ff ff67 	bl	8000ed4 <LIS3DSH_WriteIO>
	
	//** 2. Full-Scale selection, Anti-aliasing BW, self test and 4-wire SPI **//
	spiData = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->antiAliasingBW & 0xC0);		//Anti-aliasing BW
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	789b      	ldrb	r3, [r3, #2]
 800100e:	b25b      	sxtb	r3, r3
 8001010:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001014:	b25a      	sxtb	r2, r3
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	b25b      	sxtb	r3, r3
 800101a:	4313      	orrs	r3, r2
 800101c:	b25b      	sxtb	r3, r3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->fullScale & 0x38);				//Full-Scale
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	785b      	ldrb	r3, [r3, #1]
 8001026:	b25b      	sxtb	r3, r3
 8001028:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800102c:	b25a      	sxtb	r2, r3
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	b25b      	sxtb	r3, r3
 8001032:	4313      	orrs	r3, r2
 8001034:	b25b      	sxtb	r3, r3
 8001036:	b2db      	uxtb	r3, r3
 8001038:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG5_ADDR, &spiData, 1);
 800103a:	f107 030f 	add.w	r3, r7, #15
 800103e:	2201      	movs	r2, #1
 8001040:	4619      	mov	r1, r3
 8001042:	2024      	movs	r0, #36	@ 0x24
 8001044:	f7ff ff46 	bl	8000ed4 <LIS3DSH_WriteIO>
	
	//** 3. Interrupt Configuration **//
	if(accInitDef->interruptEnable)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	791b      	ldrb	r3, [r3, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d008      	beq.n	8001062 <LIS3DSH_Init+0xb2>
	{
		spiData = 0x88;
 8001050:	2388      	movs	r3, #136	@ 0x88
 8001052:	73fb      	strb	r3, [r7, #15]
		//Write to accelerometer
		LIS3DSH_WriteIO(LIS3DSH_CTRL_REG3_ADDR, &spiData, 1);
 8001054:	f107 030f 	add.w	r3, r7, #15
 8001058:	2201      	movs	r2, #1
 800105a:	4619      	mov	r1, r3
 800105c:	2023      	movs	r0, #35	@ 0x23
 800105e:	f7ff ff39 	bl	8000ed4 <LIS3DSH_WriteIO>
	}
	
	//Assign sensor sensitivity (based on Full-Scale)
	switch(accInitDef->fullScale)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	785b      	ldrb	r3, [r3, #1]
 8001066:	2b20      	cmp	r3, #32
 8001068:	d858      	bhi.n	800111c <LIS3DSH_Init+0x16c>
 800106a:	a201      	add	r2, pc, #4	@ (adr r2, 8001070 <LIS3DSH_Init+0xc0>)
 800106c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001070:	080010f5 	.word	0x080010f5
 8001074:	0800111d 	.word	0x0800111d
 8001078:	0800111d 	.word	0x0800111d
 800107c:	0800111d 	.word	0x0800111d
 8001080:	0800111d 	.word	0x0800111d
 8001084:	0800111d 	.word	0x0800111d
 8001088:	0800111d 	.word	0x0800111d
 800108c:	0800111d 	.word	0x0800111d
 8001090:	080010fd 	.word	0x080010fd
 8001094:	0800111d 	.word	0x0800111d
 8001098:	0800111d 	.word	0x0800111d
 800109c:	0800111d 	.word	0x0800111d
 80010a0:	0800111d 	.word	0x0800111d
 80010a4:	0800111d 	.word	0x0800111d
 80010a8:	0800111d 	.word	0x0800111d
 80010ac:	0800111d 	.word	0x0800111d
 80010b0:	08001105 	.word	0x08001105
 80010b4:	0800111d 	.word	0x0800111d
 80010b8:	0800111d 	.word	0x0800111d
 80010bc:	0800111d 	.word	0x0800111d
 80010c0:	0800111d 	.word	0x0800111d
 80010c4:	0800111d 	.word	0x0800111d
 80010c8:	0800111d 	.word	0x0800111d
 80010cc:	0800111d 	.word	0x0800111d
 80010d0:	0800110d 	.word	0x0800110d
 80010d4:	0800111d 	.word	0x0800111d
 80010d8:	0800111d 	.word	0x0800111d
 80010dc:	0800111d 	.word	0x0800111d
 80010e0:	0800111d 	.word	0x0800111d
 80010e4:	0800111d 	.word	0x0800111d
 80010e8:	0800111d 	.word	0x0800111d
 80010ec:	0800111d 	.word	0x0800111d
 80010f0:	08001115 	.word	0x08001115
	{
		case LIS3DSH_FULLSCALE_2:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001134 <LIS3DSH_Init+0x184>)
 80010f6:	4a10      	ldr	r2, [pc, #64]	@ (8001138 <LIS3DSH_Init+0x188>)
 80010f8:	601a      	str	r2, [r3, #0]
			break;
 80010fa:	e00f      	b.n	800111c <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_4:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 80010fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001134 <LIS3DSH_Init+0x184>)
 80010fe:	4a0f      	ldr	r2, [pc, #60]	@ (800113c <LIS3DSH_Init+0x18c>)
 8001100:	601a      	str	r2, [r3, #0]
			break;
 8001102:	e00b      	b.n	800111c <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_6:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8001104:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <LIS3DSH_Init+0x184>)
 8001106:	4a0e      	ldr	r2, [pc, #56]	@ (8001140 <LIS3DSH_Init+0x190>)
 8001108:	601a      	str	r2, [r3, #0]
			break;
 800110a:	e007      	b.n	800111c <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_8:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <LIS3DSH_Init+0x184>)
 800110e:	4a0d      	ldr	r2, [pc, #52]	@ (8001144 <LIS3DSH_Init+0x194>)
 8001110:	601a      	str	r2, [r3, #0]
			break;
 8001112:	e003      	b.n	800111c <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_16:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8001114:	4b07      	ldr	r3, [pc, #28]	@ (8001134 <LIS3DSH_Init+0x184>)
 8001116:	4a0c      	ldr	r2, [pc, #48]	@ (8001148 <LIS3DSH_Init+0x198>)
 8001118:	601a      	str	r2, [r3, #0]
			break;
 800111a:	bf00      	nop
	}
	_LIS3DHS_CS_DISABLE;
 800111c:	2201      	movs	r2, #1
 800111e:	2108      	movs	r1, #8
 8001120:	480a      	ldr	r0, [pc, #40]	@ (800114c <LIS3DSH_Init+0x19c>)
 8001122:	f001 f981 	bl	8002428 <HAL_GPIO_WritePin>
}
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000868 	.word	0x20000868
 8001134:	20000000 	.word	0x20000000
 8001138:	3d75c28f 	.word	0x3d75c28f
 800113c:	3df5c28f 	.word	0x3df5c28f
 8001140:	3e3851ec 	.word	0x3e3851ec
 8001144:	3e75c28f 	.word	0x3e75c28f
 8001148:	3f3ae148 	.word	0x3f3ae148
 800114c:	40021000 	.word	0x40021000

08001150 <LIS3DSH_GetDataRaw>:
//2. Get Accelerometer raw data
LIS3DSH_DataRaw LIS3DSH_GetDataRaw(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	uint8_t spiBuf[2];
	LIS3DSH_DataRaw tempDataRaw;
	//Read X data
	LIS3DSH_ReadIO(LIS3DSH_OUT_X_L_ADDR, spiBuf, 2);
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	2202      	movs	r2, #2
 800115e:	4619      	mov	r1, r3
 8001160:	2028      	movs	r0, #40	@ 0x28
 8001162:	f7ff fee1 	bl	8000f28 <LIS3DSH_ReadIO>
	tempDataRaw.x = ((spiBuf[1] << 8) + spiBuf[0]);
 8001166:	7d7b      	ldrb	r3, [r7, #21]
 8001168:	021b      	lsls	r3, r3, #8
 800116a:	b29b      	uxth	r3, r3
 800116c:	7d3a      	ldrb	r2, [r7, #20]
 800116e:	4413      	add	r3, r2
 8001170:	b29b      	uxth	r3, r3
 8001172:	b21b      	sxth	r3, r3
 8001174:	81bb      	strh	r3, [r7, #12]
	
	//Read Y data
	LIS3DSH_ReadIO(LIS3DSH_OUT_Y_L_ADDR, spiBuf, 2);
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	2202      	movs	r2, #2
 800117c:	4619      	mov	r1, r3
 800117e:	202a      	movs	r0, #42	@ 0x2a
 8001180:	f7ff fed2 	bl	8000f28 <LIS3DSH_ReadIO>
	tempDataRaw.y = ((spiBuf[1] << 8) + spiBuf[0]);
 8001184:	7d7b      	ldrb	r3, [r7, #21]
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	b29b      	uxth	r3, r3
 800118a:	7d3a      	ldrb	r2, [r7, #20]
 800118c:	4413      	add	r3, r2
 800118e:	b29b      	uxth	r3, r3
 8001190:	b21b      	sxth	r3, r3
 8001192:	81fb      	strh	r3, [r7, #14]
	
	//Read Z data
	LIS3DSH_ReadIO(LIS3DSH_OUT_Z_L_ADDR, spiBuf, 2);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	2202      	movs	r2, #2
 800119a:	4619      	mov	r1, r3
 800119c:	202c      	movs	r0, #44	@ 0x2c
 800119e:	f7ff fec3 	bl	8000f28 <LIS3DSH_ReadIO>
	tempDataRaw.z = ((spiBuf[1] << 8) + spiBuf[0]);
 80011a2:	7d7b      	ldrb	r3, [r7, #21]
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	7d3a      	ldrb	r2, [r7, #20]
 80011aa:	4413      	add	r3, r2
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	823b      	strh	r3, [r7, #16]
	
	return tempDataRaw;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	461a      	mov	r2, r3
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	6818      	ldr	r0, [r3, #0]
 80011bc:	6010      	str	r0, [r2, #0]
 80011be:	889b      	ldrh	r3, [r3, #4]
 80011c0:	8093      	strh	r3, [r2, #4]
	
}
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
	...

080011cc <LIS3DSH_GetDataScaled>:
//3. Get Accelerometer mg data
LIS3DSH_DataScaled LIS3DSH_GetDataScaled(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	@ 0x30
 80011d0:	af00      	add	r7, sp, #0
	//Read raw data
	LIS3DSH_DataRaw tempRawData = LIS3DSH_GetDataRaw();;
 80011d2:	f107 031c 	add.w	r3, r7, #28
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ffba 	bl	8001150 <LIS3DSH_GetDataRaw>
	//Scale data and return 
	LIS3DSH_DataScaled tempScaledData;
	tempScaledData.x = (tempRawData.x * lis3dsh_Sensitivity * __X_Scale) + 0.0f - __X_Bias;
 80011dc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80011e0:	ee07 3a90 	vmov	s15, r3
 80011e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011e8:	4b31      	ldr	r3, [pc, #196]	@ (80012b0 <LIS3DSH_GetDataScaled+0xe4>)
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f2:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <LIS3DSH_GetDataScaled+0xe8>)
 80011f4:	edd3 7a00 	vldr	s15, [r3]
 80011f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fc:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80012b8 <LIS3DSH_GetDataScaled+0xec>
 8001200:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001204:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <LIS3DSH_GetDataScaled+0xf0>)
 8001206:	edd3 7a00 	vldr	s15, [r3]
 800120a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120e:	edc7 7a04 	vstr	s15, [r7, #16]
	tempScaledData.y = (tempRawData.y * lis3dsh_Sensitivity * __Y_Scale) + 0.0f - __Y_Bias;
 8001212:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001216:	ee07 3a90 	vmov	s15, r3
 800121a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800121e:	4b24      	ldr	r3, [pc, #144]	@ (80012b0 <LIS3DSH_GetDataScaled+0xe4>)
 8001220:	edd3 7a00 	vldr	s15, [r3]
 8001224:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001228:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <LIS3DSH_GetDataScaled+0xf4>)
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001232:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80012b8 <LIS3DSH_GetDataScaled+0xec>
 8001236:	ee37 7a87 	vadd.f32	s14, s15, s14
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <LIS3DSH_GetDataScaled+0xf8>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001244:	edc7 7a05 	vstr	s15, [r7, #20]
	tempScaledData.z = (tempRawData.z * lis3dsh_Sensitivity * __Z_Scale) + 0.0f - __Z_Bias;
 8001248:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001254:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <LIS3DSH_GetDataScaled+0xe4>)
 8001256:	edd3 7a00 	vldr	s15, [r3]
 800125a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <LIS3DSH_GetDataScaled+0xfc>)
 8001260:	edd3 7a00 	vldr	s15, [r3]
 8001264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001268:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80012b8 <LIS3DSH_GetDataScaled+0xec>
 800126c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001270:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <LIS3DSH_GetDataScaled+0x100>)
 8001272:	edd3 7a00 	vldr	s15, [r3]
 8001276:	ee77 7a67 	vsub.f32	s15, s14, s15
 800127a:	edc7 7a06 	vstr	s15, [r7, #24]
	
	return tempScaledData;
 800127e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001282:	f107 0210 	add.w	r2, r7, #16
 8001286:	ca07      	ldmia	r2, {r0, r1, r2}
 8001288:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800128c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800128e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001292:	ee06 1a90 	vmov	s13, r1
 8001296:	ee07 2a10 	vmov	s14, r2
 800129a:	ee07 3a90 	vmov	s15, r3
}
 800129e:	eeb0 0a66 	vmov.f32	s0, s13
 80012a2:	eef0 0a47 	vmov.f32	s1, s14
 80012a6:	eeb0 1a67 	vmov.f32	s2, s15
 80012aa:	3730      	adds	r7, #48	@ 0x30
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000000 	.word	0x20000000
 80012b4:	20000004 	.word	0x20000004
 80012b8:	00000000 	.word	0x00000000
 80012bc:	200008c0 	.word	0x200008c0
 80012c0:	20000008 	.word	0x20000008
 80012c4:	200008c4 	.word	0x200008c4
 80012c8:	2000000c 	.word	0x2000000c
 80012cc:	200008c8 	.word	0x200008c8

080012d0 <LIS3DSH_X_calibrate>:
}

//** Calibration functions **//
//1. Set X-Axis calibrate
void LIS3DSH_X_calibrate(float x_min, float x_max)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80012da:	edc7 0a00 	vstr	s1, [r7]
	__X_Bias = (x_max+x_min)/2.0f;
 80012de:	ed97 7a00 	vldr	s14, [r7]
 80012e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ea:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80012ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <LIS3DSH_X_calibrate+0x50>)
 80012f4:	edc3 7a00 	vstr	s15, [r3]
	__X_Scale = (2*1000)/(x_max - x_min);
 80012f8:	ed97 7a00 	vldr	s14, [r7]
 80012fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001300:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001304:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001324 <LIS3DSH_X_calibrate+0x54>
 8001308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <LIS3DSH_X_calibrate+0x58>)
 800130e:	edc3 7a00 	vstr	s15, [r3]
}
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	200008c0 	.word	0x200008c0
 8001324:	44fa0000 	.word	0x44fa0000
 8001328:	20000004 	.word	0x20000004

0800132c <LIS3DSH_Y_calibrate>:
//2. Set Y-Axis calibrate
void LIS3DSH_Y_calibrate(float y_min, float y_max)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	ed87 0a01 	vstr	s0, [r7, #4]
 8001336:	edc7 0a00 	vstr	s1, [r7]
	__Y_Bias = (y_max+y_min)/2.0f;
 800133a:	ed97 7a00 	vldr	s14, [r7]
 800133e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001342:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001346:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800134a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800134e:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <LIS3DSH_Y_calibrate+0x50>)
 8001350:	edc3 7a00 	vstr	s15, [r3]
	__Y_Scale = (2*1000)/(y_max - y_min);
 8001354:	ed97 7a00 	vldr	s14, [r7]
 8001358:	edd7 7a01 	vldr	s15, [r7, #4]
 800135c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001360:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001380 <LIS3DSH_Y_calibrate+0x54>
 8001364:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001368:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <LIS3DSH_Y_calibrate+0x58>)
 800136a:	edc3 7a00 	vstr	s15, [r3]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	200008c4 	.word	0x200008c4
 8001380:	44fa0000 	.word	0x44fa0000
 8001384:	20000008 	.word	0x20000008

08001388 <LIS3DSH_Z_calibrate>:
//3. Set Z-Axis calibrate
void LIS3DSH_Z_calibrate(float z_min, float z_max)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001392:	edc7 0a00 	vstr	s1, [r7]
	__Z_Bias = (z_max+z_min)/2.0f;
 8001396:	ed97 7a00 	vldr	s14, [r7]
 800139a:	edd7 7a01 	vldr	s15, [r7, #4]
 800139e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013a2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013aa:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <LIS3DSH_Z_calibrate+0x50>)
 80013ac:	edc3 7a00 	vstr	s15, [r3]
	__Z_Scale = (2*1000)/(z_max - z_min);
 80013b0:	ed97 7a00 	vldr	s14, [r7]
 80013b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80013b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013bc:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80013dc <LIS3DSH_Z_calibrate+0x54>
 80013c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <LIS3DSH_Z_calibrate+0x58>)
 80013c6:	edc3 7a00 	vstr	s15, [r3]
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200008c8 	.word	0x200008c8
 80013dc:	44fa0000 	.word	0x44fa0000
 80013e0:	2000000c 	.word	0x2000000c

080013e4 <relu>:
float bias_1[OUTPUT_SIZE] = {0.143582f, -0.143582f};

// --------------------------------------------------
// Activations
// --------------------------------------------------
float relu(float x) {
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	ed87 0a01 	vstr	s0, [r7, #4]
    return x > 0 ? x : 0;
 80013ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80013f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fa:	dd01      	ble.n	8001400 <relu+0x1c>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	e001      	b.n	8001404 <relu+0x20>
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	ee07 3a90 	vmov	s15, r3
}
 8001408:	eeb0 0a67 	vmov.f32	s0, s15
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <softmax>:

void softmax(float *x, int size) {
 8001416:	b590      	push	{r4, r7, lr}
 8001418:	b089      	sub	sp, #36	@ 0x24
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	6039      	str	r1, [r7, #0]
    float max_val = x[0];
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < size; i++)
 8001426:	2301      	movs	r3, #1
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	e015      	b.n	8001458 <softmax+0x42>
        if (x[i] > max_val) max_val = x[i];
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	4413      	add	r3, r2
 8001434:	edd3 7a00 	vldr	s15, [r3]
 8001438:	ed97 7a07 	vldr	s14, [r7, #28]
 800143c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001444:	d505      	bpl.n	8001452 <softmax+0x3c>
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	4413      	add	r3, r2
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < size; i++)
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	3301      	adds	r3, #1
 8001456:	61bb      	str	r3, [r7, #24]
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	429a      	cmp	r2, r3
 800145e:	dbe5      	blt.n	800142c <softmax+0x16>
    float sum = 0.0f;
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size; i++) {
 8001466:	2300      	movs	r3, #0
 8001468:	613b      	str	r3, [r7, #16]
 800146a:	e024      	b.n	80014b6 <softmax+0xa0>
        x[i] = expf(x[i] - max_val);
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	ed93 7a00 	vldr	s14, [r3]
 8001478:	edd7 7a07 	vldr	s15, [r7, #28]
 800147c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	18d4      	adds	r4, r2, r3
 8001488:	eeb0 0a67 	vmov.f32	s0, s15
 800148c:	f005 f860 	bl	8006550 <expf>
 8001490:	eef0 7a40 	vmov.f32	s15, s0
 8001494:	edc4 7a00 	vstr	s15, [r4]
        sum += x[i];
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	4413      	add	r3, r2
 80014a0:	edd3 7a00 	vldr	s15, [r3]
 80014a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80014a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ac:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < size; i++) {
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	3301      	adds	r3, #1
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	dbd6      	blt.n	800146c <softmax+0x56>
    }
    for (int i = 0; i < size; i++) {
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	e012      	b.n	80014ea <softmax+0xd4>
        x[i] /= sum;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	4413      	add	r3, r2
 80014cc:	edd3 6a00 	vldr	s13, [r3]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	4413      	add	r3, r2
 80014d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80014dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014e0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < size; i++) {
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3301      	adds	r3, #1
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	dbe8      	blt.n	80014c4 <softmax+0xae>
    }
}
 80014f2:	bf00      	nop
 80014f4:	bf00      	nop
 80014f6:	3724      	adds	r7, #36	@ 0x24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd90      	pop	{r4, r7, pc}

080014fc <neural_network_inference>:
  * @brief  The application entry point.
  * @retval int
  */


void neural_network_inference(float input[INPUT_SIZE], float output[OUTPUT_SIZE]) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b090      	sub	sp, #64	@ 0x40
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
    float hidden[HIDDEN_SIZE];

    // Layer 0 forward
    for (int i = 0; i < HIDDEN_SIZE; i++) {
 8001506:	2300      	movs	r3, #0
 8001508:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800150a:	e038      	b.n	800157e <neural_network_inference+0x82>
        float sum = bias_0[i];
 800150c:	4a3c      	ldr	r2, [pc, #240]	@ (8001600 <neural_network_inference+0x104>)
 800150e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (int j = 0; j < INPUT_SIZE; j++) {
 8001518:	2300      	movs	r3, #0
 800151a:	637b      	str	r3, [r7, #52]	@ 0x34
 800151c:	e01c      	b.n	8001558 <neural_network_inference+0x5c>
            sum += input[j] * weights_0[i][j];
 800151e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	ed93 7a00 	vldr	s14, [r3]
 800152a:	4936      	ldr	r1, [pc, #216]	@ (8001604 <neural_network_inference+0x108>)
 800152c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800152e:	4613      	mov	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4413      	add	r3, r2
 8001534:	011b      	lsls	r3, r3, #4
 8001536:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	edd3 7a00 	vldr	s15, [r3]
 8001542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001546:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800154a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800154e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        for (int j = 0; j < INPUT_SIZE; j++) {
 8001552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001554:	3301      	adds	r3, #1
 8001556:	637b      	str	r3, [r7, #52]	@ 0x34
 8001558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800155a:	2b2f      	cmp	r3, #47	@ 0x2f
 800155c:	dddf      	ble.n	800151e <neural_network_inference+0x22>
        }
        hidden[i] = relu(sum);
 800155e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001562:	f7ff ff3f 	bl	80013e4 <relu>
 8001566:	eef0 7a40 	vmov.f32	s15, s0
 800156a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	3340      	adds	r3, #64	@ 0x40
 8001570:	443b      	add	r3, r7
 8001572:	3b38      	subs	r3, #56	@ 0x38
 8001574:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < HIDDEN_SIZE; i++) {
 8001578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800157a:	3301      	adds	r3, #1
 800157c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800157e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001580:	2b07      	cmp	r3, #7
 8001582:	ddc3      	ble.n	800150c <neural_network_inference+0x10>
    }

    // Layer 1 forward
    for (int i = 0; i < OUTPUT_SIZE; i++) {
 8001584:	2300      	movs	r3, #0
 8001586:	633b      	str	r3, [r7, #48]	@ 0x30
 8001588:	e02f      	b.n	80015ea <neural_network_inference+0xee>
        float sum = bias_1[i];
 800158a:	4a1f      	ldr	r2, [pc, #124]	@ (8001608 <neural_network_inference+0x10c>)
 800158c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	4413      	add	r3, r2
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (int j = 0; j < HIDDEN_SIZE; j++) {
 8001596:	2300      	movs	r3, #0
 8001598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800159a:	e01a      	b.n	80015d2 <neural_network_inference+0xd6>
            sum += hidden[j] * weights_1[i][j];
 800159c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	3340      	adds	r3, #64	@ 0x40
 80015a2:	443b      	add	r3, r7
 80015a4:	3b38      	subs	r3, #56	@ 0x38
 80015a6:	ed93 7a00 	vldr	s14, [r3]
 80015aa:	4918      	ldr	r1, [pc, #96]	@ (800160c <neural_network_inference+0x110>)
 80015ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015ae:	00da      	lsls	r2, r3, #3
 80015b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015b2:	4413      	add	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	440b      	add	r3, r1
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80015c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        for (int j = 0; j < HIDDEN_SIZE; j++) {
 80015cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ce:	3301      	adds	r3, #1
 80015d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015d4:	2b07      	cmp	r3, #7
 80015d6:	dde1      	ble.n	800159c <neural_network_inference+0xa0>
        }
        output[i] = sum;
 80015d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015e2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < OUTPUT_SIZE; i++) {
 80015e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015e6:	3301      	adds	r3, #1
 80015e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80015ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	ddcc      	ble.n	800158a <neural_network_inference+0x8e>
    }

    // Apply softmax for probabilities
    softmax(output, OUTPUT_SIZE);
 80015f0:	2102      	movs	r1, #2
 80015f2:	6838      	ldr	r0, [r7, #0]
 80015f4:	f7ff ff0f 	bl	8001416 <softmax>
}
 80015f8:	bf00      	nop
 80015fa:	3740      	adds	r7, #64	@ 0x40
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000610 	.word	0x20000610
 8001604:	20000010 	.word	0x20000010
 8001608:	20000670 	.word	0x20000670
 800160c:	20000630 	.word	0x20000630

08001610 <main>:


int main(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b0b6      	sub	sp, #216	@ 0xd8
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001616:	f000 fbc5 	bl	8001da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800161a:	f000 f8ab 	bl	8001774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800161e:	f000 f949 	bl	80018b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001622:	f000 f911 	bl	8001848 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	myAccConfigDef.dataRate = LIS3DSH_DATARATE_25;
 8001626:	2340      	movs	r3, #64	@ 0x40
 8001628:	f887 30c8 	strb.w	r3, [r7, #200]	@ 0xc8
	myAccConfigDef.fullScale = LIS3DSH_FULLSCALE_4;
 800162c:	2308      	movs	r3, #8
 800162e:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
	myAccConfigDef.antiAliasingBW = LIS3DSH_FILTER_BW_50;
 8001632:	23c0      	movs	r3, #192	@ 0xc0
 8001634:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
	myAccConfigDef.enableAxes = LIS3DSH_XYZ_ENABLE;
 8001638:	2307      	movs	r3, #7
 800163a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
	myAccConfigDef.interruptEnable = true;
 800163e:	2301      	movs	r3, #1
 8001640:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
	LIS3DSH_Init(&hspi1, &myAccConfigDef);
 8001644:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001648:	4619      	mov	r1, r3
 800164a:	483e      	ldr	r0, [pc, #248]	@ (8001744 <main+0x134>)
 800164c:	f7ff fcb0 	bl	8000fb0 <LIS3DSH_Init>

	LIS3DSH_X_calibrate(-1000.0, 980.0);
 8001650:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8001748 <main+0x138>
 8001654:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 800174c <main+0x13c>
 8001658:	f7ff fe3a 	bl	80012d0 <LIS3DSH_X_calibrate>
	LIS3DSH_Y_calibrate(-1020.0, 1040.0);
 800165c:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8001750 <main+0x140>
 8001660:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8001754 <main+0x144>
 8001664:	f7ff fe62 	bl	800132c <LIS3DSH_Y_calibrate>
	LIS3DSH_Z_calibrate(-920.0, 1040.0);
 8001668:	eddf 0a39 	vldr	s1, [pc, #228]	@ 8001750 <main+0x140>
 800166c:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 8001758 <main+0x148>
 8001670:	f7ff fe8a 	bl	8001388 <LIS3DSH_Z_calibrate>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(drdyFlag == 1)
 8001674:	4b39      	ldr	r3, [pc, #228]	@ (800175c <main+0x14c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d1fb      	bne.n	8001674 <main+0x64>
		{
			drdyFlag = 0;
 800167c:	4b37      	ldr	r3, [pc, #220]	@ (800175c <main+0x14c>)
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]
			myData = LIS3DSH_GetDataScaled();
 8001682:	f7ff fda3 	bl	80011cc <LIS3DSH_GetDataScaled>
 8001686:	eef0 6a40 	vmov.f32	s13, s0
 800168a:	eeb0 7a60 	vmov.f32	s14, s1
 800168e:	eef0 7a41 	vmov.f32	s15, s2
 8001692:	4b33      	ldr	r3, [pc, #204]	@ (8001760 <main+0x150>)
 8001694:	edc3 6a00 	vstr	s13, [r3]
 8001698:	ed83 7a01 	vstr	s14, [r3, #4]
 800169c:	edc3 7a02 	vstr	s15, [r3, #8]
			float input[INPUT_SIZE] = {myData.x,myData.y,myData.z};
 80016a0:	463b      	mov	r3, r7
 80016a2:	22c0      	movs	r2, #192	@ 0xc0
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f003 f8be 	bl	8004828 <memset>
 80016ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001760 <main+0x150>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	603b      	str	r3, [r7, #0]
 80016b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001760 <main+0x150>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	4b29      	ldr	r3, [pc, #164]	@ (8001760 <main+0x150>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	60bb      	str	r3, [r7, #8]
			float output[OUTPUT_SIZE];
		    neural_network_inference(input, output);
 80016be:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 80016c2:	463b      	mov	r3, r7
 80016c4:	4611      	mov	r1, r2
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff ff18 	bl	80014fc <neural_network_inference>

		    printf("Network output probabilities:\n");
 80016cc:	4825      	ldr	r0, [pc, #148]	@ (8001764 <main+0x154>)
 80016ce:	f002 ffcb 	bl	8004668 <puts>
		    for (int i = 0; i < OUTPUT_SIZE; i++) {
 80016d2:	2300      	movs	r3, #0
 80016d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80016d8:	e013      	b.n	8001702 <main+0xf2>
		        printf("%f\n", output[i]);
 80016da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	33d8      	adds	r3, #216	@ 0xd8
 80016e2:	443b      	add	r3, r7
 80016e4:	3b18      	subs	r3, #24
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe ff2d 	bl	8000548 <__aeabi_f2d>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	481d      	ldr	r0, [pc, #116]	@ (8001768 <main+0x158>)
 80016f4:	f002 ff50 	bl	8004598 <iprintf>
		    for (int i = 0; i < OUTPUT_SIZE; i++) {
 80016f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80016fc:	3301      	adds	r3, #1
 80016fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001702:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001706:	2b01      	cmp	r3, #1
 8001708:	dde7      	ble.n	80016da <main+0xca>
		    }

		    int pred = (output[0] > output[1]) ? 0 : 1;
 800170a:	ed97 7a30 	vldr	s14, [r7, #192]	@ 0xc0
 800170e:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001712:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171a:	bfcc      	ite	gt
 800171c:	2301      	movgt	r3, #1
 800171e:	2300      	movle	r3, #0
 8001720:	b2db      	uxtb	r3, r3
 8001722:	f083 0301 	eor.w	r3, r3, #1
 8001726:	b2db      	uxtb	r3, r3
 8001728:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		    printf("Predicted class = %d\n", pred);
 800172c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001730:	480e      	ldr	r0, [pc, #56]	@ (800176c <main+0x15c>)
 8001732:	f002 ff31 	bl	8004598 <iprintf>
			//printf("X: %f, Y: %f, Z: %f\r\n", myData.x, myData.y, myData.z);
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001736:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800173a:	480d      	ldr	r0, [pc, #52]	@ (8001770 <main+0x160>)
 800173c:	f000 fe8d 	bl	800245a <HAL_GPIO_TogglePin>
		if(drdyFlag == 1)
 8001740:	e798      	b.n	8001674 <main+0x64>
 8001742:	bf00      	nop
 8001744:	200008cc 	.word	0x200008cc
 8001748:	44750000 	.word	0x44750000
 800174c:	c47a0000 	.word	0xc47a0000
 8001750:	44820000 	.word	0x44820000
 8001754:	c47f0000 	.word	0xc47f0000
 8001758:	c4660000 	.word	0xc4660000
 800175c:	20000930 	.word	0x20000930
 8001760:	20000924 	.word	0x20000924
 8001764:	080067d0 	.word	0x080067d0
 8001768:	080067f0 	.word	0x080067f0
 800176c:	080067f4 	.word	0x080067f4
 8001770:	40020c00 	.word	0x40020c00

08001774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b094      	sub	sp, #80	@ 0x50
 8001778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177a:	f107 0320 	add.w	r3, r7, #32
 800177e:	2230      	movs	r2, #48	@ 0x30
 8001780:	2100      	movs	r1, #0
 8001782:	4618      	mov	r0, r3
 8001784:	f003 f850 	bl	8004828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001798:	2300      	movs	r3, #0
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	4b28      	ldr	r3, [pc, #160]	@ (8001840 <SystemClock_Config+0xcc>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a0:	4a27      	ldr	r2, [pc, #156]	@ (8001840 <SystemClock_Config+0xcc>)
 80017a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a8:	4b25      	ldr	r3, [pc, #148]	@ (8001840 <SystemClock_Config+0xcc>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017b4:	2300      	movs	r3, #0
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	4b22      	ldr	r3, [pc, #136]	@ (8001844 <SystemClock_Config+0xd0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a21      	ldr	r2, [pc, #132]	@ (8001844 <SystemClock_Config+0xd0>)
 80017be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001844 <SystemClock_Config+0xd0>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017d0:	2302      	movs	r3, #2
 80017d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017d4:	2301      	movs	r3, #1
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017d8:	2310      	movs	r3, #16
 80017da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017dc:	2302      	movs	r3, #2
 80017de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017e0:	2300      	movs	r3, #0
 80017e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017e4:	2308      	movs	r3, #8
 80017e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80017e8:	2332      	movs	r3, #50	@ 0x32
 80017ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017ec:	2304      	movs	r3, #4
 80017ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017f0:	2307      	movs	r3, #7
 80017f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f4:	f107 0320 	add.w	r3, r7, #32
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fe61 	bl	80024c0 <HAL_RCC_OscConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001804:	f000 f8e8 	bl	80019d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001808:	230f      	movs	r3, #15
 800180a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180c:	2302      	movs	r3, #2
 800180e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001814:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001818:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800181a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f001 f8c2 	bl	80029b0 <HAL_RCC_ClockConfig>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001832:	f000 f8d1 	bl	80019d8 <Error_Handler>
  }
}
 8001836:	bf00      	nop
 8001838:	3750      	adds	r7, #80	@ 0x50
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40023800 	.word	0x40023800
 8001844:	40007000 	.word	0x40007000

08001848 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800184c:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <MX_SPI1_Init+0x64>)
 800184e:	4a18      	ldr	r2, [pc, #96]	@ (80018b0 <MX_SPI1_Init+0x68>)
 8001850:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001852:	4b16      	ldr	r3, [pc, #88]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001854:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001858:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800185a:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <MX_SPI1_Init+0x64>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001860:	4b12      	ldr	r3, [pc, #72]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001862:	2200      	movs	r2, #0
 8001864:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001866:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800186c:	4b0f      	ldr	r3, [pc, #60]	@ (80018ac <MX_SPI1_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001878:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800187a:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_SPI1_Init+0x64>)
 800187c:	2210      	movs	r2, #16
 800187e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001880:	4b0a      	ldr	r3, [pc, #40]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001882:	2200      	movs	r2, #0
 8001884:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001886:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001888:	2200      	movs	r2, #0
 800188a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800188c:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001892:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_SPI1_Init+0x64>)
 8001894:	220a      	movs	r2, #10
 8001896:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001898:	4804      	ldr	r0, [pc, #16]	@ (80018ac <MX_SPI1_Init+0x64>)
 800189a:	f001 fa75 	bl	8002d88 <HAL_SPI_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018a4:	f000 f898 	bl	80019d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200008cc 	.word	0x200008cc
 80018b0:	40013000 	.word	0x40013000

080018b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]
 80018c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	4b34      	ldr	r3, [pc, #208]	@ (80019a0 <MX_GPIO_Init+0xec>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a33      	ldr	r2, [pc, #204]	@ (80019a0 <MX_GPIO_Init+0xec>)
 80018d4:	f043 0310 	orr.w	r3, r3, #16
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b31      	ldr	r3, [pc, #196]	@ (80019a0 <MX_GPIO_Init+0xec>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0310 	and.w	r3, r3, #16
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	4b2d      	ldr	r3, [pc, #180]	@ (80019a0 <MX_GPIO_Init+0xec>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a2c      	ldr	r2, [pc, #176]	@ (80019a0 <MX_GPIO_Init+0xec>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b2a      	ldr	r3, [pc, #168]	@ (80019a0 <MX_GPIO_Init+0xec>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	603b      	str	r3, [r7, #0]
 8001906:	4b26      	ldr	r3, [pc, #152]	@ (80019a0 <MX_GPIO_Init+0xec>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a25      	ldr	r2, [pc, #148]	@ (80019a0 <MX_GPIO_Init+0xec>)
 800190c:	f043 0308 	orr.w	r3, r3, #8
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b23      	ldr	r3, [pc, #140]	@ (80019a0 <MX_GPIO_Init+0xec>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	2108      	movs	r1, #8
 8001922:	4820      	ldr	r0, [pc, #128]	@ (80019a4 <MX_GPIO_Init+0xf0>)
 8001924:	f000 fd80 	bl	8002428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001928:	2200      	movs	r2, #0
 800192a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800192e:	481e      	ldr	r0, [pc, #120]	@ (80019a8 <MX_GPIO_Init+0xf4>)
 8001930:	f000 fd7a 	bl	8002428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MEMS_CS_Pin */
  GPIO_InitStruct.Pin = MEMS_CS_Pin;
 8001934:	2308      	movs	r3, #8
 8001936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2301      	movs	r3, #1
 800193a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MEMS_CS_GPIO_Port, &GPIO_InitStruct);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	4619      	mov	r1, r3
 800194a:	4816      	ldr	r0, [pc, #88]	@ (80019a4 <MX_GPIO_Init+0xf0>)
 800194c:	f000 fbd0 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001950:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001954:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001956:	2301      	movs	r3, #1
 8001958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001962:	f107 030c 	add.w	r3, r7, #12
 8001966:	4619      	mov	r1, r3
 8001968:	480f      	ldr	r0, [pc, #60]	@ (80019a8 <MX_GPIO_Init+0xf4>)
 800196a:	f000 fbc1 	bl	80020f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800196e:	2301      	movs	r3, #1
 8001970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001972:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001976:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800197c:	f107 030c 	add.w	r3, r7, #12
 8001980:	4619      	mov	r1, r3
 8001982:	4808      	ldr	r0, [pc, #32]	@ (80019a4 <MX_GPIO_Init+0xf0>)
 8001984:	f000 fbb4 	bl	80020f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001988:	2200      	movs	r2, #0
 800198a:	2100      	movs	r1, #0
 800198c:	2006      	movs	r0, #6
 800198e:	f000 fb56 	bl	800203e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001992:	2006      	movs	r0, #6
 8001994:	f000 fb6f 	bl	8002076 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001998:	bf00      	nop
 800199a:	3720      	adds	r7, #32
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40020c00 	.word	0x40020c00

080019ac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */

	drdyFlag = 1;
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_GPIO_EXTI_Callback+0x24>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80019bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019c0:	4804      	ldr	r0, [pc, #16]	@ (80019d4 <HAL_GPIO_EXTI_Callback+0x28>)
 80019c2:	f000 fd4a 	bl	800245a <HAL_GPIO_TogglePin>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000930 	.word	0x20000930
 80019d4:	40020c00 	.word	0x40020c00

080019d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <Error_Handler+0x4>

080019e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <HAL_MspInit+0x4c>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ee:	4a0f      	ldr	r2, [pc, #60]	@ (8001a2c <HAL_MspInit+0x4c>)
 80019f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <HAL_MspInit+0x4c>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	603b      	str	r3, [r7, #0]
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_MspInit+0x4c>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0a:	4a08      	ldr	r2, [pc, #32]	@ (8001a2c <HAL_MspInit+0x4c>)
 8001a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_MspInit+0x4c>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1a:	603b      	str	r3, [r7, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a1e:	2007      	movs	r0, #7
 8001a20:	f000 fb02 	bl	8002028 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40023800 	.word	0x40023800

08001a30 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	@ 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac4 <HAL_SPI_MspInit+0x94>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d133      	bne.n	8001aba <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac8 <HAL_SPI_MspInit+0x98>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <HAL_SPI_MspInit+0x98>)
 8001a5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a62:	4b19      	ldr	r3, [pc, #100]	@ (8001ac8 <HAL_SPI_MspInit+0x98>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_SPI_MspInit+0x98>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <HAL_SPI_MspInit+0x98>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <HAL_SPI_MspInit+0x98>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a8a:	23e0      	movs	r3, #224	@ 0xe0
 8001a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a96:	2303      	movs	r3, #3
 8001a98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a9a:	2305      	movs	r3, #5
 8001a9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9e:	f107 0314 	add.w	r3, r7, #20
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4809      	ldr	r0, [pc, #36]	@ (8001acc <HAL_SPI_MspInit+0x9c>)
 8001aa6:	f000 fb23 	bl	80020f0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	2023      	movs	r0, #35	@ 0x23
 8001ab0:	f000 fac5 	bl	800203e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001ab4:	2023      	movs	r0, #35	@ 0x23
 8001ab6:	f000 fade 	bl	8002076 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001aba:	bf00      	nop
 8001abc:	3728      	adds	r7, #40	@ 0x28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40013000 	.word	0x40013000
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020000 	.word	0x40020000

08001ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <NMI_Handler+0x4>

08001ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <HardFault_Handler+0x4>

08001ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <MemManage_Handler+0x4>

08001ae8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <BusFault_Handler+0x4>

08001af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <UsageFault_Handler+0x4>

08001af8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b26:	f000 f98f 	bl	8001e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b32:	2001      	movs	r0, #1
 8001b34:	f000 fcac 	bl	8002490 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b40:	4802      	ldr	r0, [pc, #8]	@ (8001b4c <SPI1_IRQHandler+0x10>)
 8001b42:	f001 fdb1 	bl	80036a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	200008cc 	.word	0x200008cc

08001b50 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b98 <ITM_SendChar+0x48>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b98 <ITM_SendChar+0x48>)
 8001b60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b64:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001b66:	4b0d      	ldr	r3, [pc, #52]	@ (8001b9c <ITM_SendChar+0x4c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8001b9c <ITM_SendChar+0x4c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001b72:	bf00      	nop
 8001b74:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f8      	beq.n	8001b74 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001b82:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	6013      	str	r3, [r2, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000edfc 	.word	0xe000edfc
 8001b9c:	e0000e00 	.word	0xe0000e00

08001ba0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return 1;
 8001ba4:	2301      	movs	r3, #1
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <_kill>:

int _kill(int pid, int sig)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bba:	f002 fe87 	bl	80048cc <__errno>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2216      	movs	r2, #22
 8001bc2:	601a      	str	r2, [r3, #0]
  return -1;
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <_exit>:

void _exit (int status)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff ffe7 	bl	8001bb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001be2:	bf00      	nop
 8001be4:	e7fd      	b.n	8001be2 <_exit+0x12>

08001be6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b086      	sub	sp, #24
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	60f8      	str	r0, [r7, #12]
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	e00a      	b.n	8001c0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bf8:	f3af 8000 	nop.w
 8001bfc:	4601      	mov	r1, r0
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	60ba      	str	r2, [r7, #8]
 8001c04:	b2ca      	uxtb	r2, r1
 8001c06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	dbf0      	blt.n	8001bf8 <_read+0x12>
  }

  return len;
 8001c16:	687b      	ldr	r3, [r7, #4]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
 8001c30:	e009      	b.n	8001c46 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	1c5a      	adds	r2, r3, #1
 8001c36:	60ba      	str	r2, [r7, #8]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ff88 	bl	8001b50 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	3301      	adds	r3, #1
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	dbf1      	blt.n	8001c32 <_write+0x12>

  }
  return len;
 8001c4e:	687b      	ldr	r3, [r7, #4]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <_close>:

int _close(int file)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c80:	605a      	str	r2, [r3, #4]
  return 0;
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <_isatty>:

int _isatty(int file)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c98:	2301      	movs	r3, #1
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b085      	sub	sp, #20
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	60f8      	str	r0, [r7, #12]
 8001cae:	60b9      	str	r1, [r7, #8]
 8001cb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cc8:	4a14      	ldr	r2, [pc, #80]	@ (8001d1c <_sbrk+0x5c>)
 8001cca:	4b15      	ldr	r3, [pc, #84]	@ (8001d20 <_sbrk+0x60>)
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cd4:	4b13      	ldr	r3, [pc, #76]	@ (8001d24 <_sbrk+0x64>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d102      	bne.n	8001ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cdc:	4b11      	ldr	r3, [pc, #68]	@ (8001d24 <_sbrk+0x64>)
 8001cde:	4a12      	ldr	r2, [pc, #72]	@ (8001d28 <_sbrk+0x68>)
 8001ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ce2:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <_sbrk+0x64>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4413      	add	r3, r2
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d207      	bcs.n	8001d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cf0:	f002 fdec 	bl	80048cc <__errno>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	220c      	movs	r2, #12
 8001cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfe:	e009      	b.n	8001d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d00:	4b08      	ldr	r3, [pc, #32]	@ (8001d24 <_sbrk+0x64>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d06:	4b07      	ldr	r3, [pc, #28]	@ (8001d24 <_sbrk+0x64>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	4a05      	ldr	r2, [pc, #20]	@ (8001d24 <_sbrk+0x64>)
 8001d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d12:	68fb      	ldr	r3, [r7, #12]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20020000 	.word	0x20020000
 8001d20:	00000400 	.word	0x00000400
 8001d24:	20000934 	.word	0x20000934
 8001d28:	20000a88 	.word	0x20000a88

08001d2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d30:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <SystemInit+0x20>)
 8001d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d36:	4a05      	ldr	r2, [pc, #20]	@ (8001d4c <SystemInit+0x20>)
 8001d38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d54:	f7ff ffea 	bl	8001d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d58:	480c      	ldr	r0, [pc, #48]	@ (8001d8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d5a:	490d      	ldr	r1, [pc, #52]	@ (8001d90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d60:	e002      	b.n	8001d68 <LoopCopyDataInit>

08001d62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d66:	3304      	adds	r3, #4

08001d68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d6c:	d3f9      	bcc.n	8001d62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d70:	4c0a      	ldr	r4, [pc, #40]	@ (8001d9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d74:	e001      	b.n	8001d7a <LoopFillZerobss>

08001d76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d78:	3204      	adds	r2, #4

08001d7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d7c:	d3fb      	bcc.n	8001d76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d7e:	f002 fdab 	bl	80048d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d82:	f7ff fc45 	bl	8001610 <main>
  bx  lr    
 8001d86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d90:	2000084c 	.word	0x2000084c
  ldr r2, =_sidata
 8001d94:	08006bbc 	.word	0x08006bbc
  ldr r2, =_sbss
 8001d98:	2000084c 	.word	0x2000084c
  ldr r4, =_ebss
 8001d9c:	20000a88 	.word	0x20000a88

08001da0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001da0:	e7fe      	b.n	8001da0 <ADC_IRQHandler>
	...

08001da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001da8:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_Init+0x40>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a0d      	ldr	r2, [pc, #52]	@ (8001de4 <HAL_Init+0x40>)
 8001dae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001db2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001db4:	4b0b      	ldr	r3, [pc, #44]	@ (8001de4 <HAL_Init+0x40>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <HAL_Init+0x40>)
 8001dba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc0:	4b08      	ldr	r3, [pc, #32]	@ (8001de4 <HAL_Init+0x40>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a07      	ldr	r2, [pc, #28]	@ (8001de4 <HAL_Init+0x40>)
 8001dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dcc:	2003      	movs	r0, #3
 8001dce:	f000 f92b 	bl	8002028 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 f808 	bl	8001de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dd8:	f7ff fe02 	bl	80019e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40023c00 	.word	0x40023c00

08001de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df0:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <HAL_InitTick+0x54>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <HAL_InitTick+0x58>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 f943 	bl	8002092 <HAL_SYSTICK_Config>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e00e      	b.n	8001e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b0f      	cmp	r3, #15
 8001e1a:	d80a      	bhi.n	8001e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295
 8001e24:	f000 f90b 	bl	800203e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e28:	4a06      	ldr	r2, [pc, #24]	@ (8001e44 <HAL_InitTick+0x5c>)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	e000      	b.n	8001e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000678 	.word	0x20000678
 8001e40:	20000680 	.word	0x20000680
 8001e44:	2000067c 	.word	0x2000067c

08001e48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	@ (8001e68 <HAL_IncTick+0x20>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	461a      	mov	r2, r3
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_IncTick+0x24>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4413      	add	r3, r2
 8001e58:	4a04      	ldr	r2, [pc, #16]	@ (8001e6c <HAL_IncTick+0x24>)
 8001e5a:	6013      	str	r3, [r2, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	20000680 	.word	0x20000680
 8001e6c:	20000938 	.word	0x20000938

08001e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return uwTick;
 8001e74:	4b03      	ldr	r3, [pc, #12]	@ (8001e84 <HAL_GetTick+0x14>)
 8001e76:	681b      	ldr	r3, [r3, #0]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000938 	.word	0x20000938

08001e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ecc <__NVIC_SetPriorityGrouping+0x44>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eba:	4a04      	ldr	r2, [pc, #16]	@ (8001ecc <__NVIC_SetPriorityGrouping+0x44>)
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	60d3      	str	r3, [r2, #12]
}
 8001ec0:	bf00      	nop
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	0a1b      	lsrs	r3, r3, #8
 8001eda:	f003 0307 	and.w	r3, r3, #7
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	db0b      	blt.n	8001f16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	f003 021f 	and.w	r2, r3, #31
 8001f04:	4907      	ldr	r1, [pc, #28]	@ (8001f24 <__NVIC_EnableIRQ+0x38>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	095b      	lsrs	r3, r3, #5
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f16:	bf00      	nop
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000e100 	.word	0xe000e100

08001f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	db0a      	blt.n	8001f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	490c      	ldr	r1, [pc, #48]	@ (8001f74 <__NVIC_SetPriority+0x4c>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f50:	e00a      	b.n	8001f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4908      	ldr	r1, [pc, #32]	@ (8001f78 <__NVIC_SetPriority+0x50>)
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	3b04      	subs	r3, #4
 8001f60:	0112      	lsls	r2, r2, #4
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	440b      	add	r3, r1
 8001f66:	761a      	strb	r2, [r3, #24]
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	e000e100 	.word	0xe000e100
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f1c3 0307 	rsb	r3, r3, #7
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	bf28      	it	cs
 8001f9a:	2304      	movcs	r3, #4
 8001f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	2b06      	cmp	r3, #6
 8001fa4:	d902      	bls.n	8001fac <NVIC_EncodePriority+0x30>
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3b03      	subs	r3, #3
 8001faa:	e000      	b.n	8001fae <NVIC_EncodePriority+0x32>
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	fa01 f303 	lsl.w	r3, r1, r3
 8001fce:	43d9      	mvns	r1, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	4313      	orrs	r3, r2
         );
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3724      	adds	r7, #36	@ 0x24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
	...

08001fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ff4:	d301      	bcc.n	8001ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e00f      	b.n	800201a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <SysTick_Config+0x40>)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002002:	210f      	movs	r1, #15
 8002004:	f04f 30ff 	mov.w	r0, #4294967295
 8002008:	f7ff ff8e 	bl	8001f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800200c:	4b05      	ldr	r3, [pc, #20]	@ (8002024 <SysTick_Config+0x40>)
 800200e:	2200      	movs	r2, #0
 8002010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002012:	4b04      	ldr	r3, [pc, #16]	@ (8002024 <SysTick_Config+0x40>)
 8002014:	2207      	movs	r2, #7
 8002016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	e000e010 	.word	0xe000e010

08002028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ff29 	bl	8001e88 <__NVIC_SetPriorityGrouping>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800203e:	b580      	push	{r7, lr}
 8002040:	b086      	sub	sp, #24
 8002042:	af00      	add	r7, sp, #0
 8002044:	4603      	mov	r3, r0
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
 800204a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002050:	f7ff ff3e 	bl	8001ed0 <__NVIC_GetPriorityGrouping>
 8002054:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	6978      	ldr	r0, [r7, #20]
 800205c:	f7ff ff8e 	bl	8001f7c <NVIC_EncodePriority>
 8002060:	4602      	mov	r2, r0
 8002062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff5d 	bl	8001f28 <__NVIC_SetPriority>
}
 800206e:	bf00      	nop
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	4603      	mov	r3, r0
 800207e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff ff31 	bl	8001eec <__NVIC_EnableIRQ>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ffa2 	bl	8001fe4 <SysTick_Config>
 80020a0:	4603      	mov	r3, r0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d004      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2280      	movs	r2, #128	@ 0x80
 80020c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e00c      	b.n	80020e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2205      	movs	r2, #5
 80020cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0201 	bic.w	r2, r2, #1
 80020de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b089      	sub	sp, #36	@ 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	e16b      	b.n	80023e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800210c:	2201      	movs	r2, #1
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 815a 	bne.w	80023de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	2b01      	cmp	r3, #1
 8002134:	d005      	beq.n	8002142 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800213e:	2b02      	cmp	r3, #2
 8002140:	d130      	bne.n	80021a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	2203      	movs	r2, #3
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43db      	mvns	r3, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4013      	ands	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4313      	orrs	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002178:	2201      	movs	r2, #1
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43db      	mvns	r3, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4013      	ands	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	f003 0201 	and.w	r2, r3, #1
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	d017      	beq.n	80021e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	2203      	movs	r2, #3
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4013      	ands	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 0303 	and.w	r3, r3, #3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d123      	bne.n	8002234 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	08da      	lsrs	r2, r3, #3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3208      	adds	r2, #8
 80021f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	220f      	movs	r2, #15
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	08da      	lsrs	r2, r3, #3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	3208      	adds	r2, #8
 800222e:	69b9      	ldr	r1, [r7, #24]
 8002230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	2203      	movs	r2, #3
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0203 	and.w	r2, r3, #3
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80b4 	beq.w	80023de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b60      	ldr	r3, [pc, #384]	@ (80023fc <HAL_GPIO_Init+0x30c>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227e:	4a5f      	ldr	r2, [pc, #380]	@ (80023fc <HAL_GPIO_Init+0x30c>)
 8002280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002284:	6453      	str	r3, [r2, #68]	@ 0x44
 8002286:	4b5d      	ldr	r3, [pc, #372]	@ (80023fc <HAL_GPIO_Init+0x30c>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002292:	4a5b      	ldr	r2, [pc, #364]	@ (8002400 <HAL_GPIO_Init+0x310>)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a52      	ldr	r2, [pc, #328]	@ (8002404 <HAL_GPIO_Init+0x314>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d02b      	beq.n	8002316 <HAL_GPIO_Init+0x226>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a51      	ldr	r2, [pc, #324]	@ (8002408 <HAL_GPIO_Init+0x318>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d025      	beq.n	8002312 <HAL_GPIO_Init+0x222>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a50      	ldr	r2, [pc, #320]	@ (800240c <HAL_GPIO_Init+0x31c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d01f      	beq.n	800230e <HAL_GPIO_Init+0x21e>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002410 <HAL_GPIO_Init+0x320>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d019      	beq.n	800230a <HAL_GPIO_Init+0x21a>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002414 <HAL_GPIO_Init+0x324>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <HAL_GPIO_Init+0x216>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a4d      	ldr	r2, [pc, #308]	@ (8002418 <HAL_GPIO_Init+0x328>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d00d      	beq.n	8002302 <HAL_GPIO_Init+0x212>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a4c      	ldr	r2, [pc, #304]	@ (800241c <HAL_GPIO_Init+0x32c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d007      	beq.n	80022fe <HAL_GPIO_Init+0x20e>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002420 <HAL_GPIO_Init+0x330>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d101      	bne.n	80022fa <HAL_GPIO_Init+0x20a>
 80022f6:	2307      	movs	r3, #7
 80022f8:	e00e      	b.n	8002318 <HAL_GPIO_Init+0x228>
 80022fa:	2308      	movs	r3, #8
 80022fc:	e00c      	b.n	8002318 <HAL_GPIO_Init+0x228>
 80022fe:	2306      	movs	r3, #6
 8002300:	e00a      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002302:	2305      	movs	r3, #5
 8002304:	e008      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002306:	2304      	movs	r3, #4
 8002308:	e006      	b.n	8002318 <HAL_GPIO_Init+0x228>
 800230a:	2303      	movs	r3, #3
 800230c:	e004      	b.n	8002318 <HAL_GPIO_Init+0x228>
 800230e:	2302      	movs	r3, #2
 8002310:	e002      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <HAL_GPIO_Init+0x228>
 8002316:	2300      	movs	r3, #0
 8002318:	69fa      	ldr	r2, [r7, #28]
 800231a:	f002 0203 	and.w	r2, r2, #3
 800231e:	0092      	lsls	r2, r2, #2
 8002320:	4093      	lsls	r3, r2
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	4313      	orrs	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002328:	4935      	ldr	r1, [pc, #212]	@ (8002400 <HAL_GPIO_Init+0x310>)
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	089b      	lsrs	r3, r3, #2
 800232e:	3302      	adds	r3, #2
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002336:	4b3b      	ldr	r3, [pc, #236]	@ (8002424 <HAL_GPIO_Init+0x334>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	43db      	mvns	r3, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4013      	ands	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800235a:	4a32      	ldr	r2, [pc, #200]	@ (8002424 <HAL_GPIO_Init+0x334>)
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002360:	4b30      	ldr	r3, [pc, #192]	@ (8002424 <HAL_GPIO_Init+0x334>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d003      	beq.n	8002384 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002384:	4a27      	ldr	r2, [pc, #156]	@ (8002424 <HAL_GPIO_Init+0x334>)
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800238a:	4b26      	ldr	r3, [pc, #152]	@ (8002424 <HAL_GPIO_Init+0x334>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002424 <HAL_GPIO_Init+0x334>)
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002424 <HAL_GPIO_Init+0x334>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023d8:	4a12      	ldr	r2, [pc, #72]	@ (8002424 <HAL_GPIO_Init+0x334>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3301      	adds	r3, #1
 80023e2:	61fb      	str	r3, [r7, #28]
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	2b0f      	cmp	r3, #15
 80023e8:	f67f ae90 	bls.w	800210c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023ec:	bf00      	nop
 80023ee:	bf00      	nop
 80023f0:	3724      	adds	r7, #36	@ 0x24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40023800 	.word	0x40023800
 8002400:	40013800 	.word	0x40013800
 8002404:	40020000 	.word	0x40020000
 8002408:	40020400 	.word	0x40020400
 800240c:	40020800 	.word	0x40020800
 8002410:	40020c00 	.word	0x40020c00
 8002414:	40021000 	.word	0x40021000
 8002418:	40021400 	.word	0x40021400
 800241c:	40021800 	.word	0x40021800
 8002420:	40021c00 	.word	0x40021c00
 8002424:	40013c00 	.word	0x40013c00

08002428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	460b      	mov	r3, r1
 8002432:	807b      	strh	r3, [r7, #2]
 8002434:	4613      	mov	r3, r2
 8002436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002438:	787b      	ldrb	r3, [r7, #1]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800243e:	887a      	ldrh	r2, [r7, #2]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002444:	e003      	b.n	800244e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002446:	887b      	ldrh	r3, [r7, #2]
 8002448:	041a      	lsls	r2, r3, #16
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	619a      	str	r2, [r3, #24]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800245a:	b480      	push	{r7}
 800245c:	b085      	sub	sp, #20
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	460b      	mov	r3, r1
 8002464:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800246c:	887a      	ldrh	r2, [r7, #2]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4013      	ands	r3, r2
 8002472:	041a      	lsls	r2, r3, #16
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	43d9      	mvns	r1, r3
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	400b      	ands	r3, r1
 800247c:	431a      	orrs	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	619a      	str	r2, [r3, #24]
}
 8002482:	bf00      	nop
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
	...

08002490 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800249a:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800249c:	695a      	ldr	r2, [r3, #20]
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d006      	beq.n	80024b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024a6:	4a05      	ldr	r2, [pc, #20]	@ (80024bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024a8:	88fb      	ldrh	r3, [r7, #6]
 80024aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024ac:	88fb      	ldrh	r3, [r7, #6]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fa7c 	bl	80019ac <HAL_GPIO_EXTI_Callback>
  }
}
 80024b4:	bf00      	nop
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40013c00 	.word	0x40013c00

080024c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e267      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d075      	beq.n	80025ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024de:	4b88      	ldr	r3, [pc, #544]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d00c      	beq.n	8002504 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ea:	4b85      	ldr	r3, [pc, #532]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d112      	bne.n	800251c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f6:	4b82      	ldr	r3, [pc, #520]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002502:	d10b      	bne.n	800251c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	4b7e      	ldr	r3, [pc, #504]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d05b      	beq.n	80025c8 <HAL_RCC_OscConfig+0x108>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d157      	bne.n	80025c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e242      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002524:	d106      	bne.n	8002534 <HAL_RCC_OscConfig+0x74>
 8002526:	4b76      	ldr	r3, [pc, #472]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a75      	ldr	r2, [pc, #468]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800252c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	e01d      	b.n	8002570 <HAL_RCC_OscConfig+0xb0>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x98>
 800253e:	4b70      	ldr	r3, [pc, #448]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a6f      	ldr	r2, [pc, #444]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	4b6d      	ldr	r3, [pc, #436]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a6c      	ldr	r2, [pc, #432]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e00b      	b.n	8002570 <HAL_RCC_OscConfig+0xb0>
 8002558:	4b69      	ldr	r3, [pc, #420]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a68      	ldr	r2, [pc, #416]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800255e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b66      	ldr	r3, [pc, #408]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a65      	ldr	r2, [pc, #404]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800256a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800256e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d013      	beq.n	80025a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7ff fc7a 	bl	8001e70 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7ff fc76 	bl	8001e70 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e207      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002592:	4b5b      	ldr	r3, [pc, #364]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0xc0>
 800259e:	e014      	b.n	80025ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7ff fc66 	bl	8001e70 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7ff fc62 	bl	8001e70 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	@ 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e1f3      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ba:	4b51      	ldr	r3, [pc, #324]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0xe8>
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d063      	beq.n	800269e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00b      	beq.n	80025fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025e2:	4b47      	ldr	r3, [pc, #284]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d11c      	bne.n	8002628 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ee:	4b44      	ldr	r3, [pc, #272]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d116      	bne.n	8002628 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fa:	4b41      	ldr	r3, [pc, #260]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_RCC_OscConfig+0x152>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d001      	beq.n	8002612 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e1c7      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002612:	4b3b      	ldr	r3, [pc, #236]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4937      	ldr	r1, [pc, #220]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002622:	4313      	orrs	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002626:	e03a      	b.n	800269e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d020      	beq.n	8002672 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002630:	4b34      	ldr	r3, [pc, #208]	@ (8002704 <HAL_RCC_OscConfig+0x244>)
 8002632:	2201      	movs	r2, #1
 8002634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002636:	f7ff fc1b 	bl	8001e70 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263e:	f7ff fc17 	bl	8001e70 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e1a8      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002650:	4b2b      	ldr	r3, [pc, #172]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	4b28      	ldr	r3, [pc, #160]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	4925      	ldr	r1, [pc, #148]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 800266c:	4313      	orrs	r3, r2
 800266e:	600b      	str	r3, [r1, #0]
 8002670:	e015      	b.n	800269e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002672:	4b24      	ldr	r3, [pc, #144]	@ (8002704 <HAL_RCC_OscConfig+0x244>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7ff fbfa 	bl	8001e70 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002680:	f7ff fbf6 	bl	8001e70 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e187      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002692:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d036      	beq.n	8002718 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d016      	beq.n	80026e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <HAL_RCC_OscConfig+0x248>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b8:	f7ff fbda 	bl	8001e70 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c0:	f7ff fbd6 	bl	8001e70 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e167      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <HAL_RCC_OscConfig+0x240>)
 80026d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x200>
 80026de:	e01b      	b.n	8002718 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e0:	4b09      	ldr	r3, [pc, #36]	@ (8002708 <HAL_RCC_OscConfig+0x248>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e6:	f7ff fbc3 	bl	8001e70 <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ec:	e00e      	b.n	800270c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ee:	f7ff fbbf 	bl	8001e70 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d907      	bls.n	800270c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e150      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
 8002700:	40023800 	.word	0x40023800
 8002704:	42470000 	.word	0x42470000
 8002708:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270c:	4b88      	ldr	r3, [pc, #544]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800270e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1ea      	bne.n	80026ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 8097 	beq.w	8002854 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002726:	2300      	movs	r3, #0
 8002728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800272a:	4b81      	ldr	r3, [pc, #516]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d10f      	bne.n	8002756 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	4b7d      	ldr	r3, [pc, #500]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	4a7c      	ldr	r2, [pc, #496]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002744:	6413      	str	r3, [r2, #64]	@ 0x40
 8002746:	4b7a      	ldr	r3, [pc, #488]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002752:	2301      	movs	r3, #1
 8002754:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002756:	4b77      	ldr	r3, [pc, #476]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275e:	2b00      	cmp	r3, #0
 8002760:	d118      	bne.n	8002794 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002762:	4b74      	ldr	r3, [pc, #464]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a73      	ldr	r2, [pc, #460]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 8002768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800276e:	f7ff fb7f 	bl	8001e70 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002776:	f7ff fb7b 	bl	8001e70 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e10c      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002788:	4b6a      	ldr	r3, [pc, #424]	@ (8002934 <HAL_RCC_OscConfig+0x474>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f0      	beq.n	8002776 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d106      	bne.n	80027aa <HAL_RCC_OscConfig+0x2ea>
 800279c:	4b64      	ldr	r3, [pc, #400]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800279e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a0:	4a63      	ldr	r2, [pc, #396]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a8:	e01c      	b.n	80027e4 <HAL_RCC_OscConfig+0x324>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b05      	cmp	r3, #5
 80027b0:	d10c      	bne.n	80027cc <HAL_RCC_OscConfig+0x30c>
 80027b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027b8:	f043 0304 	orr.w	r3, r3, #4
 80027bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027be:	4b5c      	ldr	r3, [pc, #368]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ca:	e00b      	b.n	80027e4 <HAL_RCC_OscConfig+0x324>
 80027cc:	4b58      	ldr	r3, [pc, #352]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d0:	4a57      	ldr	r2, [pc, #348]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027d2:	f023 0301 	bic.w	r3, r3, #1
 80027d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027d8:	4b55      	ldr	r3, [pc, #340]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027dc:	4a54      	ldr	r2, [pc, #336]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80027de:	f023 0304 	bic.w	r3, r3, #4
 80027e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d015      	beq.n	8002818 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7ff fb40 	bl	8001e70 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f2:	e00a      	b.n	800280a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7ff fb3c 	bl	8001e70 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002802:	4293      	cmp	r3, r2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e0cb      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800280a:	4b49      	ldr	r3, [pc, #292]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d0ee      	beq.n	80027f4 <HAL_RCC_OscConfig+0x334>
 8002816:	e014      	b.n	8002842 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002818:	f7ff fb2a 	bl	8001e70 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281e:	e00a      	b.n	8002836 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002820:	f7ff fb26 	bl	8001e70 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282e:	4293      	cmp	r3, r2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e0b5      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002836:	4b3e      	ldr	r3, [pc, #248]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1ee      	bne.n	8002820 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002842:	7dfb      	ldrb	r3, [r7, #23]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d105      	bne.n	8002854 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002848:	4b39      	ldr	r3, [pc, #228]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800284a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284c:	4a38      	ldr	r2, [pc, #224]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 800284e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002852:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 80a1 	beq.w	80029a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800285e:	4b34      	ldr	r3, [pc, #208]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 030c 	and.w	r3, r3, #12
 8002866:	2b08      	cmp	r3, #8
 8002868:	d05c      	beq.n	8002924 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d141      	bne.n	80028f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b31      	ldr	r3, [pc, #196]	@ (8002938 <HAL_RCC_OscConfig+0x478>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff fafa 	bl	8001e70 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff faf6 	bl	8001e70 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e087      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002892:	4b27      	ldr	r3, [pc, #156]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69da      	ldr	r2, [r3, #28]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	019b      	lsls	r3, r3, #6
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	085b      	lsrs	r3, r3, #1
 80028b6:	3b01      	subs	r3, #1
 80028b8:	041b      	lsls	r3, r3, #16
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c0:	061b      	lsls	r3, r3, #24
 80028c2:	491b      	ldr	r1, [pc, #108]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002938 <HAL_RCC_OscConfig+0x478>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ce:	f7ff facf 	bl	8001e70 <HAL_GetTick>
 80028d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d6:	f7ff facb 	bl	8001e70 <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e05c      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e8:	4b11      	ldr	r3, [pc, #68]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0f0      	beq.n	80028d6 <HAL_RCC_OscConfig+0x416>
 80028f4:	e054      	b.n	80029a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f6:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <HAL_RCC_OscConfig+0x478>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7ff fab8 	bl	8001e70 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002904:	f7ff fab4 	bl	8001e70 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e045      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <HAL_RCC_OscConfig+0x470>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f0      	bne.n	8002904 <HAL_RCC_OscConfig+0x444>
 8002922:	e03d      	b.n	80029a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d107      	bne.n	800293c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e038      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
 8002930:	40023800 	.word	0x40023800
 8002934:	40007000 	.word	0x40007000
 8002938:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800293c:	4b1b      	ldr	r3, [pc, #108]	@ (80029ac <HAL_RCC_OscConfig+0x4ec>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d028      	beq.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002954:	429a      	cmp	r2, r3
 8002956:	d121      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d11a      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800296c:	4013      	ands	r3, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002972:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002974:	4293      	cmp	r3, r2
 8002976:	d111      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002982:	085b      	lsrs	r3, r3, #1
 8002984:	3b01      	subs	r3, #1
 8002986:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002988:	429a      	cmp	r2, r3
 800298a:	d107      	bne.n	800299c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002996:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002998:	429a      	cmp	r2, r3
 800299a:	d001      	beq.n	80029a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40023800 	.word	0x40023800

080029b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0cc      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029c4:	4b68      	ldr	r3, [pc, #416]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d90c      	bls.n	80029ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d2:	4b65      	ldr	r3, [pc, #404]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	b2d2      	uxtb	r2, r2
 80029d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029da:	4b63      	ldr	r3, [pc, #396]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d001      	beq.n	80029ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e0b8      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d020      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d005      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a04:	4b59      	ldr	r3, [pc, #356]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	4a58      	ldr	r2, [pc, #352]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d005      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a1c:	4b53      	ldr	r3, [pc, #332]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	4a52      	ldr	r2, [pc, #328]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a28:	4b50      	ldr	r3, [pc, #320]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	494d      	ldr	r1, [pc, #308]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d044      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d107      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4e:	4b47      	ldr	r3, [pc, #284]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d119      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e07f      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d003      	beq.n	8002a6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d107      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e06f      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e067      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a8e:	4b37      	ldr	r3, [pc, #220]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f023 0203 	bic.w	r2, r3, #3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	4934      	ldr	r1, [pc, #208]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aa0:	f7ff f9e6 	bl	8001e70 <HAL_GetTick>
 8002aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa6:	e00a      	b.n	8002abe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa8:	f7ff f9e2 	bl	8001e70 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e04f      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002abe:	4b2b      	ldr	r3, [pc, #172]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 020c 	and.w	r2, r3, #12
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d1eb      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ad0:	4b25      	ldr	r3, [pc, #148]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d20c      	bcs.n	8002af8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ade:	4b22      	ldr	r3, [pc, #136]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae6:	4b20      	ldr	r3, [pc, #128]	@ (8002b68 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e032      	b.n	8002b5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0304 	and.w	r3, r3, #4
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b04:	4b19      	ldr	r3, [pc, #100]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	4916      	ldr	r1, [pc, #88]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d009      	beq.n	8002b36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b22:	4b12      	ldr	r3, [pc, #72]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	00db      	lsls	r3, r3, #3
 8002b30:	490e      	ldr	r1, [pc, #56]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b36:	f000 f821 	bl	8002b7c <HAL_RCC_GetSysClockFreq>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	091b      	lsrs	r3, r3, #4
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	490a      	ldr	r1, [pc, #40]	@ (8002b70 <HAL_RCC_ClockConfig+0x1c0>)
 8002b48:	5ccb      	ldrb	r3, [r1, r3]
 8002b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b4e:	4a09      	ldr	r2, [pc, #36]	@ (8002b74 <HAL_RCC_ClockConfig+0x1c4>)
 8002b50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b52:	4b09      	ldr	r3, [pc, #36]	@ (8002b78 <HAL_RCC_ClockConfig+0x1c8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff f946 	bl	8001de8 <HAL_InitTick>

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40023c00 	.word	0x40023c00
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	0800680c 	.word	0x0800680c
 8002b74:	20000678 	.word	0x20000678
 8002b78:	2000067c 	.word	0x2000067c

08002b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b80:	b094      	sub	sp, #80	@ 0x50
 8002b82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b94:	4b79      	ldr	r3, [pc, #484]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 030c 	and.w	r3, r3, #12
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d00d      	beq.n	8002bbc <HAL_RCC_GetSysClockFreq+0x40>
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	f200 80e1 	bhi.w	8002d68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d002      	beq.n	8002bb0 <HAL_RCC_GetSysClockFreq+0x34>
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d003      	beq.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bae:	e0db      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bb0:	4b73      	ldr	r3, [pc, #460]	@ (8002d80 <HAL_RCC_GetSysClockFreq+0x204>)
 8002bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bb4:	e0db      	b.n	8002d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bb6:	4b73      	ldr	r3, [pc, #460]	@ (8002d84 <HAL_RCC_GetSysClockFreq+0x208>)
 8002bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bba:	e0d8      	b.n	8002d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bc4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d063      	beq.n	8002c9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	099b      	lsrs	r3, r3, #6
 8002bd8:	2200      	movs	r2, #0
 8002bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002be6:	2300      	movs	r3, #0
 8002be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bee:	4622      	mov	r2, r4
 8002bf0:	462b      	mov	r3, r5
 8002bf2:	f04f 0000 	mov.w	r0, #0
 8002bf6:	f04f 0100 	mov.w	r1, #0
 8002bfa:	0159      	lsls	r1, r3, #5
 8002bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c00:	0150      	lsls	r0, r2, #5
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4621      	mov	r1, r4
 8002c08:	1a51      	subs	r1, r2, r1
 8002c0a:	6139      	str	r1, [r7, #16]
 8002c0c:	4629      	mov	r1, r5
 8002c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	f04f 0200 	mov.w	r2, #0
 8002c18:	f04f 0300 	mov.w	r3, #0
 8002c1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c20:	4659      	mov	r1, fp
 8002c22:	018b      	lsls	r3, r1, #6
 8002c24:	4651      	mov	r1, sl
 8002c26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c2a:	4651      	mov	r1, sl
 8002c2c:	018a      	lsls	r2, r1, #6
 8002c2e:	4651      	mov	r1, sl
 8002c30:	ebb2 0801 	subs.w	r8, r2, r1
 8002c34:	4659      	mov	r1, fp
 8002c36:	eb63 0901 	sbc.w	r9, r3, r1
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	f04f 0300 	mov.w	r3, #0
 8002c42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c4e:	4690      	mov	r8, r2
 8002c50:	4699      	mov	r9, r3
 8002c52:	4623      	mov	r3, r4
 8002c54:	eb18 0303 	adds.w	r3, r8, r3
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	462b      	mov	r3, r5
 8002c5c:	eb49 0303 	adc.w	r3, r9, r3
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	f04f 0300 	mov.w	r3, #0
 8002c6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c6e:	4629      	mov	r1, r5
 8002c70:	024b      	lsls	r3, r1, #9
 8002c72:	4621      	mov	r1, r4
 8002c74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c78:	4621      	mov	r1, r4
 8002c7a:	024a      	lsls	r2, r1, #9
 8002c7c:	4610      	mov	r0, r2
 8002c7e:	4619      	mov	r1, r3
 8002c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c82:	2200      	movs	r2, #0
 8002c84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c8c:	f7fd ff8c 	bl	8000ba8 <__aeabi_uldivmod>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4613      	mov	r3, r2
 8002c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c98:	e058      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c9a:	4b38      	ldr	r3, [pc, #224]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	099b      	lsrs	r3, r3, #6
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	4611      	mov	r1, r2
 8002ca6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002caa:	623b      	str	r3, [r7, #32]
 8002cac:	2300      	movs	r3, #0
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cb4:	4642      	mov	r2, r8
 8002cb6:	464b      	mov	r3, r9
 8002cb8:	f04f 0000 	mov.w	r0, #0
 8002cbc:	f04f 0100 	mov.w	r1, #0
 8002cc0:	0159      	lsls	r1, r3, #5
 8002cc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cc6:	0150      	lsls	r0, r2, #5
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4641      	mov	r1, r8
 8002cce:	ebb2 0a01 	subs.w	sl, r2, r1
 8002cd2:	4649      	mov	r1, r9
 8002cd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002cd8:	f04f 0200 	mov.w	r2, #0
 8002cdc:	f04f 0300 	mov.w	r3, #0
 8002ce0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ce4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ce8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cec:	ebb2 040a 	subs.w	r4, r2, sl
 8002cf0:	eb63 050b 	sbc.w	r5, r3, fp
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	f04f 0300 	mov.w	r3, #0
 8002cfc:	00eb      	lsls	r3, r5, #3
 8002cfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d02:	00e2      	lsls	r2, r4, #3
 8002d04:	4614      	mov	r4, r2
 8002d06:	461d      	mov	r5, r3
 8002d08:	4643      	mov	r3, r8
 8002d0a:	18e3      	adds	r3, r4, r3
 8002d0c:	603b      	str	r3, [r7, #0]
 8002d0e:	464b      	mov	r3, r9
 8002d10:	eb45 0303 	adc.w	r3, r5, r3
 8002d14:	607b      	str	r3, [r7, #4]
 8002d16:	f04f 0200 	mov.w	r2, #0
 8002d1a:	f04f 0300 	mov.w	r3, #0
 8002d1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d22:	4629      	mov	r1, r5
 8002d24:	028b      	lsls	r3, r1, #10
 8002d26:	4621      	mov	r1, r4
 8002d28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d2c:	4621      	mov	r1, r4
 8002d2e:	028a      	lsls	r2, r1, #10
 8002d30:	4610      	mov	r0, r2
 8002d32:	4619      	mov	r1, r3
 8002d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d36:	2200      	movs	r2, #0
 8002d38:	61bb      	str	r3, [r7, #24]
 8002d3a:	61fa      	str	r2, [r7, #28]
 8002d3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d40:	f7fd ff32 	bl	8000ba8 <__aeabi_uldivmod>
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	4613      	mov	r3, r2
 8002d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	0c1b      	lsrs	r3, r3, #16
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	3301      	adds	r3, #1
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d66:	e002      	b.n	8002d6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d68:	4b05      	ldr	r3, [pc, #20]	@ (8002d80 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3750      	adds	r7, #80	@ 0x50
 8002d74:	46bd      	mov	sp, r7
 8002d76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	00f42400 	.word	0x00f42400
 8002d84:	007a1200 	.word	0x007a1200

08002d88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e07b      	b.n	8002e92 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d108      	bne.n	8002db4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002daa:	d009      	beq.n	8002dc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	61da      	str	r2, [r3, #28]
 8002db2:	e005      	b.n	8002dc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d106      	bne.n	8002de0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7fe fe28 	bl	8001a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002df6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e30:	431a      	orrs	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e44:	ea42 0103 	orr.w	r1, r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	0c1b      	lsrs	r3, r3, #16
 8002e5e:	f003 0104 	and.w	r1, r3, #4
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e66:	f003 0210 	and.w	r2, r3, #16
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	69da      	ldr	r2, [r3, #28]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b088      	sub	sp, #32
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	60f8      	str	r0, [r7, #12]
 8002ea2:	60b9      	str	r1, [r7, #8]
 8002ea4:	603b      	str	r3, [r7, #0]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eaa:	f7fe ffe1 	bl	8001e70 <HAL_GetTick>
 8002eae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d001      	beq.n	8002ec4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e12a      	b.n	800311a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <HAL_SPI_Transmit+0x36>
 8002eca:	88fb      	ldrh	r3, [r7, #6]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e122      	b.n	800311a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_SPI_Transmit+0x48>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e11b      	b.n	800311a <HAL_SPI_Transmit+0x280>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2203      	movs	r2, #3
 8002eee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	88fa      	ldrh	r2, [r7, #6]
 8002f02:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	88fa      	ldrh	r2, [r7, #6]
 8002f08:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f30:	d10f      	bne.n	8002f52 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f5c:	2b40      	cmp	r3, #64	@ 0x40
 8002f5e:	d007      	beq.n	8002f70 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f78:	d152      	bne.n	8003020 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <HAL_SPI_Transmit+0xee>
 8002f82:	8b7b      	ldrh	r3, [r7, #26]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d145      	bne.n	8003014 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8c:	881a      	ldrh	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	1c9a      	adds	r2, r3, #2
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002fac:	e032      	b.n	8003014 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d112      	bne.n	8002fe2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	881a      	ldrh	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fcc:	1c9a      	adds	r2, r3, #2
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002fe0:	e018      	b.n	8003014 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fe2:	f7fe ff45 	bl	8001e70 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d803      	bhi.n	8002ffa <HAL_SPI_Transmit+0x160>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff8:	d102      	bne.n	8003000 <HAL_SPI_Transmit+0x166>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d109      	bne.n	8003014 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e082      	b.n	800311a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003018:	b29b      	uxth	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1c7      	bne.n	8002fae <HAL_SPI_Transmit+0x114>
 800301e:	e053      	b.n	80030c8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <HAL_SPI_Transmit+0x194>
 8003028:	8b7b      	ldrh	r3, [r7, #26]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d147      	bne.n	80030be <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	330c      	adds	r3, #12
 8003038:	7812      	ldrb	r2, [r2, #0]
 800303a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800304a:	b29b      	uxth	r3, r3
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003054:	e033      	b.n	80030be <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b02      	cmp	r3, #2
 8003062:	d113      	bne.n	800308c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	330c      	adds	r3, #12
 800306e:	7812      	ldrb	r2, [r2, #0]
 8003070:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003080:	b29b      	uxth	r3, r3
 8003082:	3b01      	subs	r3, #1
 8003084:	b29a      	uxth	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	86da      	strh	r2, [r3, #54]	@ 0x36
 800308a:	e018      	b.n	80030be <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800308c:	f7fe fef0 	bl	8001e70 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	429a      	cmp	r2, r3
 800309a:	d803      	bhi.n	80030a4 <HAL_SPI_Transmit+0x20a>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a2:	d102      	bne.n	80030aa <HAL_SPI_Transmit+0x210>
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e02d      	b.n	800311a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1c6      	bne.n	8003056 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030c8:	69fa      	ldr	r2, [r7, #28]
 80030ca:	6839      	ldr	r1, [r7, #0]
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fcf7 	bl	8003ac0 <SPI_EndRxTxTransaction>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d002      	beq.n	80030de <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2220      	movs	r2, #32
 80030dc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10a      	bne.n	80030fc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030e6:	2300      	movs	r3, #0
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003118:	2300      	movs	r3, #0
  }
}
 800311a:	4618      	mov	r0, r3
 800311c:	3720      	adds	r7, #32
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b088      	sub	sp, #32
 8003126:	af02      	add	r7, sp, #8
 8003128:	60f8      	str	r0, [r7, #12]
 800312a:	60b9      	str	r1, [r7, #8]
 800312c:	603b      	str	r3, [r7, #0]
 800312e:	4613      	mov	r3, r2
 8003130:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b01      	cmp	r3, #1
 800313c:	d001      	beq.n	8003142 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800313e:	2302      	movs	r3, #2
 8003140:	e104      	b.n	800334c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_SPI_Receive+0x2c>
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e0fc      	b.n	800334c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800315a:	d112      	bne.n	8003182 <HAL_SPI_Receive+0x60>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10e      	bne.n	8003182 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2204      	movs	r2, #4
 8003168:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800316c:	88fa      	ldrh	r2, [r7, #6]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	4613      	mov	r3, r2
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 f8eb 	bl	8003354 <HAL_SPI_TransmitReceive>
 800317e:	4603      	mov	r3, r0
 8003180:	e0e4      	b.n	800334c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003182:	f7fe fe75 	bl	8001e70 <HAL_GetTick>
 8003186:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_SPI_Receive+0x74>
 8003192:	2302      	movs	r3, #2
 8003194:	e0da      	b.n	800334c <HAL_SPI_Receive+0x22a>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2204      	movs	r2, #4
 80031a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	88fa      	ldrh	r2, [r7, #6]
 80031b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	88fa      	ldrh	r2, [r7, #6]
 80031bc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031e4:	d10f      	bne.n	8003206 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003204:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003210:	2b40      	cmp	r3, #64	@ 0x40
 8003212:	d007      	beq.n	8003224 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003222:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d170      	bne.n	800330e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800322c:	e035      	b.n	800329a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b01      	cmp	r3, #1
 800323a:	d115      	bne.n	8003268 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f103 020c 	add.w	r2, r3, #12
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003248:	7812      	ldrb	r2, [r2, #0]
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003266:	e018      	b.n	800329a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003268:	f7fe fe02 	bl	8001e70 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d803      	bhi.n	8003280 <HAL_SPI_Receive+0x15e>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327e:	d102      	bne.n	8003286 <HAL_SPI_Receive+0x164>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e058      	b.n	800334c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1c4      	bne.n	800322e <HAL_SPI_Receive+0x10c>
 80032a4:	e038      	b.n	8003318 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d113      	bne.n	80032dc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68da      	ldr	r2, [r3, #12]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032be:	b292      	uxth	r2, r2
 80032c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c6:	1c9a      	adds	r2, r3, #2
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	3b01      	subs	r3, #1
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032da:	e018      	b.n	800330e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032dc:	f7fe fdc8 	bl	8001e70 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d803      	bhi.n	80032f4 <HAL_SPI_Receive+0x1d2>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f2:	d102      	bne.n	80032fa <HAL_SPI_Receive+0x1d8>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d109      	bne.n	800330e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e01e      	b.n	800334c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1c6      	bne.n	80032a6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	6839      	ldr	r1, [r7, #0]
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 fb69 	bl	80039f4 <SPI_EndRxTransaction>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d002      	beq.n	800332e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2220      	movs	r2, #32
 800332c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800334a:	2300      	movs	r3, #0
  }
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08a      	sub	sp, #40	@ 0x28
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003362:	2301      	movs	r3, #1
 8003364:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003366:	f7fe fd83 	bl	8001e70 <HAL_GetTick>
 800336a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003372:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800337a:	887b      	ldrh	r3, [r7, #2]
 800337c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800337e:	7ffb      	ldrb	r3, [r7, #31]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d00c      	beq.n	800339e <HAL_SPI_TransmitReceive+0x4a>
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800338a:	d106      	bne.n	800339a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d102      	bne.n	800339a <HAL_SPI_TransmitReceive+0x46>
 8003394:	7ffb      	ldrb	r3, [r7, #31]
 8003396:	2b04      	cmp	r3, #4
 8003398:	d001      	beq.n	800339e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800339a:	2302      	movs	r3, #2
 800339c:	e17f      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_SPI_TransmitReceive+0x5c>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <HAL_SPI_TransmitReceive+0x5c>
 80033aa:	887b      	ldrh	r3, [r7, #2]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e174      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_SPI_TransmitReceive+0x6e>
 80033be:	2302      	movs	r3, #2
 80033c0:	e16d      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d003      	beq.n	80033de <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2205      	movs	r2, #5
 80033da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	887a      	ldrh	r2, [r7, #2]
 80033ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	887a      	ldrh	r2, [r7, #2]
 80033f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	887a      	ldrh	r2, [r7, #2]
 8003400:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	887a      	ldrh	r2, [r7, #2]
 8003406:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800341e:	2b40      	cmp	r3, #64	@ 0x40
 8003420:	d007      	beq.n	8003432 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003430:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800343a:	d17e      	bne.n	800353a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d002      	beq.n	800344a <HAL_SPI_TransmitReceive+0xf6>
 8003444:	8afb      	ldrh	r3, [r7, #22]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d16c      	bne.n	8003524 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	881a      	ldrh	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	1c9a      	adds	r2, r3, #2
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800346e:	e059      	b.n	8003524 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b02      	cmp	r3, #2
 800347c:	d11b      	bne.n	80034b6 <HAL_SPI_TransmitReceive+0x162>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003482:	b29b      	uxth	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d016      	beq.n	80034b6 <HAL_SPI_TransmitReceive+0x162>
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	2b01      	cmp	r3, #1
 800348c:	d113      	bne.n	80034b6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003492:	881a      	ldrh	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349e:	1c9a      	adds	r2, r3, #2
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	3b01      	subs	r3, #1
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034b2:	2300      	movs	r3, #0
 80034b4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d119      	bne.n	80034f8 <HAL_SPI_TransmitReceive+0x1a4>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d014      	beq.n	80034f8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68da      	ldr	r2, [r3, #12]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d8:	b292      	uxth	r2, r2
 80034da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e0:	1c9a      	adds	r2, r3, #2
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	3b01      	subs	r3, #1
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034f4:	2301      	movs	r3, #1
 80034f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80034f8:	f7fe fcba 	bl	8001e70 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	6a3b      	ldr	r3, [r7, #32]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003504:	429a      	cmp	r2, r3
 8003506:	d80d      	bhi.n	8003524 <HAL_SPI_TransmitReceive+0x1d0>
 8003508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350e:	d009      	beq.n	8003524 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e0bc      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003528:	b29b      	uxth	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1a0      	bne.n	8003470 <HAL_SPI_TransmitReceive+0x11c>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003532:	b29b      	uxth	r3, r3
 8003534:	2b00      	cmp	r3, #0
 8003536:	d19b      	bne.n	8003470 <HAL_SPI_TransmitReceive+0x11c>
 8003538:	e082      	b.n	8003640 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d002      	beq.n	8003548 <HAL_SPI_TransmitReceive+0x1f4>
 8003542:	8afb      	ldrh	r3, [r7, #22]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d171      	bne.n	800362c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	330c      	adds	r3, #12
 8003552:	7812      	ldrb	r2, [r2, #0]
 8003554:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003564:	b29b      	uxth	r3, r3
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800356e:	e05d      	b.n	800362c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b02      	cmp	r3, #2
 800357c:	d11c      	bne.n	80035b8 <HAL_SPI_TransmitReceive+0x264>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003582:	b29b      	uxth	r3, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	d017      	beq.n	80035b8 <HAL_SPI_TransmitReceive+0x264>
 8003588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800358a:	2b01      	cmp	r3, #1
 800358c:	d114      	bne.n	80035b8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	330c      	adds	r3, #12
 8003598:	7812      	ldrb	r2, [r2, #0]
 800359a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d119      	bne.n	80035fa <HAL_SPI_TransmitReceive+0x2a6>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d014      	beq.n	80035fa <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035f6:	2301      	movs	r3, #1
 80035f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80035fa:	f7fe fc39 	bl	8001e70 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	6a3b      	ldr	r3, [r7, #32]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003606:	429a      	cmp	r2, r3
 8003608:	d803      	bhi.n	8003612 <HAL_SPI_TransmitReceive+0x2be>
 800360a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003610:	d102      	bne.n	8003618 <HAL_SPI_TransmitReceive+0x2c4>
 8003612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003614:	2b00      	cmp	r3, #0
 8003616:	d109      	bne.n	800362c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e038      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003630:	b29b      	uxth	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d19c      	bne.n	8003570 <HAL_SPI_TransmitReceive+0x21c>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800363a:	b29b      	uxth	r3, r3
 800363c:	2b00      	cmp	r3, #0
 800363e:	d197      	bne.n	8003570 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003640:	6a3a      	ldr	r2, [r7, #32]
 8003642:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 fa3b 	bl	8003ac0 <SPI_EndRxTxTransaction>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d008      	beq.n	8003662 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2220      	movs	r2, #32
 8003654:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e01d      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e000      	b.n	800369e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800369c:	2300      	movs	r3, #0
  }
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3728      	adds	r7, #40	@ 0x28
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	099b      	lsrs	r3, r3, #6
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10f      	bne.n	80036ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	099b      	lsrs	r3, r3, #6
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d004      	beq.n	80036ec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	4798      	blx	r3
    return;
 80036ea:	e0d7      	b.n	800389c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	085b      	lsrs	r3, r3, #1
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00a      	beq.n	800370e <HAL_SPI_IRQHandler+0x66>
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	09db      	lsrs	r3, r3, #7
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d004      	beq.n	800370e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	4798      	blx	r3
    return;
 800370c:	e0c6      	b.n	800389c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	095b      	lsrs	r3, r3, #5
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10c      	bne.n	8003734 <HAL_SPI_IRQHandler+0x8c>
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	099b      	lsrs	r3, r3, #6
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d106      	bne.n	8003734 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 80b4 	beq.w	800389c <HAL_SPI_IRQHandler+0x1f4>
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	095b      	lsrs	r3, r3, #5
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b00      	cmp	r3, #0
 800373e:	f000 80ad 	beq.w	800389c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	099b      	lsrs	r3, r3, #6
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d023      	beq.n	8003796 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b03      	cmp	r3, #3
 8003758:	d011      	beq.n	800377e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375e:	f043 0204 	orr.w	r2, r3, #4
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	617b      	str	r3, [r7, #20]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	e00b      	b.n	8003796 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800377e:	2300      	movs	r3, #0
 8003780:	613b      	str	r3, [r7, #16]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	613b      	str	r3, [r7, #16]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	693b      	ldr	r3, [r7, #16]
        return;
 8003794:	e082      	b.n	800389c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	095b      	lsrs	r3, r3, #5
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d014      	beq.n	80037cc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a6:	f043 0201 	orr.w	r2, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	60fb      	str	r3, [r7, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	0a1b      	lsrs	r3, r3, #8
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037dc:	f043 0208 	orr.w	r2, r3, #8
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80037e4:	2300      	movs	r3, #0
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	60bb      	str	r3, [r7, #8]
 80037f0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d04f      	beq.n	800389a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003808:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d104      	bne.n	8003826 <HAL_SPI_IRQHandler+0x17e>
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d034      	beq.n	8003890 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0203 	bic.w	r2, r2, #3
 8003834:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383a:	2b00      	cmp	r3, #0
 800383c:	d011      	beq.n	8003862 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003842:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <HAL_SPI_IRQHandler+0x1fc>)
 8003844:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe fc2d 	bl	80020aa <HAL_DMA_Abort_IT>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003866:	2b00      	cmp	r3, #0
 8003868:	d016      	beq.n	8003898 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800386e:	4a0d      	ldr	r2, [pc, #52]	@ (80038a4 <HAL_SPI_IRQHandler+0x1fc>)
 8003870:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003876:	4618      	mov	r0, r3
 8003878:	f7fe fc17 	bl	80020aa <HAL_DMA_Abort_IT>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003886:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800388e:	e003      	b.n	8003898 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 f809 	bl	80038a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003896:	e000      	b.n	800389a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003898:	bf00      	nop
    return;
 800389a:	bf00      	nop
  }
}
 800389c:	3720      	adds	r7, #32
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	080038bd 	.word	0x080038bd

080038a8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f7ff ffe6 	bl	80038a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038dc:	bf00      	nop
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b088      	sub	sp, #32
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	603b      	str	r3, [r7, #0]
 80038f0:	4613      	mov	r3, r2
 80038f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038f4:	f7fe fabc 	bl	8001e70 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	4413      	add	r3, r2
 8003902:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003904:	f7fe fab4 	bl	8001e70 <HAL_GetTick>
 8003908:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800390a:	4b39      	ldr	r3, [pc, #228]	@ (80039f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	015b      	lsls	r3, r3, #5
 8003910:	0d1b      	lsrs	r3, r3, #20
 8003912:	69fa      	ldr	r2, [r7, #28]
 8003914:	fb02 f303 	mul.w	r3, r2, r3
 8003918:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800391a:	e055      	b.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003922:	d051      	beq.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003924:	f7fe faa4 	bl	8001e70 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	69fa      	ldr	r2, [r7, #28]
 8003930:	429a      	cmp	r2, r3
 8003932:	d902      	bls.n	800393a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d13d      	bne.n	80039b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003948:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003952:	d111      	bne.n	8003978 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800395c:	d004      	beq.n	8003968 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003966:	d107      	bne.n	8003978 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003976:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003980:	d10f      	bne.n	80039a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e018      	b.n	80039e8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d102      	bne.n	80039c2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	61fb      	str	r3, [r7, #28]
 80039c0:	e002      	b.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	3b01      	subs	r3, #1
 80039c6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	4013      	ands	r3, r2
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	bf0c      	ite	eq
 80039d8:	2301      	moveq	r3, #1
 80039da:	2300      	movne	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	461a      	mov	r2, r3
 80039e0:	79fb      	ldrb	r3, [r7, #7]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d19a      	bne.n	800391c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3720      	adds	r7, #32
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000678 	.word	0x20000678

080039f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af02      	add	r7, sp, #8
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a08:	d111      	bne.n	8003a2e <SPI_EndRxTransaction+0x3a>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a12:	d004      	beq.n	8003a1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a1c:	d107      	bne.n	8003a2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a2c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a36:	d12a      	bne.n	8003a8e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a40:	d012      	beq.n	8003a68 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	2180      	movs	r1, #128	@ 0x80
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f7ff ff49 	bl	80038e4 <SPI_WaitFlagStateUntilTimeout>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d02d      	beq.n	8003ab4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5c:	f043 0220 	orr.w	r2, r3, #32
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e026      	b.n	8003ab6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2101      	movs	r1, #1
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f7ff ff36 	bl	80038e4 <SPI_WaitFlagStateUntilTimeout>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d01a      	beq.n	8003ab4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a82:	f043 0220 	orr.w	r2, r3, #32
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e013      	b.n	8003ab6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2200      	movs	r2, #0
 8003a96:	2101      	movs	r1, #1
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f7ff ff23 	bl	80038e4 <SPI_WaitFlagStateUntilTimeout>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d007      	beq.n	8003ab4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa8:	f043 0220 	orr.w	r2, r3, #32
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e000      	b.n	8003ab6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	2102      	movs	r1, #2
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f7ff ff04 	bl	80038e4 <SPI_WaitFlagStateUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ae6:	f043 0220 	orr.w	r2, r3, #32
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e032      	b.n	8003b58 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003af2:	4b1b      	ldr	r3, [pc, #108]	@ (8003b60 <SPI_EndRxTxTransaction+0xa0>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a1b      	ldr	r2, [pc, #108]	@ (8003b64 <SPI_EndRxTxTransaction+0xa4>)
 8003af8:	fba2 2303 	umull	r2, r3, r2, r3
 8003afc:	0d5b      	lsrs	r3, r3, #21
 8003afe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
 8003b06:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b10:	d112      	bne.n	8003b38 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	2180      	movs	r1, #128	@ 0x80
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f7ff fee1 	bl	80038e4 <SPI_WaitFlagStateUntilTimeout>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d016      	beq.n	8003b56 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b2c:	f043 0220 	orr.w	r2, r3, #32
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e00f      	b.n	8003b58 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00a      	beq.n	8003b54 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	3b01      	subs	r3, #1
 8003b42:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b4e:	2b80      	cmp	r3, #128	@ 0x80
 8003b50:	d0f2      	beq.n	8003b38 <SPI_EndRxTxTransaction+0x78>
 8003b52:	e000      	b.n	8003b56 <SPI_EndRxTxTransaction+0x96>
        break;
 8003b54:	bf00      	nop
  }

  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	20000678 	.word	0x20000678
 8003b64:	165e9f81 	.word	0x165e9f81

08003b68 <__cvt>:
 8003b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b6c:	ec57 6b10 	vmov	r6, r7, d0
 8003b70:	2f00      	cmp	r7, #0
 8003b72:	460c      	mov	r4, r1
 8003b74:	4619      	mov	r1, r3
 8003b76:	463b      	mov	r3, r7
 8003b78:	bfbb      	ittet	lt
 8003b7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003b7e:	461f      	movlt	r7, r3
 8003b80:	2300      	movge	r3, #0
 8003b82:	232d      	movlt	r3, #45	@ 0x2d
 8003b84:	700b      	strb	r3, [r1, #0]
 8003b86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003b8c:	4691      	mov	r9, r2
 8003b8e:	f023 0820 	bic.w	r8, r3, #32
 8003b92:	bfbc      	itt	lt
 8003b94:	4632      	movlt	r2, r6
 8003b96:	4616      	movlt	r6, r2
 8003b98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003b9c:	d005      	beq.n	8003baa <__cvt+0x42>
 8003b9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003ba2:	d100      	bne.n	8003ba6 <__cvt+0x3e>
 8003ba4:	3401      	adds	r4, #1
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	e000      	b.n	8003bac <__cvt+0x44>
 8003baa:	2103      	movs	r1, #3
 8003bac:	ab03      	add	r3, sp, #12
 8003bae:	9301      	str	r3, [sp, #4]
 8003bb0:	ab02      	add	r3, sp, #8
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	ec47 6b10 	vmov	d0, r6, r7
 8003bb8:	4653      	mov	r3, sl
 8003bba:	4622      	mov	r2, r4
 8003bbc:	f000 ff4c 	bl	8004a58 <_dtoa_r>
 8003bc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003bc4:	4605      	mov	r5, r0
 8003bc6:	d119      	bne.n	8003bfc <__cvt+0x94>
 8003bc8:	f019 0f01 	tst.w	r9, #1
 8003bcc:	d00e      	beq.n	8003bec <__cvt+0x84>
 8003bce:	eb00 0904 	add.w	r9, r0, r4
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	4630      	mov	r0, r6
 8003bd8:	4639      	mov	r1, r7
 8003bda:	f7fc ff75 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bde:	b108      	cbz	r0, 8003be4 <__cvt+0x7c>
 8003be0:	f8cd 900c 	str.w	r9, [sp, #12]
 8003be4:	2230      	movs	r2, #48	@ 0x30
 8003be6:	9b03      	ldr	r3, [sp, #12]
 8003be8:	454b      	cmp	r3, r9
 8003bea:	d31e      	bcc.n	8003c2a <__cvt+0xc2>
 8003bec:	9b03      	ldr	r3, [sp, #12]
 8003bee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003bf0:	1b5b      	subs	r3, r3, r5
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	b004      	add	sp, #16
 8003bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c00:	eb00 0904 	add.w	r9, r0, r4
 8003c04:	d1e5      	bne.n	8003bd2 <__cvt+0x6a>
 8003c06:	7803      	ldrb	r3, [r0, #0]
 8003c08:	2b30      	cmp	r3, #48	@ 0x30
 8003c0a:	d10a      	bne.n	8003c22 <__cvt+0xba>
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2300      	movs	r3, #0
 8003c10:	4630      	mov	r0, r6
 8003c12:	4639      	mov	r1, r7
 8003c14:	f7fc ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c18:	b918      	cbnz	r0, 8003c22 <__cvt+0xba>
 8003c1a:	f1c4 0401 	rsb	r4, r4, #1
 8003c1e:	f8ca 4000 	str.w	r4, [sl]
 8003c22:	f8da 3000 	ldr.w	r3, [sl]
 8003c26:	4499      	add	r9, r3
 8003c28:	e7d3      	b.n	8003bd2 <__cvt+0x6a>
 8003c2a:	1c59      	adds	r1, r3, #1
 8003c2c:	9103      	str	r1, [sp, #12]
 8003c2e:	701a      	strb	r2, [r3, #0]
 8003c30:	e7d9      	b.n	8003be6 <__cvt+0x7e>

08003c32 <__exponent>:
 8003c32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c34:	2900      	cmp	r1, #0
 8003c36:	bfba      	itte	lt
 8003c38:	4249      	neglt	r1, r1
 8003c3a:	232d      	movlt	r3, #45	@ 0x2d
 8003c3c:	232b      	movge	r3, #43	@ 0x2b
 8003c3e:	2909      	cmp	r1, #9
 8003c40:	7002      	strb	r2, [r0, #0]
 8003c42:	7043      	strb	r3, [r0, #1]
 8003c44:	dd29      	ble.n	8003c9a <__exponent+0x68>
 8003c46:	f10d 0307 	add.w	r3, sp, #7
 8003c4a:	461d      	mov	r5, r3
 8003c4c:	270a      	movs	r7, #10
 8003c4e:	461a      	mov	r2, r3
 8003c50:	fbb1 f6f7 	udiv	r6, r1, r7
 8003c54:	fb07 1416 	mls	r4, r7, r6, r1
 8003c58:	3430      	adds	r4, #48	@ 0x30
 8003c5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003c5e:	460c      	mov	r4, r1
 8003c60:	2c63      	cmp	r4, #99	@ 0x63
 8003c62:	f103 33ff 	add.w	r3, r3, #4294967295
 8003c66:	4631      	mov	r1, r6
 8003c68:	dcf1      	bgt.n	8003c4e <__exponent+0x1c>
 8003c6a:	3130      	adds	r1, #48	@ 0x30
 8003c6c:	1e94      	subs	r4, r2, #2
 8003c6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003c72:	1c41      	adds	r1, r0, #1
 8003c74:	4623      	mov	r3, r4
 8003c76:	42ab      	cmp	r3, r5
 8003c78:	d30a      	bcc.n	8003c90 <__exponent+0x5e>
 8003c7a:	f10d 0309 	add.w	r3, sp, #9
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	42ac      	cmp	r4, r5
 8003c82:	bf88      	it	hi
 8003c84:	2300      	movhi	r3, #0
 8003c86:	3302      	adds	r3, #2
 8003c88:	4403      	add	r3, r0
 8003c8a:	1a18      	subs	r0, r3, r0
 8003c8c:	b003      	add	sp, #12
 8003c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003c94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003c98:	e7ed      	b.n	8003c76 <__exponent+0x44>
 8003c9a:	2330      	movs	r3, #48	@ 0x30
 8003c9c:	3130      	adds	r1, #48	@ 0x30
 8003c9e:	7083      	strb	r3, [r0, #2]
 8003ca0:	70c1      	strb	r1, [r0, #3]
 8003ca2:	1d03      	adds	r3, r0, #4
 8003ca4:	e7f1      	b.n	8003c8a <__exponent+0x58>
	...

08003ca8 <_printf_float>:
 8003ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cac:	b08d      	sub	sp, #52	@ 0x34
 8003cae:	460c      	mov	r4, r1
 8003cb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003cb4:	4616      	mov	r6, r2
 8003cb6:	461f      	mov	r7, r3
 8003cb8:	4605      	mov	r5, r0
 8003cba:	f000 fdbd 	bl	8004838 <_localeconv_r>
 8003cbe:	6803      	ldr	r3, [r0, #0]
 8003cc0:	9304      	str	r3, [sp, #16]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fc fad4 	bl	8000270 <strlen>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8003cd0:	9005      	str	r0, [sp, #20]
 8003cd2:	3307      	adds	r3, #7
 8003cd4:	f023 0307 	bic.w	r3, r3, #7
 8003cd8:	f103 0208 	add.w	r2, r3, #8
 8003cdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003ce0:	f8d4 b000 	ldr.w	fp, [r4]
 8003ce4:	f8c8 2000 	str.w	r2, [r8]
 8003ce8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003cec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003cf0:	9307      	str	r3, [sp, #28]
 8003cf2:	f8cd 8018 	str.w	r8, [sp, #24]
 8003cf6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003cfe:	4b9c      	ldr	r3, [pc, #624]	@ (8003f70 <_printf_float+0x2c8>)
 8003d00:	f04f 32ff 	mov.w	r2, #4294967295
 8003d04:	f7fc ff12 	bl	8000b2c <__aeabi_dcmpun>
 8003d08:	bb70      	cbnz	r0, 8003d68 <_printf_float+0xc0>
 8003d0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d0e:	4b98      	ldr	r3, [pc, #608]	@ (8003f70 <_printf_float+0x2c8>)
 8003d10:	f04f 32ff 	mov.w	r2, #4294967295
 8003d14:	f7fc feec 	bl	8000af0 <__aeabi_dcmple>
 8003d18:	bb30      	cbnz	r0, 8003d68 <_printf_float+0xc0>
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	4640      	mov	r0, r8
 8003d20:	4649      	mov	r1, r9
 8003d22:	f7fc fedb 	bl	8000adc <__aeabi_dcmplt>
 8003d26:	b110      	cbz	r0, 8003d2e <_printf_float+0x86>
 8003d28:	232d      	movs	r3, #45	@ 0x2d
 8003d2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d2e:	4a91      	ldr	r2, [pc, #580]	@ (8003f74 <_printf_float+0x2cc>)
 8003d30:	4b91      	ldr	r3, [pc, #580]	@ (8003f78 <_printf_float+0x2d0>)
 8003d32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003d36:	bf8c      	ite	hi
 8003d38:	4690      	movhi	r8, r2
 8003d3a:	4698      	movls	r8, r3
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	6123      	str	r3, [r4, #16]
 8003d40:	f02b 0304 	bic.w	r3, fp, #4
 8003d44:	6023      	str	r3, [r4, #0]
 8003d46:	f04f 0900 	mov.w	r9, #0
 8003d4a:	9700      	str	r7, [sp, #0]
 8003d4c:	4633      	mov	r3, r6
 8003d4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003d50:	4621      	mov	r1, r4
 8003d52:	4628      	mov	r0, r5
 8003d54:	f000 f9d2 	bl	80040fc <_printf_common>
 8003d58:	3001      	adds	r0, #1
 8003d5a:	f040 808d 	bne.w	8003e78 <_printf_float+0x1d0>
 8003d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d62:	b00d      	add	sp, #52	@ 0x34
 8003d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d68:	4642      	mov	r2, r8
 8003d6a:	464b      	mov	r3, r9
 8003d6c:	4640      	mov	r0, r8
 8003d6e:	4649      	mov	r1, r9
 8003d70:	f7fc fedc 	bl	8000b2c <__aeabi_dcmpun>
 8003d74:	b140      	cbz	r0, 8003d88 <_printf_float+0xe0>
 8003d76:	464b      	mov	r3, r9
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	bfbc      	itt	lt
 8003d7c:	232d      	movlt	r3, #45	@ 0x2d
 8003d7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003d82:	4a7e      	ldr	r2, [pc, #504]	@ (8003f7c <_printf_float+0x2d4>)
 8003d84:	4b7e      	ldr	r3, [pc, #504]	@ (8003f80 <_printf_float+0x2d8>)
 8003d86:	e7d4      	b.n	8003d32 <_printf_float+0x8a>
 8003d88:	6863      	ldr	r3, [r4, #4]
 8003d8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003d8e:	9206      	str	r2, [sp, #24]
 8003d90:	1c5a      	adds	r2, r3, #1
 8003d92:	d13b      	bne.n	8003e0c <_printf_float+0x164>
 8003d94:	2306      	movs	r3, #6
 8003d96:	6063      	str	r3, [r4, #4]
 8003d98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	6022      	str	r2, [r4, #0]
 8003da0:	9303      	str	r3, [sp, #12]
 8003da2:	ab0a      	add	r3, sp, #40	@ 0x28
 8003da4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003da8:	ab09      	add	r3, sp, #36	@ 0x24
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	6861      	ldr	r1, [r4, #4]
 8003dae:	ec49 8b10 	vmov	d0, r8, r9
 8003db2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003db6:	4628      	mov	r0, r5
 8003db8:	f7ff fed6 	bl	8003b68 <__cvt>
 8003dbc:	9b06      	ldr	r3, [sp, #24]
 8003dbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003dc0:	2b47      	cmp	r3, #71	@ 0x47
 8003dc2:	4680      	mov	r8, r0
 8003dc4:	d129      	bne.n	8003e1a <_printf_float+0x172>
 8003dc6:	1cc8      	adds	r0, r1, #3
 8003dc8:	db02      	blt.n	8003dd0 <_printf_float+0x128>
 8003dca:	6863      	ldr	r3, [r4, #4]
 8003dcc:	4299      	cmp	r1, r3
 8003dce:	dd41      	ble.n	8003e54 <_printf_float+0x1ac>
 8003dd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8003dd4:	fa5f fa8a 	uxtb.w	sl, sl
 8003dd8:	3901      	subs	r1, #1
 8003dda:	4652      	mov	r2, sl
 8003ddc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003de0:	9109      	str	r1, [sp, #36]	@ 0x24
 8003de2:	f7ff ff26 	bl	8003c32 <__exponent>
 8003de6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003de8:	1813      	adds	r3, r2, r0
 8003dea:	2a01      	cmp	r2, #1
 8003dec:	4681      	mov	r9, r0
 8003dee:	6123      	str	r3, [r4, #16]
 8003df0:	dc02      	bgt.n	8003df8 <_printf_float+0x150>
 8003df2:	6822      	ldr	r2, [r4, #0]
 8003df4:	07d2      	lsls	r2, r2, #31
 8003df6:	d501      	bpl.n	8003dfc <_printf_float+0x154>
 8003df8:	3301      	adds	r3, #1
 8003dfa:	6123      	str	r3, [r4, #16]
 8003dfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0a2      	beq.n	8003d4a <_printf_float+0xa2>
 8003e04:	232d      	movs	r3, #45	@ 0x2d
 8003e06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e0a:	e79e      	b.n	8003d4a <_printf_float+0xa2>
 8003e0c:	9a06      	ldr	r2, [sp, #24]
 8003e0e:	2a47      	cmp	r2, #71	@ 0x47
 8003e10:	d1c2      	bne.n	8003d98 <_printf_float+0xf0>
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1c0      	bne.n	8003d98 <_printf_float+0xf0>
 8003e16:	2301      	movs	r3, #1
 8003e18:	e7bd      	b.n	8003d96 <_printf_float+0xee>
 8003e1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e1e:	d9db      	bls.n	8003dd8 <_printf_float+0x130>
 8003e20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003e24:	d118      	bne.n	8003e58 <_printf_float+0x1b0>
 8003e26:	2900      	cmp	r1, #0
 8003e28:	6863      	ldr	r3, [r4, #4]
 8003e2a:	dd0b      	ble.n	8003e44 <_printf_float+0x19c>
 8003e2c:	6121      	str	r1, [r4, #16]
 8003e2e:	b913      	cbnz	r3, 8003e36 <_printf_float+0x18e>
 8003e30:	6822      	ldr	r2, [r4, #0]
 8003e32:	07d0      	lsls	r0, r2, #31
 8003e34:	d502      	bpl.n	8003e3c <_printf_float+0x194>
 8003e36:	3301      	adds	r3, #1
 8003e38:	440b      	add	r3, r1
 8003e3a:	6123      	str	r3, [r4, #16]
 8003e3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003e3e:	f04f 0900 	mov.w	r9, #0
 8003e42:	e7db      	b.n	8003dfc <_printf_float+0x154>
 8003e44:	b913      	cbnz	r3, 8003e4c <_printf_float+0x1a4>
 8003e46:	6822      	ldr	r2, [r4, #0]
 8003e48:	07d2      	lsls	r2, r2, #31
 8003e4a:	d501      	bpl.n	8003e50 <_printf_float+0x1a8>
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	e7f4      	b.n	8003e3a <_printf_float+0x192>
 8003e50:	2301      	movs	r3, #1
 8003e52:	e7f2      	b.n	8003e3a <_printf_float+0x192>
 8003e54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e5a:	4299      	cmp	r1, r3
 8003e5c:	db05      	blt.n	8003e6a <_printf_float+0x1c2>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	6121      	str	r1, [r4, #16]
 8003e62:	07d8      	lsls	r0, r3, #31
 8003e64:	d5ea      	bpl.n	8003e3c <_printf_float+0x194>
 8003e66:	1c4b      	adds	r3, r1, #1
 8003e68:	e7e7      	b.n	8003e3a <_printf_float+0x192>
 8003e6a:	2900      	cmp	r1, #0
 8003e6c:	bfd4      	ite	le
 8003e6e:	f1c1 0202 	rsble	r2, r1, #2
 8003e72:	2201      	movgt	r2, #1
 8003e74:	4413      	add	r3, r2
 8003e76:	e7e0      	b.n	8003e3a <_printf_float+0x192>
 8003e78:	6823      	ldr	r3, [r4, #0]
 8003e7a:	055a      	lsls	r2, r3, #21
 8003e7c:	d407      	bmi.n	8003e8e <_printf_float+0x1e6>
 8003e7e:	6923      	ldr	r3, [r4, #16]
 8003e80:	4642      	mov	r2, r8
 8003e82:	4631      	mov	r1, r6
 8003e84:	4628      	mov	r0, r5
 8003e86:	47b8      	blx	r7
 8003e88:	3001      	adds	r0, #1
 8003e8a:	d12b      	bne.n	8003ee4 <_printf_float+0x23c>
 8003e8c:	e767      	b.n	8003d5e <_printf_float+0xb6>
 8003e8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e92:	f240 80dd 	bls.w	8004050 <_printf_float+0x3a8>
 8003e96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f7fc fe13 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	d033      	beq.n	8003f0e <_printf_float+0x266>
 8003ea6:	4a37      	ldr	r2, [pc, #220]	@ (8003f84 <_printf_float+0x2dc>)
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	4631      	mov	r1, r6
 8003eac:	4628      	mov	r0, r5
 8003eae:	47b8      	blx	r7
 8003eb0:	3001      	adds	r0, #1
 8003eb2:	f43f af54 	beq.w	8003d5e <_printf_float+0xb6>
 8003eb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003eba:	4543      	cmp	r3, r8
 8003ebc:	db02      	blt.n	8003ec4 <_printf_float+0x21c>
 8003ebe:	6823      	ldr	r3, [r4, #0]
 8003ec0:	07d8      	lsls	r0, r3, #31
 8003ec2:	d50f      	bpl.n	8003ee4 <_printf_float+0x23c>
 8003ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ec8:	4631      	mov	r1, r6
 8003eca:	4628      	mov	r0, r5
 8003ecc:	47b8      	blx	r7
 8003ece:	3001      	adds	r0, #1
 8003ed0:	f43f af45 	beq.w	8003d5e <_printf_float+0xb6>
 8003ed4:	f04f 0900 	mov.w	r9, #0
 8003ed8:	f108 38ff 	add.w	r8, r8, #4294967295
 8003edc:	f104 0a1a 	add.w	sl, r4, #26
 8003ee0:	45c8      	cmp	r8, r9
 8003ee2:	dc09      	bgt.n	8003ef8 <_printf_float+0x250>
 8003ee4:	6823      	ldr	r3, [r4, #0]
 8003ee6:	079b      	lsls	r3, r3, #30
 8003ee8:	f100 8103 	bmi.w	80040f2 <_printf_float+0x44a>
 8003eec:	68e0      	ldr	r0, [r4, #12]
 8003eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003ef0:	4298      	cmp	r0, r3
 8003ef2:	bfb8      	it	lt
 8003ef4:	4618      	movlt	r0, r3
 8003ef6:	e734      	b.n	8003d62 <_printf_float+0xba>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	4652      	mov	r2, sl
 8003efc:	4631      	mov	r1, r6
 8003efe:	4628      	mov	r0, r5
 8003f00:	47b8      	blx	r7
 8003f02:	3001      	adds	r0, #1
 8003f04:	f43f af2b 	beq.w	8003d5e <_printf_float+0xb6>
 8003f08:	f109 0901 	add.w	r9, r9, #1
 8003f0c:	e7e8      	b.n	8003ee0 <_printf_float+0x238>
 8003f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	dc39      	bgt.n	8003f88 <_printf_float+0x2e0>
 8003f14:	4a1b      	ldr	r2, [pc, #108]	@ (8003f84 <_printf_float+0x2dc>)
 8003f16:	2301      	movs	r3, #1
 8003f18:	4631      	mov	r1, r6
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	47b8      	blx	r7
 8003f1e:	3001      	adds	r0, #1
 8003f20:	f43f af1d 	beq.w	8003d5e <_printf_float+0xb6>
 8003f24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003f28:	ea59 0303 	orrs.w	r3, r9, r3
 8003f2c:	d102      	bne.n	8003f34 <_printf_float+0x28c>
 8003f2e:	6823      	ldr	r3, [r4, #0]
 8003f30:	07d9      	lsls	r1, r3, #31
 8003f32:	d5d7      	bpl.n	8003ee4 <_printf_float+0x23c>
 8003f34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f38:	4631      	mov	r1, r6
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	47b8      	blx	r7
 8003f3e:	3001      	adds	r0, #1
 8003f40:	f43f af0d 	beq.w	8003d5e <_printf_float+0xb6>
 8003f44:	f04f 0a00 	mov.w	sl, #0
 8003f48:	f104 0b1a 	add.w	fp, r4, #26
 8003f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f4e:	425b      	negs	r3, r3
 8003f50:	4553      	cmp	r3, sl
 8003f52:	dc01      	bgt.n	8003f58 <_printf_float+0x2b0>
 8003f54:	464b      	mov	r3, r9
 8003f56:	e793      	b.n	8003e80 <_printf_float+0x1d8>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	465a      	mov	r2, fp
 8003f5c:	4631      	mov	r1, r6
 8003f5e:	4628      	mov	r0, r5
 8003f60:	47b8      	blx	r7
 8003f62:	3001      	adds	r0, #1
 8003f64:	f43f aefb 	beq.w	8003d5e <_printf_float+0xb6>
 8003f68:	f10a 0a01 	add.w	sl, sl, #1
 8003f6c:	e7ee      	b.n	8003f4c <_printf_float+0x2a4>
 8003f6e:	bf00      	nop
 8003f70:	7fefffff 	.word	0x7fefffff
 8003f74:	08006820 	.word	0x08006820
 8003f78:	0800681c 	.word	0x0800681c
 8003f7c:	08006828 	.word	0x08006828
 8003f80:	08006824 	.word	0x08006824
 8003f84:	0800682c 	.word	0x0800682c
 8003f88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003f8e:	4553      	cmp	r3, sl
 8003f90:	bfa8      	it	ge
 8003f92:	4653      	movge	r3, sl
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	4699      	mov	r9, r3
 8003f98:	dc36      	bgt.n	8004008 <_printf_float+0x360>
 8003f9a:	f04f 0b00 	mov.w	fp, #0
 8003f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fa2:	f104 021a 	add.w	r2, r4, #26
 8003fa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003fa8:	9306      	str	r3, [sp, #24]
 8003faa:	eba3 0309 	sub.w	r3, r3, r9
 8003fae:	455b      	cmp	r3, fp
 8003fb0:	dc31      	bgt.n	8004016 <_printf_float+0x36e>
 8003fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fb4:	459a      	cmp	sl, r3
 8003fb6:	dc3a      	bgt.n	800402e <_printf_float+0x386>
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	07da      	lsls	r2, r3, #31
 8003fbc:	d437      	bmi.n	800402e <_printf_float+0x386>
 8003fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fc0:	ebaa 0903 	sub.w	r9, sl, r3
 8003fc4:	9b06      	ldr	r3, [sp, #24]
 8003fc6:	ebaa 0303 	sub.w	r3, sl, r3
 8003fca:	4599      	cmp	r9, r3
 8003fcc:	bfa8      	it	ge
 8003fce:	4699      	movge	r9, r3
 8003fd0:	f1b9 0f00 	cmp.w	r9, #0
 8003fd4:	dc33      	bgt.n	800403e <_printf_float+0x396>
 8003fd6:	f04f 0800 	mov.w	r8, #0
 8003fda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fde:	f104 0b1a 	add.w	fp, r4, #26
 8003fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fe4:	ebaa 0303 	sub.w	r3, sl, r3
 8003fe8:	eba3 0309 	sub.w	r3, r3, r9
 8003fec:	4543      	cmp	r3, r8
 8003fee:	f77f af79 	ble.w	8003ee4 <_printf_float+0x23c>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	465a      	mov	r2, fp
 8003ff6:	4631      	mov	r1, r6
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	47b8      	blx	r7
 8003ffc:	3001      	adds	r0, #1
 8003ffe:	f43f aeae 	beq.w	8003d5e <_printf_float+0xb6>
 8004002:	f108 0801 	add.w	r8, r8, #1
 8004006:	e7ec      	b.n	8003fe2 <_printf_float+0x33a>
 8004008:	4642      	mov	r2, r8
 800400a:	4631      	mov	r1, r6
 800400c:	4628      	mov	r0, r5
 800400e:	47b8      	blx	r7
 8004010:	3001      	adds	r0, #1
 8004012:	d1c2      	bne.n	8003f9a <_printf_float+0x2f2>
 8004014:	e6a3      	b.n	8003d5e <_printf_float+0xb6>
 8004016:	2301      	movs	r3, #1
 8004018:	4631      	mov	r1, r6
 800401a:	4628      	mov	r0, r5
 800401c:	9206      	str	r2, [sp, #24]
 800401e:	47b8      	blx	r7
 8004020:	3001      	adds	r0, #1
 8004022:	f43f ae9c 	beq.w	8003d5e <_printf_float+0xb6>
 8004026:	9a06      	ldr	r2, [sp, #24]
 8004028:	f10b 0b01 	add.w	fp, fp, #1
 800402c:	e7bb      	b.n	8003fa6 <_printf_float+0x2fe>
 800402e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004032:	4631      	mov	r1, r6
 8004034:	4628      	mov	r0, r5
 8004036:	47b8      	blx	r7
 8004038:	3001      	adds	r0, #1
 800403a:	d1c0      	bne.n	8003fbe <_printf_float+0x316>
 800403c:	e68f      	b.n	8003d5e <_printf_float+0xb6>
 800403e:	9a06      	ldr	r2, [sp, #24]
 8004040:	464b      	mov	r3, r9
 8004042:	4442      	add	r2, r8
 8004044:	4631      	mov	r1, r6
 8004046:	4628      	mov	r0, r5
 8004048:	47b8      	blx	r7
 800404a:	3001      	adds	r0, #1
 800404c:	d1c3      	bne.n	8003fd6 <_printf_float+0x32e>
 800404e:	e686      	b.n	8003d5e <_printf_float+0xb6>
 8004050:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004054:	f1ba 0f01 	cmp.w	sl, #1
 8004058:	dc01      	bgt.n	800405e <_printf_float+0x3b6>
 800405a:	07db      	lsls	r3, r3, #31
 800405c:	d536      	bpl.n	80040cc <_printf_float+0x424>
 800405e:	2301      	movs	r3, #1
 8004060:	4642      	mov	r2, r8
 8004062:	4631      	mov	r1, r6
 8004064:	4628      	mov	r0, r5
 8004066:	47b8      	blx	r7
 8004068:	3001      	adds	r0, #1
 800406a:	f43f ae78 	beq.w	8003d5e <_printf_float+0xb6>
 800406e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004072:	4631      	mov	r1, r6
 8004074:	4628      	mov	r0, r5
 8004076:	47b8      	blx	r7
 8004078:	3001      	adds	r0, #1
 800407a:	f43f ae70 	beq.w	8003d5e <_printf_float+0xb6>
 800407e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004082:	2200      	movs	r2, #0
 8004084:	2300      	movs	r3, #0
 8004086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800408a:	f7fc fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800408e:	b9c0      	cbnz	r0, 80040c2 <_printf_float+0x41a>
 8004090:	4653      	mov	r3, sl
 8004092:	f108 0201 	add.w	r2, r8, #1
 8004096:	4631      	mov	r1, r6
 8004098:	4628      	mov	r0, r5
 800409a:	47b8      	blx	r7
 800409c:	3001      	adds	r0, #1
 800409e:	d10c      	bne.n	80040ba <_printf_float+0x412>
 80040a0:	e65d      	b.n	8003d5e <_printf_float+0xb6>
 80040a2:	2301      	movs	r3, #1
 80040a4:	465a      	mov	r2, fp
 80040a6:	4631      	mov	r1, r6
 80040a8:	4628      	mov	r0, r5
 80040aa:	47b8      	blx	r7
 80040ac:	3001      	adds	r0, #1
 80040ae:	f43f ae56 	beq.w	8003d5e <_printf_float+0xb6>
 80040b2:	f108 0801 	add.w	r8, r8, #1
 80040b6:	45d0      	cmp	r8, sl
 80040b8:	dbf3      	blt.n	80040a2 <_printf_float+0x3fa>
 80040ba:	464b      	mov	r3, r9
 80040bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80040c0:	e6df      	b.n	8003e82 <_printf_float+0x1da>
 80040c2:	f04f 0800 	mov.w	r8, #0
 80040c6:	f104 0b1a 	add.w	fp, r4, #26
 80040ca:	e7f4      	b.n	80040b6 <_printf_float+0x40e>
 80040cc:	2301      	movs	r3, #1
 80040ce:	4642      	mov	r2, r8
 80040d0:	e7e1      	b.n	8004096 <_printf_float+0x3ee>
 80040d2:	2301      	movs	r3, #1
 80040d4:	464a      	mov	r2, r9
 80040d6:	4631      	mov	r1, r6
 80040d8:	4628      	mov	r0, r5
 80040da:	47b8      	blx	r7
 80040dc:	3001      	adds	r0, #1
 80040de:	f43f ae3e 	beq.w	8003d5e <_printf_float+0xb6>
 80040e2:	f108 0801 	add.w	r8, r8, #1
 80040e6:	68e3      	ldr	r3, [r4, #12]
 80040e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80040ea:	1a5b      	subs	r3, r3, r1
 80040ec:	4543      	cmp	r3, r8
 80040ee:	dcf0      	bgt.n	80040d2 <_printf_float+0x42a>
 80040f0:	e6fc      	b.n	8003eec <_printf_float+0x244>
 80040f2:	f04f 0800 	mov.w	r8, #0
 80040f6:	f104 0919 	add.w	r9, r4, #25
 80040fa:	e7f4      	b.n	80040e6 <_printf_float+0x43e>

080040fc <_printf_common>:
 80040fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004100:	4616      	mov	r6, r2
 8004102:	4698      	mov	r8, r3
 8004104:	688a      	ldr	r2, [r1, #8]
 8004106:	690b      	ldr	r3, [r1, #16]
 8004108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800410c:	4293      	cmp	r3, r2
 800410e:	bfb8      	it	lt
 8004110:	4613      	movlt	r3, r2
 8004112:	6033      	str	r3, [r6, #0]
 8004114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004118:	4607      	mov	r7, r0
 800411a:	460c      	mov	r4, r1
 800411c:	b10a      	cbz	r2, 8004122 <_printf_common+0x26>
 800411e:	3301      	adds	r3, #1
 8004120:	6033      	str	r3, [r6, #0]
 8004122:	6823      	ldr	r3, [r4, #0]
 8004124:	0699      	lsls	r1, r3, #26
 8004126:	bf42      	ittt	mi
 8004128:	6833      	ldrmi	r3, [r6, #0]
 800412a:	3302      	addmi	r3, #2
 800412c:	6033      	strmi	r3, [r6, #0]
 800412e:	6825      	ldr	r5, [r4, #0]
 8004130:	f015 0506 	ands.w	r5, r5, #6
 8004134:	d106      	bne.n	8004144 <_printf_common+0x48>
 8004136:	f104 0a19 	add.w	sl, r4, #25
 800413a:	68e3      	ldr	r3, [r4, #12]
 800413c:	6832      	ldr	r2, [r6, #0]
 800413e:	1a9b      	subs	r3, r3, r2
 8004140:	42ab      	cmp	r3, r5
 8004142:	dc26      	bgt.n	8004192 <_printf_common+0x96>
 8004144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004148:	6822      	ldr	r2, [r4, #0]
 800414a:	3b00      	subs	r3, #0
 800414c:	bf18      	it	ne
 800414e:	2301      	movne	r3, #1
 8004150:	0692      	lsls	r2, r2, #26
 8004152:	d42b      	bmi.n	80041ac <_printf_common+0xb0>
 8004154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004158:	4641      	mov	r1, r8
 800415a:	4638      	mov	r0, r7
 800415c:	47c8      	blx	r9
 800415e:	3001      	adds	r0, #1
 8004160:	d01e      	beq.n	80041a0 <_printf_common+0xa4>
 8004162:	6823      	ldr	r3, [r4, #0]
 8004164:	6922      	ldr	r2, [r4, #16]
 8004166:	f003 0306 	and.w	r3, r3, #6
 800416a:	2b04      	cmp	r3, #4
 800416c:	bf02      	ittt	eq
 800416e:	68e5      	ldreq	r5, [r4, #12]
 8004170:	6833      	ldreq	r3, [r6, #0]
 8004172:	1aed      	subeq	r5, r5, r3
 8004174:	68a3      	ldr	r3, [r4, #8]
 8004176:	bf0c      	ite	eq
 8004178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800417c:	2500      	movne	r5, #0
 800417e:	4293      	cmp	r3, r2
 8004180:	bfc4      	itt	gt
 8004182:	1a9b      	subgt	r3, r3, r2
 8004184:	18ed      	addgt	r5, r5, r3
 8004186:	2600      	movs	r6, #0
 8004188:	341a      	adds	r4, #26
 800418a:	42b5      	cmp	r5, r6
 800418c:	d11a      	bne.n	80041c4 <_printf_common+0xc8>
 800418e:	2000      	movs	r0, #0
 8004190:	e008      	b.n	80041a4 <_printf_common+0xa8>
 8004192:	2301      	movs	r3, #1
 8004194:	4652      	mov	r2, sl
 8004196:	4641      	mov	r1, r8
 8004198:	4638      	mov	r0, r7
 800419a:	47c8      	blx	r9
 800419c:	3001      	adds	r0, #1
 800419e:	d103      	bne.n	80041a8 <_printf_common+0xac>
 80041a0:	f04f 30ff 	mov.w	r0, #4294967295
 80041a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041a8:	3501      	adds	r5, #1
 80041aa:	e7c6      	b.n	800413a <_printf_common+0x3e>
 80041ac:	18e1      	adds	r1, r4, r3
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	2030      	movs	r0, #48	@ 0x30
 80041b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041b6:	4422      	add	r2, r4
 80041b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041c0:	3302      	adds	r3, #2
 80041c2:	e7c7      	b.n	8004154 <_printf_common+0x58>
 80041c4:	2301      	movs	r3, #1
 80041c6:	4622      	mov	r2, r4
 80041c8:	4641      	mov	r1, r8
 80041ca:	4638      	mov	r0, r7
 80041cc:	47c8      	blx	r9
 80041ce:	3001      	adds	r0, #1
 80041d0:	d0e6      	beq.n	80041a0 <_printf_common+0xa4>
 80041d2:	3601      	adds	r6, #1
 80041d4:	e7d9      	b.n	800418a <_printf_common+0x8e>
	...

080041d8 <_printf_i>:
 80041d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041dc:	7e0f      	ldrb	r7, [r1, #24]
 80041de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041e0:	2f78      	cmp	r7, #120	@ 0x78
 80041e2:	4691      	mov	r9, r2
 80041e4:	4680      	mov	r8, r0
 80041e6:	460c      	mov	r4, r1
 80041e8:	469a      	mov	sl, r3
 80041ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80041ee:	d807      	bhi.n	8004200 <_printf_i+0x28>
 80041f0:	2f62      	cmp	r7, #98	@ 0x62
 80041f2:	d80a      	bhi.n	800420a <_printf_i+0x32>
 80041f4:	2f00      	cmp	r7, #0
 80041f6:	f000 80d1 	beq.w	800439c <_printf_i+0x1c4>
 80041fa:	2f58      	cmp	r7, #88	@ 0x58
 80041fc:	f000 80b8 	beq.w	8004370 <_printf_i+0x198>
 8004200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004208:	e03a      	b.n	8004280 <_printf_i+0xa8>
 800420a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800420e:	2b15      	cmp	r3, #21
 8004210:	d8f6      	bhi.n	8004200 <_printf_i+0x28>
 8004212:	a101      	add	r1, pc, #4	@ (adr r1, 8004218 <_printf_i+0x40>)
 8004214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004218:	08004271 	.word	0x08004271
 800421c:	08004285 	.word	0x08004285
 8004220:	08004201 	.word	0x08004201
 8004224:	08004201 	.word	0x08004201
 8004228:	08004201 	.word	0x08004201
 800422c:	08004201 	.word	0x08004201
 8004230:	08004285 	.word	0x08004285
 8004234:	08004201 	.word	0x08004201
 8004238:	08004201 	.word	0x08004201
 800423c:	08004201 	.word	0x08004201
 8004240:	08004201 	.word	0x08004201
 8004244:	08004383 	.word	0x08004383
 8004248:	080042af 	.word	0x080042af
 800424c:	0800433d 	.word	0x0800433d
 8004250:	08004201 	.word	0x08004201
 8004254:	08004201 	.word	0x08004201
 8004258:	080043a5 	.word	0x080043a5
 800425c:	08004201 	.word	0x08004201
 8004260:	080042af 	.word	0x080042af
 8004264:	08004201 	.word	0x08004201
 8004268:	08004201 	.word	0x08004201
 800426c:	08004345 	.word	0x08004345
 8004270:	6833      	ldr	r3, [r6, #0]
 8004272:	1d1a      	adds	r2, r3, #4
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6032      	str	r2, [r6, #0]
 8004278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800427c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004280:	2301      	movs	r3, #1
 8004282:	e09c      	b.n	80043be <_printf_i+0x1e6>
 8004284:	6833      	ldr	r3, [r6, #0]
 8004286:	6820      	ldr	r0, [r4, #0]
 8004288:	1d19      	adds	r1, r3, #4
 800428a:	6031      	str	r1, [r6, #0]
 800428c:	0606      	lsls	r6, r0, #24
 800428e:	d501      	bpl.n	8004294 <_printf_i+0xbc>
 8004290:	681d      	ldr	r5, [r3, #0]
 8004292:	e003      	b.n	800429c <_printf_i+0xc4>
 8004294:	0645      	lsls	r5, r0, #25
 8004296:	d5fb      	bpl.n	8004290 <_printf_i+0xb8>
 8004298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800429c:	2d00      	cmp	r5, #0
 800429e:	da03      	bge.n	80042a8 <_printf_i+0xd0>
 80042a0:	232d      	movs	r3, #45	@ 0x2d
 80042a2:	426d      	negs	r5, r5
 80042a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042a8:	4858      	ldr	r0, [pc, #352]	@ (800440c <_printf_i+0x234>)
 80042aa:	230a      	movs	r3, #10
 80042ac:	e011      	b.n	80042d2 <_printf_i+0xfa>
 80042ae:	6821      	ldr	r1, [r4, #0]
 80042b0:	6833      	ldr	r3, [r6, #0]
 80042b2:	0608      	lsls	r0, r1, #24
 80042b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80042b8:	d402      	bmi.n	80042c0 <_printf_i+0xe8>
 80042ba:	0649      	lsls	r1, r1, #25
 80042bc:	bf48      	it	mi
 80042be:	b2ad      	uxthmi	r5, r5
 80042c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80042c2:	4852      	ldr	r0, [pc, #328]	@ (800440c <_printf_i+0x234>)
 80042c4:	6033      	str	r3, [r6, #0]
 80042c6:	bf14      	ite	ne
 80042c8:	230a      	movne	r3, #10
 80042ca:	2308      	moveq	r3, #8
 80042cc:	2100      	movs	r1, #0
 80042ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042d2:	6866      	ldr	r6, [r4, #4]
 80042d4:	60a6      	str	r6, [r4, #8]
 80042d6:	2e00      	cmp	r6, #0
 80042d8:	db05      	blt.n	80042e6 <_printf_i+0x10e>
 80042da:	6821      	ldr	r1, [r4, #0]
 80042dc:	432e      	orrs	r6, r5
 80042de:	f021 0104 	bic.w	r1, r1, #4
 80042e2:	6021      	str	r1, [r4, #0]
 80042e4:	d04b      	beq.n	800437e <_printf_i+0x1a6>
 80042e6:	4616      	mov	r6, r2
 80042e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80042ec:	fb03 5711 	mls	r7, r3, r1, r5
 80042f0:	5dc7      	ldrb	r7, [r0, r7]
 80042f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042f6:	462f      	mov	r7, r5
 80042f8:	42bb      	cmp	r3, r7
 80042fa:	460d      	mov	r5, r1
 80042fc:	d9f4      	bls.n	80042e8 <_printf_i+0x110>
 80042fe:	2b08      	cmp	r3, #8
 8004300:	d10b      	bne.n	800431a <_printf_i+0x142>
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	07df      	lsls	r7, r3, #31
 8004306:	d508      	bpl.n	800431a <_printf_i+0x142>
 8004308:	6923      	ldr	r3, [r4, #16]
 800430a:	6861      	ldr	r1, [r4, #4]
 800430c:	4299      	cmp	r1, r3
 800430e:	bfde      	ittt	le
 8004310:	2330      	movle	r3, #48	@ 0x30
 8004312:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004316:	f106 36ff 	addle.w	r6, r6, #4294967295
 800431a:	1b92      	subs	r2, r2, r6
 800431c:	6122      	str	r2, [r4, #16]
 800431e:	f8cd a000 	str.w	sl, [sp]
 8004322:	464b      	mov	r3, r9
 8004324:	aa03      	add	r2, sp, #12
 8004326:	4621      	mov	r1, r4
 8004328:	4640      	mov	r0, r8
 800432a:	f7ff fee7 	bl	80040fc <_printf_common>
 800432e:	3001      	adds	r0, #1
 8004330:	d14a      	bne.n	80043c8 <_printf_i+0x1f0>
 8004332:	f04f 30ff 	mov.w	r0, #4294967295
 8004336:	b004      	add	sp, #16
 8004338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800433c:	6823      	ldr	r3, [r4, #0]
 800433e:	f043 0320 	orr.w	r3, r3, #32
 8004342:	6023      	str	r3, [r4, #0]
 8004344:	4832      	ldr	r0, [pc, #200]	@ (8004410 <_printf_i+0x238>)
 8004346:	2778      	movs	r7, #120	@ 0x78
 8004348:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	6831      	ldr	r1, [r6, #0]
 8004350:	061f      	lsls	r7, r3, #24
 8004352:	f851 5b04 	ldr.w	r5, [r1], #4
 8004356:	d402      	bmi.n	800435e <_printf_i+0x186>
 8004358:	065f      	lsls	r7, r3, #25
 800435a:	bf48      	it	mi
 800435c:	b2ad      	uxthmi	r5, r5
 800435e:	6031      	str	r1, [r6, #0]
 8004360:	07d9      	lsls	r1, r3, #31
 8004362:	bf44      	itt	mi
 8004364:	f043 0320 	orrmi.w	r3, r3, #32
 8004368:	6023      	strmi	r3, [r4, #0]
 800436a:	b11d      	cbz	r5, 8004374 <_printf_i+0x19c>
 800436c:	2310      	movs	r3, #16
 800436e:	e7ad      	b.n	80042cc <_printf_i+0xf4>
 8004370:	4826      	ldr	r0, [pc, #152]	@ (800440c <_printf_i+0x234>)
 8004372:	e7e9      	b.n	8004348 <_printf_i+0x170>
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	f023 0320 	bic.w	r3, r3, #32
 800437a:	6023      	str	r3, [r4, #0]
 800437c:	e7f6      	b.n	800436c <_printf_i+0x194>
 800437e:	4616      	mov	r6, r2
 8004380:	e7bd      	b.n	80042fe <_printf_i+0x126>
 8004382:	6833      	ldr	r3, [r6, #0]
 8004384:	6825      	ldr	r5, [r4, #0]
 8004386:	6961      	ldr	r1, [r4, #20]
 8004388:	1d18      	adds	r0, r3, #4
 800438a:	6030      	str	r0, [r6, #0]
 800438c:	062e      	lsls	r6, r5, #24
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	d501      	bpl.n	8004396 <_printf_i+0x1be>
 8004392:	6019      	str	r1, [r3, #0]
 8004394:	e002      	b.n	800439c <_printf_i+0x1c4>
 8004396:	0668      	lsls	r0, r5, #25
 8004398:	d5fb      	bpl.n	8004392 <_printf_i+0x1ba>
 800439a:	8019      	strh	r1, [r3, #0]
 800439c:	2300      	movs	r3, #0
 800439e:	6123      	str	r3, [r4, #16]
 80043a0:	4616      	mov	r6, r2
 80043a2:	e7bc      	b.n	800431e <_printf_i+0x146>
 80043a4:	6833      	ldr	r3, [r6, #0]
 80043a6:	1d1a      	adds	r2, r3, #4
 80043a8:	6032      	str	r2, [r6, #0]
 80043aa:	681e      	ldr	r6, [r3, #0]
 80043ac:	6862      	ldr	r2, [r4, #4]
 80043ae:	2100      	movs	r1, #0
 80043b0:	4630      	mov	r0, r6
 80043b2:	f7fb ff0d 	bl	80001d0 <memchr>
 80043b6:	b108      	cbz	r0, 80043bc <_printf_i+0x1e4>
 80043b8:	1b80      	subs	r0, r0, r6
 80043ba:	6060      	str	r0, [r4, #4]
 80043bc:	6863      	ldr	r3, [r4, #4]
 80043be:	6123      	str	r3, [r4, #16]
 80043c0:	2300      	movs	r3, #0
 80043c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043c6:	e7aa      	b.n	800431e <_printf_i+0x146>
 80043c8:	6923      	ldr	r3, [r4, #16]
 80043ca:	4632      	mov	r2, r6
 80043cc:	4649      	mov	r1, r9
 80043ce:	4640      	mov	r0, r8
 80043d0:	47d0      	blx	sl
 80043d2:	3001      	adds	r0, #1
 80043d4:	d0ad      	beq.n	8004332 <_printf_i+0x15a>
 80043d6:	6823      	ldr	r3, [r4, #0]
 80043d8:	079b      	lsls	r3, r3, #30
 80043da:	d413      	bmi.n	8004404 <_printf_i+0x22c>
 80043dc:	68e0      	ldr	r0, [r4, #12]
 80043de:	9b03      	ldr	r3, [sp, #12]
 80043e0:	4298      	cmp	r0, r3
 80043e2:	bfb8      	it	lt
 80043e4:	4618      	movlt	r0, r3
 80043e6:	e7a6      	b.n	8004336 <_printf_i+0x15e>
 80043e8:	2301      	movs	r3, #1
 80043ea:	4632      	mov	r2, r6
 80043ec:	4649      	mov	r1, r9
 80043ee:	4640      	mov	r0, r8
 80043f0:	47d0      	blx	sl
 80043f2:	3001      	adds	r0, #1
 80043f4:	d09d      	beq.n	8004332 <_printf_i+0x15a>
 80043f6:	3501      	adds	r5, #1
 80043f8:	68e3      	ldr	r3, [r4, #12]
 80043fa:	9903      	ldr	r1, [sp, #12]
 80043fc:	1a5b      	subs	r3, r3, r1
 80043fe:	42ab      	cmp	r3, r5
 8004400:	dcf2      	bgt.n	80043e8 <_printf_i+0x210>
 8004402:	e7eb      	b.n	80043dc <_printf_i+0x204>
 8004404:	2500      	movs	r5, #0
 8004406:	f104 0619 	add.w	r6, r4, #25
 800440a:	e7f5      	b.n	80043f8 <_printf_i+0x220>
 800440c:	0800682e 	.word	0x0800682e
 8004410:	0800683f 	.word	0x0800683f

08004414 <std>:
 8004414:	2300      	movs	r3, #0
 8004416:	b510      	push	{r4, lr}
 8004418:	4604      	mov	r4, r0
 800441a:	e9c0 3300 	strd	r3, r3, [r0]
 800441e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004422:	6083      	str	r3, [r0, #8]
 8004424:	8181      	strh	r1, [r0, #12]
 8004426:	6643      	str	r3, [r0, #100]	@ 0x64
 8004428:	81c2      	strh	r2, [r0, #14]
 800442a:	6183      	str	r3, [r0, #24]
 800442c:	4619      	mov	r1, r3
 800442e:	2208      	movs	r2, #8
 8004430:	305c      	adds	r0, #92	@ 0x5c
 8004432:	f000 f9f9 	bl	8004828 <memset>
 8004436:	4b0d      	ldr	r3, [pc, #52]	@ (800446c <std+0x58>)
 8004438:	6263      	str	r3, [r4, #36]	@ 0x24
 800443a:	4b0d      	ldr	r3, [pc, #52]	@ (8004470 <std+0x5c>)
 800443c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800443e:	4b0d      	ldr	r3, [pc, #52]	@ (8004474 <std+0x60>)
 8004440:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004442:	4b0d      	ldr	r3, [pc, #52]	@ (8004478 <std+0x64>)
 8004444:	6323      	str	r3, [r4, #48]	@ 0x30
 8004446:	4b0d      	ldr	r3, [pc, #52]	@ (800447c <std+0x68>)
 8004448:	6224      	str	r4, [r4, #32]
 800444a:	429c      	cmp	r4, r3
 800444c:	d006      	beq.n	800445c <std+0x48>
 800444e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004452:	4294      	cmp	r4, r2
 8004454:	d002      	beq.n	800445c <std+0x48>
 8004456:	33d0      	adds	r3, #208	@ 0xd0
 8004458:	429c      	cmp	r4, r3
 800445a:	d105      	bne.n	8004468 <std+0x54>
 800445c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004464:	f000 ba5c 	b.w	8004920 <__retarget_lock_init_recursive>
 8004468:	bd10      	pop	{r4, pc}
 800446a:	bf00      	nop
 800446c:	08004679 	.word	0x08004679
 8004470:	0800469b 	.word	0x0800469b
 8004474:	080046d3 	.word	0x080046d3
 8004478:	080046f7 	.word	0x080046f7
 800447c:	2000093c 	.word	0x2000093c

08004480 <stdio_exit_handler>:
 8004480:	4a02      	ldr	r2, [pc, #8]	@ (800448c <stdio_exit_handler+0xc>)
 8004482:	4903      	ldr	r1, [pc, #12]	@ (8004490 <stdio_exit_handler+0x10>)
 8004484:	4803      	ldr	r0, [pc, #12]	@ (8004494 <stdio_exit_handler+0x14>)
 8004486:	f000 b869 	b.w	800455c <_fwalk_sglue>
 800448a:	bf00      	nop
 800448c:	20000684 	.word	0x20000684
 8004490:	08006279 	.word	0x08006279
 8004494:	20000694 	.word	0x20000694

08004498 <cleanup_stdio>:
 8004498:	6841      	ldr	r1, [r0, #4]
 800449a:	4b0c      	ldr	r3, [pc, #48]	@ (80044cc <cleanup_stdio+0x34>)
 800449c:	4299      	cmp	r1, r3
 800449e:	b510      	push	{r4, lr}
 80044a0:	4604      	mov	r4, r0
 80044a2:	d001      	beq.n	80044a8 <cleanup_stdio+0x10>
 80044a4:	f001 fee8 	bl	8006278 <_fflush_r>
 80044a8:	68a1      	ldr	r1, [r4, #8]
 80044aa:	4b09      	ldr	r3, [pc, #36]	@ (80044d0 <cleanup_stdio+0x38>)
 80044ac:	4299      	cmp	r1, r3
 80044ae:	d002      	beq.n	80044b6 <cleanup_stdio+0x1e>
 80044b0:	4620      	mov	r0, r4
 80044b2:	f001 fee1 	bl	8006278 <_fflush_r>
 80044b6:	68e1      	ldr	r1, [r4, #12]
 80044b8:	4b06      	ldr	r3, [pc, #24]	@ (80044d4 <cleanup_stdio+0x3c>)
 80044ba:	4299      	cmp	r1, r3
 80044bc:	d004      	beq.n	80044c8 <cleanup_stdio+0x30>
 80044be:	4620      	mov	r0, r4
 80044c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044c4:	f001 bed8 	b.w	8006278 <_fflush_r>
 80044c8:	bd10      	pop	{r4, pc}
 80044ca:	bf00      	nop
 80044cc:	2000093c 	.word	0x2000093c
 80044d0:	200009a4 	.word	0x200009a4
 80044d4:	20000a0c 	.word	0x20000a0c

080044d8 <global_stdio_init.part.0>:
 80044d8:	b510      	push	{r4, lr}
 80044da:	4b0b      	ldr	r3, [pc, #44]	@ (8004508 <global_stdio_init.part.0+0x30>)
 80044dc:	4c0b      	ldr	r4, [pc, #44]	@ (800450c <global_stdio_init.part.0+0x34>)
 80044de:	4a0c      	ldr	r2, [pc, #48]	@ (8004510 <global_stdio_init.part.0+0x38>)
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	4620      	mov	r0, r4
 80044e4:	2200      	movs	r2, #0
 80044e6:	2104      	movs	r1, #4
 80044e8:	f7ff ff94 	bl	8004414 <std>
 80044ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80044f0:	2201      	movs	r2, #1
 80044f2:	2109      	movs	r1, #9
 80044f4:	f7ff ff8e 	bl	8004414 <std>
 80044f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80044fc:	2202      	movs	r2, #2
 80044fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004502:	2112      	movs	r1, #18
 8004504:	f7ff bf86 	b.w	8004414 <std>
 8004508:	20000a74 	.word	0x20000a74
 800450c:	2000093c 	.word	0x2000093c
 8004510:	08004481 	.word	0x08004481

08004514 <__sfp_lock_acquire>:
 8004514:	4801      	ldr	r0, [pc, #4]	@ (800451c <__sfp_lock_acquire+0x8>)
 8004516:	f000 ba04 	b.w	8004922 <__retarget_lock_acquire_recursive>
 800451a:	bf00      	nop
 800451c:	20000a7d 	.word	0x20000a7d

08004520 <__sfp_lock_release>:
 8004520:	4801      	ldr	r0, [pc, #4]	@ (8004528 <__sfp_lock_release+0x8>)
 8004522:	f000 b9ff 	b.w	8004924 <__retarget_lock_release_recursive>
 8004526:	bf00      	nop
 8004528:	20000a7d 	.word	0x20000a7d

0800452c <__sinit>:
 800452c:	b510      	push	{r4, lr}
 800452e:	4604      	mov	r4, r0
 8004530:	f7ff fff0 	bl	8004514 <__sfp_lock_acquire>
 8004534:	6a23      	ldr	r3, [r4, #32]
 8004536:	b11b      	cbz	r3, 8004540 <__sinit+0x14>
 8004538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800453c:	f7ff bff0 	b.w	8004520 <__sfp_lock_release>
 8004540:	4b04      	ldr	r3, [pc, #16]	@ (8004554 <__sinit+0x28>)
 8004542:	6223      	str	r3, [r4, #32]
 8004544:	4b04      	ldr	r3, [pc, #16]	@ (8004558 <__sinit+0x2c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f5      	bne.n	8004538 <__sinit+0xc>
 800454c:	f7ff ffc4 	bl	80044d8 <global_stdio_init.part.0>
 8004550:	e7f2      	b.n	8004538 <__sinit+0xc>
 8004552:	bf00      	nop
 8004554:	08004499 	.word	0x08004499
 8004558:	20000a74 	.word	0x20000a74

0800455c <_fwalk_sglue>:
 800455c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004560:	4607      	mov	r7, r0
 8004562:	4688      	mov	r8, r1
 8004564:	4614      	mov	r4, r2
 8004566:	2600      	movs	r6, #0
 8004568:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800456c:	f1b9 0901 	subs.w	r9, r9, #1
 8004570:	d505      	bpl.n	800457e <_fwalk_sglue+0x22>
 8004572:	6824      	ldr	r4, [r4, #0]
 8004574:	2c00      	cmp	r4, #0
 8004576:	d1f7      	bne.n	8004568 <_fwalk_sglue+0xc>
 8004578:	4630      	mov	r0, r6
 800457a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800457e:	89ab      	ldrh	r3, [r5, #12]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d907      	bls.n	8004594 <_fwalk_sglue+0x38>
 8004584:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004588:	3301      	adds	r3, #1
 800458a:	d003      	beq.n	8004594 <_fwalk_sglue+0x38>
 800458c:	4629      	mov	r1, r5
 800458e:	4638      	mov	r0, r7
 8004590:	47c0      	blx	r8
 8004592:	4306      	orrs	r6, r0
 8004594:	3568      	adds	r5, #104	@ 0x68
 8004596:	e7e9      	b.n	800456c <_fwalk_sglue+0x10>

08004598 <iprintf>:
 8004598:	b40f      	push	{r0, r1, r2, r3}
 800459a:	b507      	push	{r0, r1, r2, lr}
 800459c:	4906      	ldr	r1, [pc, #24]	@ (80045b8 <iprintf+0x20>)
 800459e:	ab04      	add	r3, sp, #16
 80045a0:	6808      	ldr	r0, [r1, #0]
 80045a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80045a6:	6881      	ldr	r1, [r0, #8]
 80045a8:	9301      	str	r3, [sp, #4]
 80045aa:	f001 fcc9 	bl	8005f40 <_vfiprintf_r>
 80045ae:	b003      	add	sp, #12
 80045b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80045b4:	b004      	add	sp, #16
 80045b6:	4770      	bx	lr
 80045b8:	20000690 	.word	0x20000690

080045bc <_puts_r>:
 80045bc:	6a03      	ldr	r3, [r0, #32]
 80045be:	b570      	push	{r4, r5, r6, lr}
 80045c0:	6884      	ldr	r4, [r0, #8]
 80045c2:	4605      	mov	r5, r0
 80045c4:	460e      	mov	r6, r1
 80045c6:	b90b      	cbnz	r3, 80045cc <_puts_r+0x10>
 80045c8:	f7ff ffb0 	bl	800452c <__sinit>
 80045cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045ce:	07db      	lsls	r3, r3, #31
 80045d0:	d405      	bmi.n	80045de <_puts_r+0x22>
 80045d2:	89a3      	ldrh	r3, [r4, #12]
 80045d4:	0598      	lsls	r0, r3, #22
 80045d6:	d402      	bmi.n	80045de <_puts_r+0x22>
 80045d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045da:	f000 f9a2 	bl	8004922 <__retarget_lock_acquire_recursive>
 80045de:	89a3      	ldrh	r3, [r4, #12]
 80045e0:	0719      	lsls	r1, r3, #28
 80045e2:	d502      	bpl.n	80045ea <_puts_r+0x2e>
 80045e4:	6923      	ldr	r3, [r4, #16]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d135      	bne.n	8004656 <_puts_r+0x9a>
 80045ea:	4621      	mov	r1, r4
 80045ec:	4628      	mov	r0, r5
 80045ee:	f000 f8c5 	bl	800477c <__swsetup_r>
 80045f2:	b380      	cbz	r0, 8004656 <_puts_r+0x9a>
 80045f4:	f04f 35ff 	mov.w	r5, #4294967295
 80045f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045fa:	07da      	lsls	r2, r3, #31
 80045fc:	d405      	bmi.n	800460a <_puts_r+0x4e>
 80045fe:	89a3      	ldrh	r3, [r4, #12]
 8004600:	059b      	lsls	r3, r3, #22
 8004602:	d402      	bmi.n	800460a <_puts_r+0x4e>
 8004604:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004606:	f000 f98d 	bl	8004924 <__retarget_lock_release_recursive>
 800460a:	4628      	mov	r0, r5
 800460c:	bd70      	pop	{r4, r5, r6, pc}
 800460e:	2b00      	cmp	r3, #0
 8004610:	da04      	bge.n	800461c <_puts_r+0x60>
 8004612:	69a2      	ldr	r2, [r4, #24]
 8004614:	429a      	cmp	r2, r3
 8004616:	dc17      	bgt.n	8004648 <_puts_r+0x8c>
 8004618:	290a      	cmp	r1, #10
 800461a:	d015      	beq.n	8004648 <_puts_r+0x8c>
 800461c:	6823      	ldr	r3, [r4, #0]
 800461e:	1c5a      	adds	r2, r3, #1
 8004620:	6022      	str	r2, [r4, #0]
 8004622:	7019      	strb	r1, [r3, #0]
 8004624:	68a3      	ldr	r3, [r4, #8]
 8004626:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800462a:	3b01      	subs	r3, #1
 800462c:	60a3      	str	r3, [r4, #8]
 800462e:	2900      	cmp	r1, #0
 8004630:	d1ed      	bne.n	800460e <_puts_r+0x52>
 8004632:	2b00      	cmp	r3, #0
 8004634:	da11      	bge.n	800465a <_puts_r+0x9e>
 8004636:	4622      	mov	r2, r4
 8004638:	210a      	movs	r1, #10
 800463a:	4628      	mov	r0, r5
 800463c:	f000 f85f 	bl	80046fe <__swbuf_r>
 8004640:	3001      	adds	r0, #1
 8004642:	d0d7      	beq.n	80045f4 <_puts_r+0x38>
 8004644:	250a      	movs	r5, #10
 8004646:	e7d7      	b.n	80045f8 <_puts_r+0x3c>
 8004648:	4622      	mov	r2, r4
 800464a:	4628      	mov	r0, r5
 800464c:	f000 f857 	bl	80046fe <__swbuf_r>
 8004650:	3001      	adds	r0, #1
 8004652:	d1e7      	bne.n	8004624 <_puts_r+0x68>
 8004654:	e7ce      	b.n	80045f4 <_puts_r+0x38>
 8004656:	3e01      	subs	r6, #1
 8004658:	e7e4      	b.n	8004624 <_puts_r+0x68>
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	6022      	str	r2, [r4, #0]
 8004660:	220a      	movs	r2, #10
 8004662:	701a      	strb	r2, [r3, #0]
 8004664:	e7ee      	b.n	8004644 <_puts_r+0x88>
	...

08004668 <puts>:
 8004668:	4b02      	ldr	r3, [pc, #8]	@ (8004674 <puts+0xc>)
 800466a:	4601      	mov	r1, r0
 800466c:	6818      	ldr	r0, [r3, #0]
 800466e:	f7ff bfa5 	b.w	80045bc <_puts_r>
 8004672:	bf00      	nop
 8004674:	20000690 	.word	0x20000690

08004678 <__sread>:
 8004678:	b510      	push	{r4, lr}
 800467a:	460c      	mov	r4, r1
 800467c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004680:	f000 f900 	bl	8004884 <_read_r>
 8004684:	2800      	cmp	r0, #0
 8004686:	bfab      	itete	ge
 8004688:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800468a:	89a3      	ldrhlt	r3, [r4, #12]
 800468c:	181b      	addge	r3, r3, r0
 800468e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004692:	bfac      	ite	ge
 8004694:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004696:	81a3      	strhlt	r3, [r4, #12]
 8004698:	bd10      	pop	{r4, pc}

0800469a <__swrite>:
 800469a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800469e:	461f      	mov	r7, r3
 80046a0:	898b      	ldrh	r3, [r1, #12]
 80046a2:	05db      	lsls	r3, r3, #23
 80046a4:	4605      	mov	r5, r0
 80046a6:	460c      	mov	r4, r1
 80046a8:	4616      	mov	r6, r2
 80046aa:	d505      	bpl.n	80046b8 <__swrite+0x1e>
 80046ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046b0:	2302      	movs	r3, #2
 80046b2:	2200      	movs	r2, #0
 80046b4:	f000 f8d4 	bl	8004860 <_lseek_r>
 80046b8:	89a3      	ldrh	r3, [r4, #12]
 80046ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046c2:	81a3      	strh	r3, [r4, #12]
 80046c4:	4632      	mov	r2, r6
 80046c6:	463b      	mov	r3, r7
 80046c8:	4628      	mov	r0, r5
 80046ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046ce:	f000 b8eb 	b.w	80048a8 <_write_r>

080046d2 <__sseek>:
 80046d2:	b510      	push	{r4, lr}
 80046d4:	460c      	mov	r4, r1
 80046d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046da:	f000 f8c1 	bl	8004860 <_lseek_r>
 80046de:	1c43      	adds	r3, r0, #1
 80046e0:	89a3      	ldrh	r3, [r4, #12]
 80046e2:	bf15      	itete	ne
 80046e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80046e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80046ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80046ee:	81a3      	strheq	r3, [r4, #12]
 80046f0:	bf18      	it	ne
 80046f2:	81a3      	strhne	r3, [r4, #12]
 80046f4:	bd10      	pop	{r4, pc}

080046f6 <__sclose>:
 80046f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046fa:	f000 b8a1 	b.w	8004840 <_close_r>

080046fe <__swbuf_r>:
 80046fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004700:	460e      	mov	r6, r1
 8004702:	4614      	mov	r4, r2
 8004704:	4605      	mov	r5, r0
 8004706:	b118      	cbz	r0, 8004710 <__swbuf_r+0x12>
 8004708:	6a03      	ldr	r3, [r0, #32]
 800470a:	b90b      	cbnz	r3, 8004710 <__swbuf_r+0x12>
 800470c:	f7ff ff0e 	bl	800452c <__sinit>
 8004710:	69a3      	ldr	r3, [r4, #24]
 8004712:	60a3      	str	r3, [r4, #8]
 8004714:	89a3      	ldrh	r3, [r4, #12]
 8004716:	071a      	lsls	r2, r3, #28
 8004718:	d501      	bpl.n	800471e <__swbuf_r+0x20>
 800471a:	6923      	ldr	r3, [r4, #16]
 800471c:	b943      	cbnz	r3, 8004730 <__swbuf_r+0x32>
 800471e:	4621      	mov	r1, r4
 8004720:	4628      	mov	r0, r5
 8004722:	f000 f82b 	bl	800477c <__swsetup_r>
 8004726:	b118      	cbz	r0, 8004730 <__swbuf_r+0x32>
 8004728:	f04f 37ff 	mov.w	r7, #4294967295
 800472c:	4638      	mov	r0, r7
 800472e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004730:	6823      	ldr	r3, [r4, #0]
 8004732:	6922      	ldr	r2, [r4, #16]
 8004734:	1a98      	subs	r0, r3, r2
 8004736:	6963      	ldr	r3, [r4, #20]
 8004738:	b2f6      	uxtb	r6, r6
 800473a:	4283      	cmp	r3, r0
 800473c:	4637      	mov	r7, r6
 800473e:	dc05      	bgt.n	800474c <__swbuf_r+0x4e>
 8004740:	4621      	mov	r1, r4
 8004742:	4628      	mov	r0, r5
 8004744:	f001 fd98 	bl	8006278 <_fflush_r>
 8004748:	2800      	cmp	r0, #0
 800474a:	d1ed      	bne.n	8004728 <__swbuf_r+0x2a>
 800474c:	68a3      	ldr	r3, [r4, #8]
 800474e:	3b01      	subs	r3, #1
 8004750:	60a3      	str	r3, [r4, #8]
 8004752:	6823      	ldr	r3, [r4, #0]
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	6022      	str	r2, [r4, #0]
 8004758:	701e      	strb	r6, [r3, #0]
 800475a:	6962      	ldr	r2, [r4, #20]
 800475c:	1c43      	adds	r3, r0, #1
 800475e:	429a      	cmp	r2, r3
 8004760:	d004      	beq.n	800476c <__swbuf_r+0x6e>
 8004762:	89a3      	ldrh	r3, [r4, #12]
 8004764:	07db      	lsls	r3, r3, #31
 8004766:	d5e1      	bpl.n	800472c <__swbuf_r+0x2e>
 8004768:	2e0a      	cmp	r6, #10
 800476a:	d1df      	bne.n	800472c <__swbuf_r+0x2e>
 800476c:	4621      	mov	r1, r4
 800476e:	4628      	mov	r0, r5
 8004770:	f001 fd82 	bl	8006278 <_fflush_r>
 8004774:	2800      	cmp	r0, #0
 8004776:	d0d9      	beq.n	800472c <__swbuf_r+0x2e>
 8004778:	e7d6      	b.n	8004728 <__swbuf_r+0x2a>
	...

0800477c <__swsetup_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	4b29      	ldr	r3, [pc, #164]	@ (8004824 <__swsetup_r+0xa8>)
 8004780:	4605      	mov	r5, r0
 8004782:	6818      	ldr	r0, [r3, #0]
 8004784:	460c      	mov	r4, r1
 8004786:	b118      	cbz	r0, 8004790 <__swsetup_r+0x14>
 8004788:	6a03      	ldr	r3, [r0, #32]
 800478a:	b90b      	cbnz	r3, 8004790 <__swsetup_r+0x14>
 800478c:	f7ff fece 	bl	800452c <__sinit>
 8004790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004794:	0719      	lsls	r1, r3, #28
 8004796:	d422      	bmi.n	80047de <__swsetup_r+0x62>
 8004798:	06da      	lsls	r2, r3, #27
 800479a:	d407      	bmi.n	80047ac <__swsetup_r+0x30>
 800479c:	2209      	movs	r2, #9
 800479e:	602a      	str	r2, [r5, #0]
 80047a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047a4:	81a3      	strh	r3, [r4, #12]
 80047a6:	f04f 30ff 	mov.w	r0, #4294967295
 80047aa:	e033      	b.n	8004814 <__swsetup_r+0x98>
 80047ac:	0758      	lsls	r0, r3, #29
 80047ae:	d512      	bpl.n	80047d6 <__swsetup_r+0x5a>
 80047b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047b2:	b141      	cbz	r1, 80047c6 <__swsetup_r+0x4a>
 80047b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047b8:	4299      	cmp	r1, r3
 80047ba:	d002      	beq.n	80047c2 <__swsetup_r+0x46>
 80047bc:	4628      	mov	r0, r5
 80047be:	f000 ff1b 	bl	80055f8 <_free_r>
 80047c2:	2300      	movs	r3, #0
 80047c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80047c6:	89a3      	ldrh	r3, [r4, #12]
 80047c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80047cc:	81a3      	strh	r3, [r4, #12]
 80047ce:	2300      	movs	r3, #0
 80047d0:	6063      	str	r3, [r4, #4]
 80047d2:	6923      	ldr	r3, [r4, #16]
 80047d4:	6023      	str	r3, [r4, #0]
 80047d6:	89a3      	ldrh	r3, [r4, #12]
 80047d8:	f043 0308 	orr.w	r3, r3, #8
 80047dc:	81a3      	strh	r3, [r4, #12]
 80047de:	6923      	ldr	r3, [r4, #16]
 80047e0:	b94b      	cbnz	r3, 80047f6 <__swsetup_r+0x7a>
 80047e2:	89a3      	ldrh	r3, [r4, #12]
 80047e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80047e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047ec:	d003      	beq.n	80047f6 <__swsetup_r+0x7a>
 80047ee:	4621      	mov	r1, r4
 80047f0:	4628      	mov	r0, r5
 80047f2:	f001 fd8f 	bl	8006314 <__smakebuf_r>
 80047f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047fa:	f013 0201 	ands.w	r2, r3, #1
 80047fe:	d00a      	beq.n	8004816 <__swsetup_r+0x9a>
 8004800:	2200      	movs	r2, #0
 8004802:	60a2      	str	r2, [r4, #8]
 8004804:	6962      	ldr	r2, [r4, #20]
 8004806:	4252      	negs	r2, r2
 8004808:	61a2      	str	r2, [r4, #24]
 800480a:	6922      	ldr	r2, [r4, #16]
 800480c:	b942      	cbnz	r2, 8004820 <__swsetup_r+0xa4>
 800480e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004812:	d1c5      	bne.n	80047a0 <__swsetup_r+0x24>
 8004814:	bd38      	pop	{r3, r4, r5, pc}
 8004816:	0799      	lsls	r1, r3, #30
 8004818:	bf58      	it	pl
 800481a:	6962      	ldrpl	r2, [r4, #20]
 800481c:	60a2      	str	r2, [r4, #8]
 800481e:	e7f4      	b.n	800480a <__swsetup_r+0x8e>
 8004820:	2000      	movs	r0, #0
 8004822:	e7f7      	b.n	8004814 <__swsetup_r+0x98>
 8004824:	20000690 	.word	0x20000690

08004828 <memset>:
 8004828:	4402      	add	r2, r0
 800482a:	4603      	mov	r3, r0
 800482c:	4293      	cmp	r3, r2
 800482e:	d100      	bne.n	8004832 <memset+0xa>
 8004830:	4770      	bx	lr
 8004832:	f803 1b01 	strb.w	r1, [r3], #1
 8004836:	e7f9      	b.n	800482c <memset+0x4>

08004838 <_localeconv_r>:
 8004838:	4800      	ldr	r0, [pc, #0]	@ (800483c <_localeconv_r+0x4>)
 800483a:	4770      	bx	lr
 800483c:	200007d0 	.word	0x200007d0

08004840 <_close_r>:
 8004840:	b538      	push	{r3, r4, r5, lr}
 8004842:	4d06      	ldr	r5, [pc, #24]	@ (800485c <_close_r+0x1c>)
 8004844:	2300      	movs	r3, #0
 8004846:	4604      	mov	r4, r0
 8004848:	4608      	mov	r0, r1
 800484a:	602b      	str	r3, [r5, #0]
 800484c:	f7fd fa04 	bl	8001c58 <_close>
 8004850:	1c43      	adds	r3, r0, #1
 8004852:	d102      	bne.n	800485a <_close_r+0x1a>
 8004854:	682b      	ldr	r3, [r5, #0]
 8004856:	b103      	cbz	r3, 800485a <_close_r+0x1a>
 8004858:	6023      	str	r3, [r4, #0]
 800485a:	bd38      	pop	{r3, r4, r5, pc}
 800485c:	20000a78 	.word	0x20000a78

08004860 <_lseek_r>:
 8004860:	b538      	push	{r3, r4, r5, lr}
 8004862:	4d07      	ldr	r5, [pc, #28]	@ (8004880 <_lseek_r+0x20>)
 8004864:	4604      	mov	r4, r0
 8004866:	4608      	mov	r0, r1
 8004868:	4611      	mov	r1, r2
 800486a:	2200      	movs	r2, #0
 800486c:	602a      	str	r2, [r5, #0]
 800486e:	461a      	mov	r2, r3
 8004870:	f7fd fa19 	bl	8001ca6 <_lseek>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d102      	bne.n	800487e <_lseek_r+0x1e>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	b103      	cbz	r3, 800487e <_lseek_r+0x1e>
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	20000a78 	.word	0x20000a78

08004884 <_read_r>:
 8004884:	b538      	push	{r3, r4, r5, lr}
 8004886:	4d07      	ldr	r5, [pc, #28]	@ (80048a4 <_read_r+0x20>)
 8004888:	4604      	mov	r4, r0
 800488a:	4608      	mov	r0, r1
 800488c:	4611      	mov	r1, r2
 800488e:	2200      	movs	r2, #0
 8004890:	602a      	str	r2, [r5, #0]
 8004892:	461a      	mov	r2, r3
 8004894:	f7fd f9a7 	bl	8001be6 <_read>
 8004898:	1c43      	adds	r3, r0, #1
 800489a:	d102      	bne.n	80048a2 <_read_r+0x1e>
 800489c:	682b      	ldr	r3, [r5, #0]
 800489e:	b103      	cbz	r3, 80048a2 <_read_r+0x1e>
 80048a0:	6023      	str	r3, [r4, #0]
 80048a2:	bd38      	pop	{r3, r4, r5, pc}
 80048a4:	20000a78 	.word	0x20000a78

080048a8 <_write_r>:
 80048a8:	b538      	push	{r3, r4, r5, lr}
 80048aa:	4d07      	ldr	r5, [pc, #28]	@ (80048c8 <_write_r+0x20>)
 80048ac:	4604      	mov	r4, r0
 80048ae:	4608      	mov	r0, r1
 80048b0:	4611      	mov	r1, r2
 80048b2:	2200      	movs	r2, #0
 80048b4:	602a      	str	r2, [r5, #0]
 80048b6:	461a      	mov	r2, r3
 80048b8:	f7fd f9b2 	bl	8001c20 <_write>
 80048bc:	1c43      	adds	r3, r0, #1
 80048be:	d102      	bne.n	80048c6 <_write_r+0x1e>
 80048c0:	682b      	ldr	r3, [r5, #0]
 80048c2:	b103      	cbz	r3, 80048c6 <_write_r+0x1e>
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	bd38      	pop	{r3, r4, r5, pc}
 80048c8:	20000a78 	.word	0x20000a78

080048cc <__errno>:
 80048cc:	4b01      	ldr	r3, [pc, #4]	@ (80048d4 <__errno+0x8>)
 80048ce:	6818      	ldr	r0, [r3, #0]
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	20000690 	.word	0x20000690

080048d8 <__libc_init_array>:
 80048d8:	b570      	push	{r4, r5, r6, lr}
 80048da:	4d0d      	ldr	r5, [pc, #52]	@ (8004910 <__libc_init_array+0x38>)
 80048dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004914 <__libc_init_array+0x3c>)
 80048de:	1b64      	subs	r4, r4, r5
 80048e0:	10a4      	asrs	r4, r4, #2
 80048e2:	2600      	movs	r6, #0
 80048e4:	42a6      	cmp	r6, r4
 80048e6:	d109      	bne.n	80048fc <__libc_init_array+0x24>
 80048e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004918 <__libc_init_array+0x40>)
 80048ea:	4c0c      	ldr	r4, [pc, #48]	@ (800491c <__libc_init_array+0x44>)
 80048ec:	f001 ff64 	bl	80067b8 <_init>
 80048f0:	1b64      	subs	r4, r4, r5
 80048f2:	10a4      	asrs	r4, r4, #2
 80048f4:	2600      	movs	r6, #0
 80048f6:	42a6      	cmp	r6, r4
 80048f8:	d105      	bne.n	8004906 <__libc_init_array+0x2e>
 80048fa:	bd70      	pop	{r4, r5, r6, pc}
 80048fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004900:	4798      	blx	r3
 8004902:	3601      	adds	r6, #1
 8004904:	e7ee      	b.n	80048e4 <__libc_init_array+0xc>
 8004906:	f855 3b04 	ldr.w	r3, [r5], #4
 800490a:	4798      	blx	r3
 800490c:	3601      	adds	r6, #1
 800490e:	e7f2      	b.n	80048f6 <__libc_init_array+0x1e>
 8004910:	08006bb4 	.word	0x08006bb4
 8004914:	08006bb4 	.word	0x08006bb4
 8004918:	08006bb4 	.word	0x08006bb4
 800491c:	08006bb8 	.word	0x08006bb8

08004920 <__retarget_lock_init_recursive>:
 8004920:	4770      	bx	lr

08004922 <__retarget_lock_acquire_recursive>:
 8004922:	4770      	bx	lr

08004924 <__retarget_lock_release_recursive>:
 8004924:	4770      	bx	lr

08004926 <memcpy>:
 8004926:	440a      	add	r2, r1
 8004928:	4291      	cmp	r1, r2
 800492a:	f100 33ff 	add.w	r3, r0, #4294967295
 800492e:	d100      	bne.n	8004932 <memcpy+0xc>
 8004930:	4770      	bx	lr
 8004932:	b510      	push	{r4, lr}
 8004934:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004938:	f803 4f01 	strb.w	r4, [r3, #1]!
 800493c:	4291      	cmp	r1, r2
 800493e:	d1f9      	bne.n	8004934 <memcpy+0xe>
 8004940:	bd10      	pop	{r4, pc}

08004942 <quorem>:
 8004942:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004946:	6903      	ldr	r3, [r0, #16]
 8004948:	690c      	ldr	r4, [r1, #16]
 800494a:	42a3      	cmp	r3, r4
 800494c:	4607      	mov	r7, r0
 800494e:	db7e      	blt.n	8004a4e <quorem+0x10c>
 8004950:	3c01      	subs	r4, #1
 8004952:	f101 0814 	add.w	r8, r1, #20
 8004956:	00a3      	lsls	r3, r4, #2
 8004958:	f100 0514 	add.w	r5, r0, #20
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004962:	9301      	str	r3, [sp, #4]
 8004964:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800496c:	3301      	adds	r3, #1
 800496e:	429a      	cmp	r2, r3
 8004970:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004974:	fbb2 f6f3 	udiv	r6, r2, r3
 8004978:	d32e      	bcc.n	80049d8 <quorem+0x96>
 800497a:	f04f 0a00 	mov.w	sl, #0
 800497e:	46c4      	mov	ip, r8
 8004980:	46ae      	mov	lr, r5
 8004982:	46d3      	mov	fp, sl
 8004984:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004988:	b298      	uxth	r0, r3
 800498a:	fb06 a000 	mla	r0, r6, r0, sl
 800498e:	0c02      	lsrs	r2, r0, #16
 8004990:	0c1b      	lsrs	r3, r3, #16
 8004992:	fb06 2303 	mla	r3, r6, r3, r2
 8004996:	f8de 2000 	ldr.w	r2, [lr]
 800499a:	b280      	uxth	r0, r0
 800499c:	b292      	uxth	r2, r2
 800499e:	1a12      	subs	r2, r2, r0
 80049a0:	445a      	add	r2, fp
 80049a2:	f8de 0000 	ldr.w	r0, [lr]
 80049a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80049b0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80049b4:	b292      	uxth	r2, r2
 80049b6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80049ba:	45e1      	cmp	r9, ip
 80049bc:	f84e 2b04 	str.w	r2, [lr], #4
 80049c0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80049c4:	d2de      	bcs.n	8004984 <quorem+0x42>
 80049c6:	9b00      	ldr	r3, [sp, #0]
 80049c8:	58eb      	ldr	r3, [r5, r3]
 80049ca:	b92b      	cbnz	r3, 80049d8 <quorem+0x96>
 80049cc:	9b01      	ldr	r3, [sp, #4]
 80049ce:	3b04      	subs	r3, #4
 80049d0:	429d      	cmp	r5, r3
 80049d2:	461a      	mov	r2, r3
 80049d4:	d32f      	bcc.n	8004a36 <quorem+0xf4>
 80049d6:	613c      	str	r4, [r7, #16]
 80049d8:	4638      	mov	r0, r7
 80049da:	f001 f97f 	bl	8005cdc <__mcmp>
 80049de:	2800      	cmp	r0, #0
 80049e0:	db25      	blt.n	8004a2e <quorem+0xec>
 80049e2:	4629      	mov	r1, r5
 80049e4:	2000      	movs	r0, #0
 80049e6:	f858 2b04 	ldr.w	r2, [r8], #4
 80049ea:	f8d1 c000 	ldr.w	ip, [r1]
 80049ee:	fa1f fe82 	uxth.w	lr, r2
 80049f2:	fa1f f38c 	uxth.w	r3, ip
 80049f6:	eba3 030e 	sub.w	r3, r3, lr
 80049fa:	4403      	add	r3, r0
 80049fc:	0c12      	lsrs	r2, r2, #16
 80049fe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004a02:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a0c:	45c1      	cmp	r9, r8
 8004a0e:	f841 3b04 	str.w	r3, [r1], #4
 8004a12:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004a16:	d2e6      	bcs.n	80049e6 <quorem+0xa4>
 8004a18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a20:	b922      	cbnz	r2, 8004a2c <quorem+0xea>
 8004a22:	3b04      	subs	r3, #4
 8004a24:	429d      	cmp	r5, r3
 8004a26:	461a      	mov	r2, r3
 8004a28:	d30b      	bcc.n	8004a42 <quorem+0x100>
 8004a2a:	613c      	str	r4, [r7, #16]
 8004a2c:	3601      	adds	r6, #1
 8004a2e:	4630      	mov	r0, r6
 8004a30:	b003      	add	sp, #12
 8004a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a36:	6812      	ldr	r2, [r2, #0]
 8004a38:	3b04      	subs	r3, #4
 8004a3a:	2a00      	cmp	r2, #0
 8004a3c:	d1cb      	bne.n	80049d6 <quorem+0x94>
 8004a3e:	3c01      	subs	r4, #1
 8004a40:	e7c6      	b.n	80049d0 <quorem+0x8e>
 8004a42:	6812      	ldr	r2, [r2, #0]
 8004a44:	3b04      	subs	r3, #4
 8004a46:	2a00      	cmp	r2, #0
 8004a48:	d1ef      	bne.n	8004a2a <quorem+0xe8>
 8004a4a:	3c01      	subs	r4, #1
 8004a4c:	e7ea      	b.n	8004a24 <quorem+0xe2>
 8004a4e:	2000      	movs	r0, #0
 8004a50:	e7ee      	b.n	8004a30 <quorem+0xee>
 8004a52:	0000      	movs	r0, r0
 8004a54:	0000      	movs	r0, r0
	...

08004a58 <_dtoa_r>:
 8004a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a5c:	69c7      	ldr	r7, [r0, #28]
 8004a5e:	b097      	sub	sp, #92	@ 0x5c
 8004a60:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004a64:	ec55 4b10 	vmov	r4, r5, d0
 8004a68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004a6a:	9107      	str	r1, [sp, #28]
 8004a6c:	4681      	mov	r9, r0
 8004a6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004a70:	9311      	str	r3, [sp, #68]	@ 0x44
 8004a72:	b97f      	cbnz	r7, 8004a94 <_dtoa_r+0x3c>
 8004a74:	2010      	movs	r0, #16
 8004a76:	f000 fe09 	bl	800568c <malloc>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	f8c9 001c 	str.w	r0, [r9, #28]
 8004a80:	b920      	cbnz	r0, 8004a8c <_dtoa_r+0x34>
 8004a82:	4ba9      	ldr	r3, [pc, #676]	@ (8004d28 <_dtoa_r+0x2d0>)
 8004a84:	21ef      	movs	r1, #239	@ 0xef
 8004a86:	48a9      	ldr	r0, [pc, #676]	@ (8004d2c <_dtoa_r+0x2d4>)
 8004a88:	f001 fcb2 	bl	80063f0 <__assert_func>
 8004a8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004a90:	6007      	str	r7, [r0, #0]
 8004a92:	60c7      	str	r7, [r0, #12]
 8004a94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004a98:	6819      	ldr	r1, [r3, #0]
 8004a9a:	b159      	cbz	r1, 8004ab4 <_dtoa_r+0x5c>
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	604a      	str	r2, [r1, #4]
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	4093      	lsls	r3, r2
 8004aa4:	608b      	str	r3, [r1, #8]
 8004aa6:	4648      	mov	r0, r9
 8004aa8:	f000 fee6 	bl	8005878 <_Bfree>
 8004aac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	601a      	str	r2, [r3, #0]
 8004ab4:	1e2b      	subs	r3, r5, #0
 8004ab6:	bfb9      	ittee	lt
 8004ab8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004abc:	9305      	strlt	r3, [sp, #20]
 8004abe:	2300      	movge	r3, #0
 8004ac0:	6033      	strge	r3, [r6, #0]
 8004ac2:	9f05      	ldr	r7, [sp, #20]
 8004ac4:	4b9a      	ldr	r3, [pc, #616]	@ (8004d30 <_dtoa_r+0x2d8>)
 8004ac6:	bfbc      	itt	lt
 8004ac8:	2201      	movlt	r2, #1
 8004aca:	6032      	strlt	r2, [r6, #0]
 8004acc:	43bb      	bics	r3, r7
 8004ace:	d112      	bne.n	8004af6 <_dtoa_r+0x9e>
 8004ad0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004ad2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004ad6:	6013      	str	r3, [r2, #0]
 8004ad8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004adc:	4323      	orrs	r3, r4
 8004ade:	f000 855a 	beq.w	8005596 <_dtoa_r+0xb3e>
 8004ae2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ae4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004d44 <_dtoa_r+0x2ec>
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f000 855c 	beq.w	80055a6 <_dtoa_r+0xb4e>
 8004aee:	f10a 0303 	add.w	r3, sl, #3
 8004af2:	f000 bd56 	b.w	80055a2 <_dtoa_r+0xb4a>
 8004af6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004afa:	2200      	movs	r2, #0
 8004afc:	ec51 0b17 	vmov	r0, r1, d7
 8004b00:	2300      	movs	r3, #0
 8004b02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004b06:	f7fb ffdf 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b0a:	4680      	mov	r8, r0
 8004b0c:	b158      	cbz	r0, 8004b26 <_dtoa_r+0xce>
 8004b0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004b10:	2301      	movs	r3, #1
 8004b12:	6013      	str	r3, [r2, #0]
 8004b14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b16:	b113      	cbz	r3, 8004b1e <_dtoa_r+0xc6>
 8004b18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004b1a:	4b86      	ldr	r3, [pc, #536]	@ (8004d34 <_dtoa_r+0x2dc>)
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004d48 <_dtoa_r+0x2f0>
 8004b22:	f000 bd40 	b.w	80055a6 <_dtoa_r+0xb4e>
 8004b26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004b2a:	aa14      	add	r2, sp, #80	@ 0x50
 8004b2c:	a915      	add	r1, sp, #84	@ 0x54
 8004b2e:	4648      	mov	r0, r9
 8004b30:	f001 f984 	bl	8005e3c <__d2b>
 8004b34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004b38:	9002      	str	r0, [sp, #8]
 8004b3a:	2e00      	cmp	r6, #0
 8004b3c:	d078      	beq.n	8004c30 <_dtoa_r+0x1d8>
 8004b3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004b50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004b54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004b58:	4619      	mov	r1, r3
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	4b76      	ldr	r3, [pc, #472]	@ (8004d38 <_dtoa_r+0x2e0>)
 8004b5e:	f7fb fb93 	bl	8000288 <__aeabi_dsub>
 8004b62:	a36b      	add	r3, pc, #428	@ (adr r3, 8004d10 <_dtoa_r+0x2b8>)
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	f7fb fd46 	bl	80005f8 <__aeabi_dmul>
 8004b6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8004d18 <_dtoa_r+0x2c0>)
 8004b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b72:	f7fb fb8b 	bl	800028c <__adddf3>
 8004b76:	4604      	mov	r4, r0
 8004b78:	4630      	mov	r0, r6
 8004b7a:	460d      	mov	r5, r1
 8004b7c:	f7fb fcd2 	bl	8000524 <__aeabi_i2d>
 8004b80:	a367      	add	r3, pc, #412	@ (adr r3, 8004d20 <_dtoa_r+0x2c8>)
 8004b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b86:	f7fb fd37 	bl	80005f8 <__aeabi_dmul>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	4620      	mov	r0, r4
 8004b90:	4629      	mov	r1, r5
 8004b92:	f7fb fb7b 	bl	800028c <__adddf3>
 8004b96:	4604      	mov	r4, r0
 8004b98:	460d      	mov	r5, r1
 8004b9a:	f7fb ffdd 	bl	8000b58 <__aeabi_d2iz>
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	4607      	mov	r7, r0
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	f7fb ff98 	bl	8000adc <__aeabi_dcmplt>
 8004bac:	b140      	cbz	r0, 8004bc0 <_dtoa_r+0x168>
 8004bae:	4638      	mov	r0, r7
 8004bb0:	f7fb fcb8 	bl	8000524 <__aeabi_i2d>
 8004bb4:	4622      	mov	r2, r4
 8004bb6:	462b      	mov	r3, r5
 8004bb8:	f7fb ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bbc:	b900      	cbnz	r0, 8004bc0 <_dtoa_r+0x168>
 8004bbe:	3f01      	subs	r7, #1
 8004bc0:	2f16      	cmp	r7, #22
 8004bc2:	d852      	bhi.n	8004c6a <_dtoa_r+0x212>
 8004bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8004d3c <_dtoa_r+0x2e4>)
 8004bc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004bd2:	f7fb ff83 	bl	8000adc <__aeabi_dcmplt>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d049      	beq.n	8004c6e <_dtoa_r+0x216>
 8004bda:	3f01      	subs	r7, #1
 8004bdc:	2300      	movs	r3, #0
 8004bde:	9310      	str	r3, [sp, #64]	@ 0x40
 8004be0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004be2:	1b9b      	subs	r3, r3, r6
 8004be4:	1e5a      	subs	r2, r3, #1
 8004be6:	bf45      	ittet	mi
 8004be8:	f1c3 0301 	rsbmi	r3, r3, #1
 8004bec:	9300      	strmi	r3, [sp, #0]
 8004bee:	2300      	movpl	r3, #0
 8004bf0:	2300      	movmi	r3, #0
 8004bf2:	9206      	str	r2, [sp, #24]
 8004bf4:	bf54      	ite	pl
 8004bf6:	9300      	strpl	r3, [sp, #0]
 8004bf8:	9306      	strmi	r3, [sp, #24]
 8004bfa:	2f00      	cmp	r7, #0
 8004bfc:	db39      	blt.n	8004c72 <_dtoa_r+0x21a>
 8004bfe:	9b06      	ldr	r3, [sp, #24]
 8004c00:	970d      	str	r7, [sp, #52]	@ 0x34
 8004c02:	443b      	add	r3, r7
 8004c04:	9306      	str	r3, [sp, #24]
 8004c06:	2300      	movs	r3, #0
 8004c08:	9308      	str	r3, [sp, #32]
 8004c0a:	9b07      	ldr	r3, [sp, #28]
 8004c0c:	2b09      	cmp	r3, #9
 8004c0e:	d863      	bhi.n	8004cd8 <_dtoa_r+0x280>
 8004c10:	2b05      	cmp	r3, #5
 8004c12:	bfc4      	itt	gt
 8004c14:	3b04      	subgt	r3, #4
 8004c16:	9307      	strgt	r3, [sp, #28]
 8004c18:	9b07      	ldr	r3, [sp, #28]
 8004c1a:	f1a3 0302 	sub.w	r3, r3, #2
 8004c1e:	bfcc      	ite	gt
 8004c20:	2400      	movgt	r4, #0
 8004c22:	2401      	movle	r4, #1
 8004c24:	2b03      	cmp	r3, #3
 8004c26:	d863      	bhi.n	8004cf0 <_dtoa_r+0x298>
 8004c28:	e8df f003 	tbb	[pc, r3]
 8004c2c:	2b375452 	.word	0x2b375452
 8004c30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004c34:	441e      	add	r6, r3
 8004c36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	bfc1      	itttt	gt
 8004c3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004c42:	409f      	lslgt	r7, r3
 8004c44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004c48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004c4c:	bfd6      	itet	le
 8004c4e:	f1c3 0320 	rsble	r3, r3, #32
 8004c52:	ea47 0003 	orrgt.w	r0, r7, r3
 8004c56:	fa04 f003 	lslle.w	r0, r4, r3
 8004c5a:	f7fb fc53 	bl	8000504 <__aeabi_ui2d>
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004c64:	3e01      	subs	r6, #1
 8004c66:	9212      	str	r2, [sp, #72]	@ 0x48
 8004c68:	e776      	b.n	8004b58 <_dtoa_r+0x100>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e7b7      	b.n	8004bde <_dtoa_r+0x186>
 8004c6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8004c70:	e7b6      	b.n	8004be0 <_dtoa_r+0x188>
 8004c72:	9b00      	ldr	r3, [sp, #0]
 8004c74:	1bdb      	subs	r3, r3, r7
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	427b      	negs	r3, r7
 8004c7a:	9308      	str	r3, [sp, #32]
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8004c80:	e7c3      	b.n	8004c0a <_dtoa_r+0x1b2>
 8004c82:	2301      	movs	r3, #1
 8004c84:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004c88:	eb07 0b03 	add.w	fp, r7, r3
 8004c8c:	f10b 0301 	add.w	r3, fp, #1
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	9303      	str	r3, [sp, #12]
 8004c94:	bfb8      	it	lt
 8004c96:	2301      	movlt	r3, #1
 8004c98:	e006      	b.n	8004ca8 <_dtoa_r+0x250>
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	dd28      	ble.n	8004cf6 <_dtoa_r+0x29e>
 8004ca4:	469b      	mov	fp, r3
 8004ca6:	9303      	str	r3, [sp, #12]
 8004ca8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004cac:	2100      	movs	r1, #0
 8004cae:	2204      	movs	r2, #4
 8004cb0:	f102 0514 	add.w	r5, r2, #20
 8004cb4:	429d      	cmp	r5, r3
 8004cb6:	d926      	bls.n	8004d06 <_dtoa_r+0x2ae>
 8004cb8:	6041      	str	r1, [r0, #4]
 8004cba:	4648      	mov	r0, r9
 8004cbc:	f000 fd9c 	bl	80057f8 <_Balloc>
 8004cc0:	4682      	mov	sl, r0
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	d142      	bne.n	8004d4c <_dtoa_r+0x2f4>
 8004cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d40 <_dtoa_r+0x2e8>)
 8004cc8:	4602      	mov	r2, r0
 8004cca:	f240 11af 	movw	r1, #431	@ 0x1af
 8004cce:	e6da      	b.n	8004a86 <_dtoa_r+0x2e>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e7e3      	b.n	8004c9c <_dtoa_r+0x244>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e7d5      	b.n	8004c84 <_dtoa_r+0x22c>
 8004cd8:	2401      	movs	r4, #1
 8004cda:	2300      	movs	r3, #0
 8004cdc:	9307      	str	r3, [sp, #28]
 8004cde:	9409      	str	r4, [sp, #36]	@ 0x24
 8004ce0:	f04f 3bff 	mov.w	fp, #4294967295
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f8cd b00c 	str.w	fp, [sp, #12]
 8004cea:	2312      	movs	r3, #18
 8004cec:	920c      	str	r2, [sp, #48]	@ 0x30
 8004cee:	e7db      	b.n	8004ca8 <_dtoa_r+0x250>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cf4:	e7f4      	b.n	8004ce0 <_dtoa_r+0x288>
 8004cf6:	f04f 0b01 	mov.w	fp, #1
 8004cfa:	f8cd b00c 	str.w	fp, [sp, #12]
 8004cfe:	465b      	mov	r3, fp
 8004d00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004d04:	e7d0      	b.n	8004ca8 <_dtoa_r+0x250>
 8004d06:	3101      	adds	r1, #1
 8004d08:	0052      	lsls	r2, r2, #1
 8004d0a:	e7d1      	b.n	8004cb0 <_dtoa_r+0x258>
 8004d0c:	f3af 8000 	nop.w
 8004d10:	636f4361 	.word	0x636f4361
 8004d14:	3fd287a7 	.word	0x3fd287a7
 8004d18:	8b60c8b3 	.word	0x8b60c8b3
 8004d1c:	3fc68a28 	.word	0x3fc68a28
 8004d20:	509f79fb 	.word	0x509f79fb
 8004d24:	3fd34413 	.word	0x3fd34413
 8004d28:	0800685d 	.word	0x0800685d
 8004d2c:	08006874 	.word	0x08006874
 8004d30:	7ff00000 	.word	0x7ff00000
 8004d34:	0800682d 	.word	0x0800682d
 8004d38:	3ff80000 	.word	0x3ff80000
 8004d3c:	080069c8 	.word	0x080069c8
 8004d40:	080068cc 	.word	0x080068cc
 8004d44:	08006859 	.word	0x08006859
 8004d48:	0800682c 	.word	0x0800682c
 8004d4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004d50:	6018      	str	r0, [r3, #0]
 8004d52:	9b03      	ldr	r3, [sp, #12]
 8004d54:	2b0e      	cmp	r3, #14
 8004d56:	f200 80a1 	bhi.w	8004e9c <_dtoa_r+0x444>
 8004d5a:	2c00      	cmp	r4, #0
 8004d5c:	f000 809e 	beq.w	8004e9c <_dtoa_r+0x444>
 8004d60:	2f00      	cmp	r7, #0
 8004d62:	dd33      	ble.n	8004dcc <_dtoa_r+0x374>
 8004d64:	4b9c      	ldr	r3, [pc, #624]	@ (8004fd8 <_dtoa_r+0x580>)
 8004d66:	f007 020f 	and.w	r2, r7, #15
 8004d6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d6e:	ed93 7b00 	vldr	d7, [r3]
 8004d72:	05f8      	lsls	r0, r7, #23
 8004d74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004d78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004d7c:	d516      	bpl.n	8004dac <_dtoa_r+0x354>
 8004d7e:	4b97      	ldr	r3, [pc, #604]	@ (8004fdc <_dtoa_r+0x584>)
 8004d80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d88:	f7fb fd60 	bl	800084c <__aeabi_ddiv>
 8004d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d90:	f004 040f 	and.w	r4, r4, #15
 8004d94:	2603      	movs	r6, #3
 8004d96:	4d91      	ldr	r5, [pc, #580]	@ (8004fdc <_dtoa_r+0x584>)
 8004d98:	b954      	cbnz	r4, 8004db0 <_dtoa_r+0x358>
 8004d9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004d9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004da2:	f7fb fd53 	bl	800084c <__aeabi_ddiv>
 8004da6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004daa:	e028      	b.n	8004dfe <_dtoa_r+0x3a6>
 8004dac:	2602      	movs	r6, #2
 8004dae:	e7f2      	b.n	8004d96 <_dtoa_r+0x33e>
 8004db0:	07e1      	lsls	r1, r4, #31
 8004db2:	d508      	bpl.n	8004dc6 <_dtoa_r+0x36e>
 8004db4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004db8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004dbc:	f7fb fc1c 	bl	80005f8 <__aeabi_dmul>
 8004dc0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004dc4:	3601      	adds	r6, #1
 8004dc6:	1064      	asrs	r4, r4, #1
 8004dc8:	3508      	adds	r5, #8
 8004dca:	e7e5      	b.n	8004d98 <_dtoa_r+0x340>
 8004dcc:	f000 80af 	beq.w	8004f2e <_dtoa_r+0x4d6>
 8004dd0:	427c      	negs	r4, r7
 8004dd2:	4b81      	ldr	r3, [pc, #516]	@ (8004fd8 <_dtoa_r+0x580>)
 8004dd4:	4d81      	ldr	r5, [pc, #516]	@ (8004fdc <_dtoa_r+0x584>)
 8004dd6:	f004 020f 	and.w	r2, r4, #15
 8004dda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004de6:	f7fb fc07 	bl	80005f8 <__aeabi_dmul>
 8004dea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004dee:	1124      	asrs	r4, r4, #4
 8004df0:	2300      	movs	r3, #0
 8004df2:	2602      	movs	r6, #2
 8004df4:	2c00      	cmp	r4, #0
 8004df6:	f040 808f 	bne.w	8004f18 <_dtoa_r+0x4c0>
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1d3      	bne.n	8004da6 <_dtoa_r+0x34e>
 8004dfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 8094 	beq.w	8004f32 <_dtoa_r+0x4da>
 8004e0a:	4b75      	ldr	r3, [pc, #468]	@ (8004fe0 <_dtoa_r+0x588>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	4620      	mov	r0, r4
 8004e10:	4629      	mov	r1, r5
 8004e12:	f7fb fe63 	bl	8000adc <__aeabi_dcmplt>
 8004e16:	2800      	cmp	r0, #0
 8004e18:	f000 808b 	beq.w	8004f32 <_dtoa_r+0x4da>
 8004e1c:	9b03      	ldr	r3, [sp, #12]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 8087 	beq.w	8004f32 <_dtoa_r+0x4da>
 8004e24:	f1bb 0f00 	cmp.w	fp, #0
 8004e28:	dd34      	ble.n	8004e94 <_dtoa_r+0x43c>
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	4b6d      	ldr	r3, [pc, #436]	@ (8004fe4 <_dtoa_r+0x58c>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7fb fbe1 	bl	80005f8 <__aeabi_dmul>
 8004e36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8004e3e:	3601      	adds	r6, #1
 8004e40:	465c      	mov	r4, fp
 8004e42:	4630      	mov	r0, r6
 8004e44:	f7fb fb6e 	bl	8000524 <__aeabi_i2d>
 8004e48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e4c:	f7fb fbd4 	bl	80005f8 <__aeabi_dmul>
 8004e50:	4b65      	ldr	r3, [pc, #404]	@ (8004fe8 <_dtoa_r+0x590>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	f7fb fa1a 	bl	800028c <__adddf3>
 8004e58:	4605      	mov	r5, r0
 8004e5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004e5e:	2c00      	cmp	r4, #0
 8004e60:	d16a      	bne.n	8004f38 <_dtoa_r+0x4e0>
 8004e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e66:	4b61      	ldr	r3, [pc, #388]	@ (8004fec <_dtoa_r+0x594>)
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f7fb fa0d 	bl	8000288 <__aeabi_dsub>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e76:	462a      	mov	r2, r5
 8004e78:	4633      	mov	r3, r6
 8004e7a:	f7fb fe4d 	bl	8000b18 <__aeabi_dcmpgt>
 8004e7e:	2800      	cmp	r0, #0
 8004e80:	f040 8298 	bne.w	80053b4 <_dtoa_r+0x95c>
 8004e84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e88:	462a      	mov	r2, r5
 8004e8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004e8e:	f7fb fe25 	bl	8000adc <__aeabi_dcmplt>
 8004e92:	bb38      	cbnz	r0, 8004ee4 <_dtoa_r+0x48c>
 8004e94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004e98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f2c0 8157 	blt.w	8005152 <_dtoa_r+0x6fa>
 8004ea4:	2f0e      	cmp	r7, #14
 8004ea6:	f300 8154 	bgt.w	8005152 <_dtoa_r+0x6fa>
 8004eaa:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd8 <_dtoa_r+0x580>)
 8004eac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004eb0:	ed93 7b00 	vldr	d7, [r3]
 8004eb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	ed8d 7b00 	vstr	d7, [sp]
 8004ebc:	f280 80e5 	bge.w	800508a <_dtoa_r+0x632>
 8004ec0:	9b03      	ldr	r3, [sp, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f300 80e1 	bgt.w	800508a <_dtoa_r+0x632>
 8004ec8:	d10c      	bne.n	8004ee4 <_dtoa_r+0x48c>
 8004eca:	4b48      	ldr	r3, [pc, #288]	@ (8004fec <_dtoa_r+0x594>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	ec51 0b17 	vmov	r0, r1, d7
 8004ed2:	f7fb fb91 	bl	80005f8 <__aeabi_dmul>
 8004ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eda:	f7fb fe13 	bl	8000b04 <__aeabi_dcmpge>
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	f000 8266 	beq.w	80053b0 <_dtoa_r+0x958>
 8004ee4:	2400      	movs	r4, #0
 8004ee6:	4625      	mov	r5, r4
 8004ee8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004eea:	4656      	mov	r6, sl
 8004eec:	ea6f 0803 	mvn.w	r8, r3
 8004ef0:	2700      	movs	r7, #0
 8004ef2:	4621      	mov	r1, r4
 8004ef4:	4648      	mov	r0, r9
 8004ef6:	f000 fcbf 	bl	8005878 <_Bfree>
 8004efa:	2d00      	cmp	r5, #0
 8004efc:	f000 80bd 	beq.w	800507a <_dtoa_r+0x622>
 8004f00:	b12f      	cbz	r7, 8004f0e <_dtoa_r+0x4b6>
 8004f02:	42af      	cmp	r7, r5
 8004f04:	d003      	beq.n	8004f0e <_dtoa_r+0x4b6>
 8004f06:	4639      	mov	r1, r7
 8004f08:	4648      	mov	r0, r9
 8004f0a:	f000 fcb5 	bl	8005878 <_Bfree>
 8004f0e:	4629      	mov	r1, r5
 8004f10:	4648      	mov	r0, r9
 8004f12:	f000 fcb1 	bl	8005878 <_Bfree>
 8004f16:	e0b0      	b.n	800507a <_dtoa_r+0x622>
 8004f18:	07e2      	lsls	r2, r4, #31
 8004f1a:	d505      	bpl.n	8004f28 <_dtoa_r+0x4d0>
 8004f1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f20:	f7fb fb6a 	bl	80005f8 <__aeabi_dmul>
 8004f24:	3601      	adds	r6, #1
 8004f26:	2301      	movs	r3, #1
 8004f28:	1064      	asrs	r4, r4, #1
 8004f2a:	3508      	adds	r5, #8
 8004f2c:	e762      	b.n	8004df4 <_dtoa_r+0x39c>
 8004f2e:	2602      	movs	r6, #2
 8004f30:	e765      	b.n	8004dfe <_dtoa_r+0x3a6>
 8004f32:	9c03      	ldr	r4, [sp, #12]
 8004f34:	46b8      	mov	r8, r7
 8004f36:	e784      	b.n	8004e42 <_dtoa_r+0x3ea>
 8004f38:	4b27      	ldr	r3, [pc, #156]	@ (8004fd8 <_dtoa_r+0x580>)
 8004f3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f44:	4454      	add	r4, sl
 8004f46:	2900      	cmp	r1, #0
 8004f48:	d054      	beq.n	8004ff4 <_dtoa_r+0x59c>
 8004f4a:	4929      	ldr	r1, [pc, #164]	@ (8004ff0 <_dtoa_r+0x598>)
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	f7fb fc7d 	bl	800084c <__aeabi_ddiv>
 8004f52:	4633      	mov	r3, r6
 8004f54:	462a      	mov	r2, r5
 8004f56:	f7fb f997 	bl	8000288 <__aeabi_dsub>
 8004f5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004f5e:	4656      	mov	r6, sl
 8004f60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f64:	f7fb fdf8 	bl	8000b58 <__aeabi_d2iz>
 8004f68:	4605      	mov	r5, r0
 8004f6a:	f7fb fadb 	bl	8000524 <__aeabi_i2d>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	460b      	mov	r3, r1
 8004f72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f76:	f7fb f987 	bl	8000288 <__aeabi_dsub>
 8004f7a:	3530      	adds	r5, #48	@ 0x30
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f84:	f806 5b01 	strb.w	r5, [r6], #1
 8004f88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004f8c:	f7fb fda6 	bl	8000adc <__aeabi_dcmplt>
 8004f90:	2800      	cmp	r0, #0
 8004f92:	d172      	bne.n	800507a <_dtoa_r+0x622>
 8004f94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f98:	4911      	ldr	r1, [pc, #68]	@ (8004fe0 <_dtoa_r+0x588>)
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	f7fb f974 	bl	8000288 <__aeabi_dsub>
 8004fa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004fa4:	f7fb fd9a 	bl	8000adc <__aeabi_dcmplt>
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	f040 80b4 	bne.w	8005116 <_dtoa_r+0x6be>
 8004fae:	42a6      	cmp	r6, r4
 8004fb0:	f43f af70 	beq.w	8004e94 <_dtoa_r+0x43c>
 8004fb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe4 <_dtoa_r+0x58c>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f7fb fb1c 	bl	80005f8 <__aeabi_dmul>
 8004fc0:	4b08      	ldr	r3, [pc, #32]	@ (8004fe4 <_dtoa_r+0x58c>)
 8004fc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fcc:	f7fb fb14 	bl	80005f8 <__aeabi_dmul>
 8004fd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fd4:	e7c4      	b.n	8004f60 <_dtoa_r+0x508>
 8004fd6:	bf00      	nop
 8004fd8:	080069c8 	.word	0x080069c8
 8004fdc:	080069a0 	.word	0x080069a0
 8004fe0:	3ff00000 	.word	0x3ff00000
 8004fe4:	40240000 	.word	0x40240000
 8004fe8:	401c0000 	.word	0x401c0000
 8004fec:	40140000 	.word	0x40140000
 8004ff0:	3fe00000 	.word	0x3fe00000
 8004ff4:	4631      	mov	r1, r6
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f7fb fafe 	bl	80005f8 <__aeabi_dmul>
 8004ffc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005000:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005002:	4656      	mov	r6, sl
 8005004:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005008:	f7fb fda6 	bl	8000b58 <__aeabi_d2iz>
 800500c:	4605      	mov	r5, r0
 800500e:	f7fb fa89 	bl	8000524 <__aeabi_i2d>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800501a:	f7fb f935 	bl	8000288 <__aeabi_dsub>
 800501e:	3530      	adds	r5, #48	@ 0x30
 8005020:	f806 5b01 	strb.w	r5, [r6], #1
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	42a6      	cmp	r6, r4
 800502a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800502e:	f04f 0200 	mov.w	r2, #0
 8005032:	d124      	bne.n	800507e <_dtoa_r+0x626>
 8005034:	4baf      	ldr	r3, [pc, #700]	@ (80052f4 <_dtoa_r+0x89c>)
 8005036:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800503a:	f7fb f927 	bl	800028c <__adddf3>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005046:	f7fb fd67 	bl	8000b18 <__aeabi_dcmpgt>
 800504a:	2800      	cmp	r0, #0
 800504c:	d163      	bne.n	8005116 <_dtoa_r+0x6be>
 800504e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005052:	49a8      	ldr	r1, [pc, #672]	@ (80052f4 <_dtoa_r+0x89c>)
 8005054:	2000      	movs	r0, #0
 8005056:	f7fb f917 	bl	8000288 <__aeabi_dsub>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005062:	f7fb fd3b 	bl	8000adc <__aeabi_dcmplt>
 8005066:	2800      	cmp	r0, #0
 8005068:	f43f af14 	beq.w	8004e94 <_dtoa_r+0x43c>
 800506c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800506e:	1e73      	subs	r3, r6, #1
 8005070:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005072:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005076:	2b30      	cmp	r3, #48	@ 0x30
 8005078:	d0f8      	beq.n	800506c <_dtoa_r+0x614>
 800507a:	4647      	mov	r7, r8
 800507c:	e03b      	b.n	80050f6 <_dtoa_r+0x69e>
 800507e:	4b9e      	ldr	r3, [pc, #632]	@ (80052f8 <_dtoa_r+0x8a0>)
 8005080:	f7fb faba 	bl	80005f8 <__aeabi_dmul>
 8005084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005088:	e7bc      	b.n	8005004 <_dtoa_r+0x5ac>
 800508a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800508e:	4656      	mov	r6, sl
 8005090:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005094:	4620      	mov	r0, r4
 8005096:	4629      	mov	r1, r5
 8005098:	f7fb fbd8 	bl	800084c <__aeabi_ddiv>
 800509c:	f7fb fd5c 	bl	8000b58 <__aeabi_d2iz>
 80050a0:	4680      	mov	r8, r0
 80050a2:	f7fb fa3f 	bl	8000524 <__aeabi_i2d>
 80050a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050aa:	f7fb faa5 	bl	80005f8 <__aeabi_dmul>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4620      	mov	r0, r4
 80050b4:	4629      	mov	r1, r5
 80050b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80050ba:	f7fb f8e5 	bl	8000288 <__aeabi_dsub>
 80050be:	f806 4b01 	strb.w	r4, [r6], #1
 80050c2:	9d03      	ldr	r5, [sp, #12]
 80050c4:	eba6 040a 	sub.w	r4, r6, sl
 80050c8:	42a5      	cmp	r5, r4
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	d133      	bne.n	8005138 <_dtoa_r+0x6e0>
 80050d0:	f7fb f8dc 	bl	800028c <__adddf3>
 80050d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050d8:	4604      	mov	r4, r0
 80050da:	460d      	mov	r5, r1
 80050dc:	f7fb fd1c 	bl	8000b18 <__aeabi_dcmpgt>
 80050e0:	b9c0      	cbnz	r0, 8005114 <_dtoa_r+0x6bc>
 80050e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050e6:	4620      	mov	r0, r4
 80050e8:	4629      	mov	r1, r5
 80050ea:	f7fb fced 	bl	8000ac8 <__aeabi_dcmpeq>
 80050ee:	b110      	cbz	r0, 80050f6 <_dtoa_r+0x69e>
 80050f0:	f018 0f01 	tst.w	r8, #1
 80050f4:	d10e      	bne.n	8005114 <_dtoa_r+0x6bc>
 80050f6:	9902      	ldr	r1, [sp, #8]
 80050f8:	4648      	mov	r0, r9
 80050fa:	f000 fbbd 	bl	8005878 <_Bfree>
 80050fe:	2300      	movs	r3, #0
 8005100:	7033      	strb	r3, [r6, #0]
 8005102:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005104:	3701      	adds	r7, #1
 8005106:	601f      	str	r7, [r3, #0]
 8005108:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800510a:	2b00      	cmp	r3, #0
 800510c:	f000 824b 	beq.w	80055a6 <_dtoa_r+0xb4e>
 8005110:	601e      	str	r6, [r3, #0]
 8005112:	e248      	b.n	80055a6 <_dtoa_r+0xb4e>
 8005114:	46b8      	mov	r8, r7
 8005116:	4633      	mov	r3, r6
 8005118:	461e      	mov	r6, r3
 800511a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800511e:	2a39      	cmp	r2, #57	@ 0x39
 8005120:	d106      	bne.n	8005130 <_dtoa_r+0x6d8>
 8005122:	459a      	cmp	sl, r3
 8005124:	d1f8      	bne.n	8005118 <_dtoa_r+0x6c0>
 8005126:	2230      	movs	r2, #48	@ 0x30
 8005128:	f108 0801 	add.w	r8, r8, #1
 800512c:	f88a 2000 	strb.w	r2, [sl]
 8005130:	781a      	ldrb	r2, [r3, #0]
 8005132:	3201      	adds	r2, #1
 8005134:	701a      	strb	r2, [r3, #0]
 8005136:	e7a0      	b.n	800507a <_dtoa_r+0x622>
 8005138:	4b6f      	ldr	r3, [pc, #444]	@ (80052f8 <_dtoa_r+0x8a0>)
 800513a:	2200      	movs	r2, #0
 800513c:	f7fb fa5c 	bl	80005f8 <__aeabi_dmul>
 8005140:	2200      	movs	r2, #0
 8005142:	2300      	movs	r3, #0
 8005144:	4604      	mov	r4, r0
 8005146:	460d      	mov	r5, r1
 8005148:	f7fb fcbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800514c:	2800      	cmp	r0, #0
 800514e:	d09f      	beq.n	8005090 <_dtoa_r+0x638>
 8005150:	e7d1      	b.n	80050f6 <_dtoa_r+0x69e>
 8005152:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005154:	2a00      	cmp	r2, #0
 8005156:	f000 80ea 	beq.w	800532e <_dtoa_r+0x8d6>
 800515a:	9a07      	ldr	r2, [sp, #28]
 800515c:	2a01      	cmp	r2, #1
 800515e:	f300 80cd 	bgt.w	80052fc <_dtoa_r+0x8a4>
 8005162:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005164:	2a00      	cmp	r2, #0
 8005166:	f000 80c1 	beq.w	80052ec <_dtoa_r+0x894>
 800516a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800516e:	9c08      	ldr	r4, [sp, #32]
 8005170:	9e00      	ldr	r6, [sp, #0]
 8005172:	9a00      	ldr	r2, [sp, #0]
 8005174:	441a      	add	r2, r3
 8005176:	9200      	str	r2, [sp, #0]
 8005178:	9a06      	ldr	r2, [sp, #24]
 800517a:	2101      	movs	r1, #1
 800517c:	441a      	add	r2, r3
 800517e:	4648      	mov	r0, r9
 8005180:	9206      	str	r2, [sp, #24]
 8005182:	f000 fc2d 	bl	80059e0 <__i2b>
 8005186:	4605      	mov	r5, r0
 8005188:	b166      	cbz	r6, 80051a4 <_dtoa_r+0x74c>
 800518a:	9b06      	ldr	r3, [sp, #24]
 800518c:	2b00      	cmp	r3, #0
 800518e:	dd09      	ble.n	80051a4 <_dtoa_r+0x74c>
 8005190:	42b3      	cmp	r3, r6
 8005192:	9a00      	ldr	r2, [sp, #0]
 8005194:	bfa8      	it	ge
 8005196:	4633      	movge	r3, r6
 8005198:	1ad2      	subs	r2, r2, r3
 800519a:	9200      	str	r2, [sp, #0]
 800519c:	9a06      	ldr	r2, [sp, #24]
 800519e:	1af6      	subs	r6, r6, r3
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	9306      	str	r3, [sp, #24]
 80051a4:	9b08      	ldr	r3, [sp, #32]
 80051a6:	b30b      	cbz	r3, 80051ec <_dtoa_r+0x794>
 80051a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 80c6 	beq.w	800533c <_dtoa_r+0x8e4>
 80051b0:	2c00      	cmp	r4, #0
 80051b2:	f000 80c0 	beq.w	8005336 <_dtoa_r+0x8de>
 80051b6:	4629      	mov	r1, r5
 80051b8:	4622      	mov	r2, r4
 80051ba:	4648      	mov	r0, r9
 80051bc:	f000 fcc8 	bl	8005b50 <__pow5mult>
 80051c0:	9a02      	ldr	r2, [sp, #8]
 80051c2:	4601      	mov	r1, r0
 80051c4:	4605      	mov	r5, r0
 80051c6:	4648      	mov	r0, r9
 80051c8:	f000 fc20 	bl	8005a0c <__multiply>
 80051cc:	9902      	ldr	r1, [sp, #8]
 80051ce:	4680      	mov	r8, r0
 80051d0:	4648      	mov	r0, r9
 80051d2:	f000 fb51 	bl	8005878 <_Bfree>
 80051d6:	9b08      	ldr	r3, [sp, #32]
 80051d8:	1b1b      	subs	r3, r3, r4
 80051da:	9308      	str	r3, [sp, #32]
 80051dc:	f000 80b1 	beq.w	8005342 <_dtoa_r+0x8ea>
 80051e0:	9a08      	ldr	r2, [sp, #32]
 80051e2:	4641      	mov	r1, r8
 80051e4:	4648      	mov	r0, r9
 80051e6:	f000 fcb3 	bl	8005b50 <__pow5mult>
 80051ea:	9002      	str	r0, [sp, #8]
 80051ec:	2101      	movs	r1, #1
 80051ee:	4648      	mov	r0, r9
 80051f0:	f000 fbf6 	bl	80059e0 <__i2b>
 80051f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051f6:	4604      	mov	r4, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 81d8 	beq.w	80055ae <_dtoa_r+0xb56>
 80051fe:	461a      	mov	r2, r3
 8005200:	4601      	mov	r1, r0
 8005202:	4648      	mov	r0, r9
 8005204:	f000 fca4 	bl	8005b50 <__pow5mult>
 8005208:	9b07      	ldr	r3, [sp, #28]
 800520a:	2b01      	cmp	r3, #1
 800520c:	4604      	mov	r4, r0
 800520e:	f300 809f 	bgt.w	8005350 <_dtoa_r+0x8f8>
 8005212:	9b04      	ldr	r3, [sp, #16]
 8005214:	2b00      	cmp	r3, #0
 8005216:	f040 8097 	bne.w	8005348 <_dtoa_r+0x8f0>
 800521a:	9b05      	ldr	r3, [sp, #20]
 800521c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005220:	2b00      	cmp	r3, #0
 8005222:	f040 8093 	bne.w	800534c <_dtoa_r+0x8f4>
 8005226:	9b05      	ldr	r3, [sp, #20]
 8005228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800522c:	0d1b      	lsrs	r3, r3, #20
 800522e:	051b      	lsls	r3, r3, #20
 8005230:	b133      	cbz	r3, 8005240 <_dtoa_r+0x7e8>
 8005232:	9b00      	ldr	r3, [sp, #0]
 8005234:	3301      	adds	r3, #1
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	9b06      	ldr	r3, [sp, #24]
 800523a:	3301      	adds	r3, #1
 800523c:	9306      	str	r3, [sp, #24]
 800523e:	2301      	movs	r3, #1
 8005240:	9308      	str	r3, [sp, #32]
 8005242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005244:	2b00      	cmp	r3, #0
 8005246:	f000 81b8 	beq.w	80055ba <_dtoa_r+0xb62>
 800524a:	6923      	ldr	r3, [r4, #16]
 800524c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005250:	6918      	ldr	r0, [r3, #16]
 8005252:	f000 fb79 	bl	8005948 <__hi0bits>
 8005256:	f1c0 0020 	rsb	r0, r0, #32
 800525a:	9b06      	ldr	r3, [sp, #24]
 800525c:	4418      	add	r0, r3
 800525e:	f010 001f 	ands.w	r0, r0, #31
 8005262:	f000 8082 	beq.w	800536a <_dtoa_r+0x912>
 8005266:	f1c0 0320 	rsb	r3, r0, #32
 800526a:	2b04      	cmp	r3, #4
 800526c:	dd73      	ble.n	8005356 <_dtoa_r+0x8fe>
 800526e:	9b00      	ldr	r3, [sp, #0]
 8005270:	f1c0 001c 	rsb	r0, r0, #28
 8005274:	4403      	add	r3, r0
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	9b06      	ldr	r3, [sp, #24]
 800527a:	4403      	add	r3, r0
 800527c:	4406      	add	r6, r0
 800527e:	9306      	str	r3, [sp, #24]
 8005280:	9b00      	ldr	r3, [sp, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	dd05      	ble.n	8005292 <_dtoa_r+0x83a>
 8005286:	9902      	ldr	r1, [sp, #8]
 8005288:	461a      	mov	r2, r3
 800528a:	4648      	mov	r0, r9
 800528c:	f000 fcba 	bl	8005c04 <__lshift>
 8005290:	9002      	str	r0, [sp, #8]
 8005292:	9b06      	ldr	r3, [sp, #24]
 8005294:	2b00      	cmp	r3, #0
 8005296:	dd05      	ble.n	80052a4 <_dtoa_r+0x84c>
 8005298:	4621      	mov	r1, r4
 800529a:	461a      	mov	r2, r3
 800529c:	4648      	mov	r0, r9
 800529e:	f000 fcb1 	bl	8005c04 <__lshift>
 80052a2:	4604      	mov	r4, r0
 80052a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d061      	beq.n	800536e <_dtoa_r+0x916>
 80052aa:	9802      	ldr	r0, [sp, #8]
 80052ac:	4621      	mov	r1, r4
 80052ae:	f000 fd15 	bl	8005cdc <__mcmp>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	da5b      	bge.n	800536e <_dtoa_r+0x916>
 80052b6:	2300      	movs	r3, #0
 80052b8:	9902      	ldr	r1, [sp, #8]
 80052ba:	220a      	movs	r2, #10
 80052bc:	4648      	mov	r0, r9
 80052be:	f000 fafd 	bl	80058bc <__multadd>
 80052c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052c4:	9002      	str	r0, [sp, #8]
 80052c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 8177 	beq.w	80055be <_dtoa_r+0xb66>
 80052d0:	4629      	mov	r1, r5
 80052d2:	2300      	movs	r3, #0
 80052d4:	220a      	movs	r2, #10
 80052d6:	4648      	mov	r0, r9
 80052d8:	f000 faf0 	bl	80058bc <__multadd>
 80052dc:	f1bb 0f00 	cmp.w	fp, #0
 80052e0:	4605      	mov	r5, r0
 80052e2:	dc6f      	bgt.n	80053c4 <_dtoa_r+0x96c>
 80052e4:	9b07      	ldr	r3, [sp, #28]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	dc49      	bgt.n	800537e <_dtoa_r+0x926>
 80052ea:	e06b      	b.n	80053c4 <_dtoa_r+0x96c>
 80052ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80052f2:	e73c      	b.n	800516e <_dtoa_r+0x716>
 80052f4:	3fe00000 	.word	0x3fe00000
 80052f8:	40240000 	.word	0x40240000
 80052fc:	9b03      	ldr	r3, [sp, #12]
 80052fe:	1e5c      	subs	r4, r3, #1
 8005300:	9b08      	ldr	r3, [sp, #32]
 8005302:	42a3      	cmp	r3, r4
 8005304:	db09      	blt.n	800531a <_dtoa_r+0x8c2>
 8005306:	1b1c      	subs	r4, r3, r4
 8005308:	9b03      	ldr	r3, [sp, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	f6bf af30 	bge.w	8005170 <_dtoa_r+0x718>
 8005310:	9b00      	ldr	r3, [sp, #0]
 8005312:	9a03      	ldr	r2, [sp, #12]
 8005314:	1a9e      	subs	r6, r3, r2
 8005316:	2300      	movs	r3, #0
 8005318:	e72b      	b.n	8005172 <_dtoa_r+0x71a>
 800531a:	9b08      	ldr	r3, [sp, #32]
 800531c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800531e:	9408      	str	r4, [sp, #32]
 8005320:	1ae3      	subs	r3, r4, r3
 8005322:	441a      	add	r2, r3
 8005324:	9e00      	ldr	r6, [sp, #0]
 8005326:	9b03      	ldr	r3, [sp, #12]
 8005328:	920d      	str	r2, [sp, #52]	@ 0x34
 800532a:	2400      	movs	r4, #0
 800532c:	e721      	b.n	8005172 <_dtoa_r+0x71a>
 800532e:	9c08      	ldr	r4, [sp, #32]
 8005330:	9e00      	ldr	r6, [sp, #0]
 8005332:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005334:	e728      	b.n	8005188 <_dtoa_r+0x730>
 8005336:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800533a:	e751      	b.n	80051e0 <_dtoa_r+0x788>
 800533c:	9a08      	ldr	r2, [sp, #32]
 800533e:	9902      	ldr	r1, [sp, #8]
 8005340:	e750      	b.n	80051e4 <_dtoa_r+0x78c>
 8005342:	f8cd 8008 	str.w	r8, [sp, #8]
 8005346:	e751      	b.n	80051ec <_dtoa_r+0x794>
 8005348:	2300      	movs	r3, #0
 800534a:	e779      	b.n	8005240 <_dtoa_r+0x7e8>
 800534c:	9b04      	ldr	r3, [sp, #16]
 800534e:	e777      	b.n	8005240 <_dtoa_r+0x7e8>
 8005350:	2300      	movs	r3, #0
 8005352:	9308      	str	r3, [sp, #32]
 8005354:	e779      	b.n	800524a <_dtoa_r+0x7f2>
 8005356:	d093      	beq.n	8005280 <_dtoa_r+0x828>
 8005358:	9a00      	ldr	r2, [sp, #0]
 800535a:	331c      	adds	r3, #28
 800535c:	441a      	add	r2, r3
 800535e:	9200      	str	r2, [sp, #0]
 8005360:	9a06      	ldr	r2, [sp, #24]
 8005362:	441a      	add	r2, r3
 8005364:	441e      	add	r6, r3
 8005366:	9206      	str	r2, [sp, #24]
 8005368:	e78a      	b.n	8005280 <_dtoa_r+0x828>
 800536a:	4603      	mov	r3, r0
 800536c:	e7f4      	b.n	8005358 <_dtoa_r+0x900>
 800536e:	9b03      	ldr	r3, [sp, #12]
 8005370:	2b00      	cmp	r3, #0
 8005372:	46b8      	mov	r8, r7
 8005374:	dc20      	bgt.n	80053b8 <_dtoa_r+0x960>
 8005376:	469b      	mov	fp, r3
 8005378:	9b07      	ldr	r3, [sp, #28]
 800537a:	2b02      	cmp	r3, #2
 800537c:	dd1e      	ble.n	80053bc <_dtoa_r+0x964>
 800537e:	f1bb 0f00 	cmp.w	fp, #0
 8005382:	f47f adb1 	bne.w	8004ee8 <_dtoa_r+0x490>
 8005386:	4621      	mov	r1, r4
 8005388:	465b      	mov	r3, fp
 800538a:	2205      	movs	r2, #5
 800538c:	4648      	mov	r0, r9
 800538e:	f000 fa95 	bl	80058bc <__multadd>
 8005392:	4601      	mov	r1, r0
 8005394:	4604      	mov	r4, r0
 8005396:	9802      	ldr	r0, [sp, #8]
 8005398:	f000 fca0 	bl	8005cdc <__mcmp>
 800539c:	2800      	cmp	r0, #0
 800539e:	f77f ada3 	ble.w	8004ee8 <_dtoa_r+0x490>
 80053a2:	4656      	mov	r6, sl
 80053a4:	2331      	movs	r3, #49	@ 0x31
 80053a6:	f806 3b01 	strb.w	r3, [r6], #1
 80053aa:	f108 0801 	add.w	r8, r8, #1
 80053ae:	e59f      	b.n	8004ef0 <_dtoa_r+0x498>
 80053b0:	9c03      	ldr	r4, [sp, #12]
 80053b2:	46b8      	mov	r8, r7
 80053b4:	4625      	mov	r5, r4
 80053b6:	e7f4      	b.n	80053a2 <_dtoa_r+0x94a>
 80053b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80053bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053be:	2b00      	cmp	r3, #0
 80053c0:	f000 8101 	beq.w	80055c6 <_dtoa_r+0xb6e>
 80053c4:	2e00      	cmp	r6, #0
 80053c6:	dd05      	ble.n	80053d4 <_dtoa_r+0x97c>
 80053c8:	4629      	mov	r1, r5
 80053ca:	4632      	mov	r2, r6
 80053cc:	4648      	mov	r0, r9
 80053ce:	f000 fc19 	bl	8005c04 <__lshift>
 80053d2:	4605      	mov	r5, r0
 80053d4:	9b08      	ldr	r3, [sp, #32]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d05c      	beq.n	8005494 <_dtoa_r+0xa3c>
 80053da:	6869      	ldr	r1, [r5, #4]
 80053dc:	4648      	mov	r0, r9
 80053de:	f000 fa0b 	bl	80057f8 <_Balloc>
 80053e2:	4606      	mov	r6, r0
 80053e4:	b928      	cbnz	r0, 80053f2 <_dtoa_r+0x99a>
 80053e6:	4b82      	ldr	r3, [pc, #520]	@ (80055f0 <_dtoa_r+0xb98>)
 80053e8:	4602      	mov	r2, r0
 80053ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80053ee:	f7ff bb4a 	b.w	8004a86 <_dtoa_r+0x2e>
 80053f2:	692a      	ldr	r2, [r5, #16]
 80053f4:	3202      	adds	r2, #2
 80053f6:	0092      	lsls	r2, r2, #2
 80053f8:	f105 010c 	add.w	r1, r5, #12
 80053fc:	300c      	adds	r0, #12
 80053fe:	f7ff fa92 	bl	8004926 <memcpy>
 8005402:	2201      	movs	r2, #1
 8005404:	4631      	mov	r1, r6
 8005406:	4648      	mov	r0, r9
 8005408:	f000 fbfc 	bl	8005c04 <__lshift>
 800540c:	f10a 0301 	add.w	r3, sl, #1
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	eb0a 030b 	add.w	r3, sl, fp
 8005416:	9308      	str	r3, [sp, #32]
 8005418:	9b04      	ldr	r3, [sp, #16]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	462f      	mov	r7, r5
 8005420:	9306      	str	r3, [sp, #24]
 8005422:	4605      	mov	r5, r0
 8005424:	9b00      	ldr	r3, [sp, #0]
 8005426:	9802      	ldr	r0, [sp, #8]
 8005428:	4621      	mov	r1, r4
 800542a:	f103 3bff 	add.w	fp, r3, #4294967295
 800542e:	f7ff fa88 	bl	8004942 <quorem>
 8005432:	4603      	mov	r3, r0
 8005434:	3330      	adds	r3, #48	@ 0x30
 8005436:	9003      	str	r0, [sp, #12]
 8005438:	4639      	mov	r1, r7
 800543a:	9802      	ldr	r0, [sp, #8]
 800543c:	9309      	str	r3, [sp, #36]	@ 0x24
 800543e:	f000 fc4d 	bl	8005cdc <__mcmp>
 8005442:	462a      	mov	r2, r5
 8005444:	9004      	str	r0, [sp, #16]
 8005446:	4621      	mov	r1, r4
 8005448:	4648      	mov	r0, r9
 800544a:	f000 fc63 	bl	8005d14 <__mdiff>
 800544e:	68c2      	ldr	r2, [r0, #12]
 8005450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005452:	4606      	mov	r6, r0
 8005454:	bb02      	cbnz	r2, 8005498 <_dtoa_r+0xa40>
 8005456:	4601      	mov	r1, r0
 8005458:	9802      	ldr	r0, [sp, #8]
 800545a:	f000 fc3f 	bl	8005cdc <__mcmp>
 800545e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005460:	4602      	mov	r2, r0
 8005462:	4631      	mov	r1, r6
 8005464:	4648      	mov	r0, r9
 8005466:	920c      	str	r2, [sp, #48]	@ 0x30
 8005468:	9309      	str	r3, [sp, #36]	@ 0x24
 800546a:	f000 fa05 	bl	8005878 <_Bfree>
 800546e:	9b07      	ldr	r3, [sp, #28]
 8005470:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005472:	9e00      	ldr	r6, [sp, #0]
 8005474:	ea42 0103 	orr.w	r1, r2, r3
 8005478:	9b06      	ldr	r3, [sp, #24]
 800547a:	4319      	orrs	r1, r3
 800547c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800547e:	d10d      	bne.n	800549c <_dtoa_r+0xa44>
 8005480:	2b39      	cmp	r3, #57	@ 0x39
 8005482:	d027      	beq.n	80054d4 <_dtoa_r+0xa7c>
 8005484:	9a04      	ldr	r2, [sp, #16]
 8005486:	2a00      	cmp	r2, #0
 8005488:	dd01      	ble.n	800548e <_dtoa_r+0xa36>
 800548a:	9b03      	ldr	r3, [sp, #12]
 800548c:	3331      	adds	r3, #49	@ 0x31
 800548e:	f88b 3000 	strb.w	r3, [fp]
 8005492:	e52e      	b.n	8004ef2 <_dtoa_r+0x49a>
 8005494:	4628      	mov	r0, r5
 8005496:	e7b9      	b.n	800540c <_dtoa_r+0x9b4>
 8005498:	2201      	movs	r2, #1
 800549a:	e7e2      	b.n	8005462 <_dtoa_r+0xa0a>
 800549c:	9904      	ldr	r1, [sp, #16]
 800549e:	2900      	cmp	r1, #0
 80054a0:	db04      	blt.n	80054ac <_dtoa_r+0xa54>
 80054a2:	9807      	ldr	r0, [sp, #28]
 80054a4:	4301      	orrs	r1, r0
 80054a6:	9806      	ldr	r0, [sp, #24]
 80054a8:	4301      	orrs	r1, r0
 80054aa:	d120      	bne.n	80054ee <_dtoa_r+0xa96>
 80054ac:	2a00      	cmp	r2, #0
 80054ae:	ddee      	ble.n	800548e <_dtoa_r+0xa36>
 80054b0:	9902      	ldr	r1, [sp, #8]
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	2201      	movs	r2, #1
 80054b6:	4648      	mov	r0, r9
 80054b8:	f000 fba4 	bl	8005c04 <__lshift>
 80054bc:	4621      	mov	r1, r4
 80054be:	9002      	str	r0, [sp, #8]
 80054c0:	f000 fc0c 	bl	8005cdc <__mcmp>
 80054c4:	2800      	cmp	r0, #0
 80054c6:	9b00      	ldr	r3, [sp, #0]
 80054c8:	dc02      	bgt.n	80054d0 <_dtoa_r+0xa78>
 80054ca:	d1e0      	bne.n	800548e <_dtoa_r+0xa36>
 80054cc:	07da      	lsls	r2, r3, #31
 80054ce:	d5de      	bpl.n	800548e <_dtoa_r+0xa36>
 80054d0:	2b39      	cmp	r3, #57	@ 0x39
 80054d2:	d1da      	bne.n	800548a <_dtoa_r+0xa32>
 80054d4:	2339      	movs	r3, #57	@ 0x39
 80054d6:	f88b 3000 	strb.w	r3, [fp]
 80054da:	4633      	mov	r3, r6
 80054dc:	461e      	mov	r6, r3
 80054de:	3b01      	subs	r3, #1
 80054e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80054e4:	2a39      	cmp	r2, #57	@ 0x39
 80054e6:	d04e      	beq.n	8005586 <_dtoa_r+0xb2e>
 80054e8:	3201      	adds	r2, #1
 80054ea:	701a      	strb	r2, [r3, #0]
 80054ec:	e501      	b.n	8004ef2 <_dtoa_r+0x49a>
 80054ee:	2a00      	cmp	r2, #0
 80054f0:	dd03      	ble.n	80054fa <_dtoa_r+0xaa2>
 80054f2:	2b39      	cmp	r3, #57	@ 0x39
 80054f4:	d0ee      	beq.n	80054d4 <_dtoa_r+0xa7c>
 80054f6:	3301      	adds	r3, #1
 80054f8:	e7c9      	b.n	800548e <_dtoa_r+0xa36>
 80054fa:	9a00      	ldr	r2, [sp, #0]
 80054fc:	9908      	ldr	r1, [sp, #32]
 80054fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005502:	428a      	cmp	r2, r1
 8005504:	d028      	beq.n	8005558 <_dtoa_r+0xb00>
 8005506:	9902      	ldr	r1, [sp, #8]
 8005508:	2300      	movs	r3, #0
 800550a:	220a      	movs	r2, #10
 800550c:	4648      	mov	r0, r9
 800550e:	f000 f9d5 	bl	80058bc <__multadd>
 8005512:	42af      	cmp	r7, r5
 8005514:	9002      	str	r0, [sp, #8]
 8005516:	f04f 0300 	mov.w	r3, #0
 800551a:	f04f 020a 	mov.w	r2, #10
 800551e:	4639      	mov	r1, r7
 8005520:	4648      	mov	r0, r9
 8005522:	d107      	bne.n	8005534 <_dtoa_r+0xadc>
 8005524:	f000 f9ca 	bl	80058bc <__multadd>
 8005528:	4607      	mov	r7, r0
 800552a:	4605      	mov	r5, r0
 800552c:	9b00      	ldr	r3, [sp, #0]
 800552e:	3301      	adds	r3, #1
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	e777      	b.n	8005424 <_dtoa_r+0x9cc>
 8005534:	f000 f9c2 	bl	80058bc <__multadd>
 8005538:	4629      	mov	r1, r5
 800553a:	4607      	mov	r7, r0
 800553c:	2300      	movs	r3, #0
 800553e:	220a      	movs	r2, #10
 8005540:	4648      	mov	r0, r9
 8005542:	f000 f9bb 	bl	80058bc <__multadd>
 8005546:	4605      	mov	r5, r0
 8005548:	e7f0      	b.n	800552c <_dtoa_r+0xad4>
 800554a:	f1bb 0f00 	cmp.w	fp, #0
 800554e:	bfcc      	ite	gt
 8005550:	465e      	movgt	r6, fp
 8005552:	2601      	movle	r6, #1
 8005554:	4456      	add	r6, sl
 8005556:	2700      	movs	r7, #0
 8005558:	9902      	ldr	r1, [sp, #8]
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	2201      	movs	r2, #1
 800555e:	4648      	mov	r0, r9
 8005560:	f000 fb50 	bl	8005c04 <__lshift>
 8005564:	4621      	mov	r1, r4
 8005566:	9002      	str	r0, [sp, #8]
 8005568:	f000 fbb8 	bl	8005cdc <__mcmp>
 800556c:	2800      	cmp	r0, #0
 800556e:	dcb4      	bgt.n	80054da <_dtoa_r+0xa82>
 8005570:	d102      	bne.n	8005578 <_dtoa_r+0xb20>
 8005572:	9b00      	ldr	r3, [sp, #0]
 8005574:	07db      	lsls	r3, r3, #31
 8005576:	d4b0      	bmi.n	80054da <_dtoa_r+0xa82>
 8005578:	4633      	mov	r3, r6
 800557a:	461e      	mov	r6, r3
 800557c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005580:	2a30      	cmp	r2, #48	@ 0x30
 8005582:	d0fa      	beq.n	800557a <_dtoa_r+0xb22>
 8005584:	e4b5      	b.n	8004ef2 <_dtoa_r+0x49a>
 8005586:	459a      	cmp	sl, r3
 8005588:	d1a8      	bne.n	80054dc <_dtoa_r+0xa84>
 800558a:	2331      	movs	r3, #49	@ 0x31
 800558c:	f108 0801 	add.w	r8, r8, #1
 8005590:	f88a 3000 	strb.w	r3, [sl]
 8005594:	e4ad      	b.n	8004ef2 <_dtoa_r+0x49a>
 8005596:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005598:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80055f4 <_dtoa_r+0xb9c>
 800559c:	b11b      	cbz	r3, 80055a6 <_dtoa_r+0xb4e>
 800559e:	f10a 0308 	add.w	r3, sl, #8
 80055a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	4650      	mov	r0, sl
 80055a8:	b017      	add	sp, #92	@ 0x5c
 80055aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055ae:	9b07      	ldr	r3, [sp, #28]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	f77f ae2e 	ble.w	8005212 <_dtoa_r+0x7ba>
 80055b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055b8:	9308      	str	r3, [sp, #32]
 80055ba:	2001      	movs	r0, #1
 80055bc:	e64d      	b.n	800525a <_dtoa_r+0x802>
 80055be:	f1bb 0f00 	cmp.w	fp, #0
 80055c2:	f77f aed9 	ble.w	8005378 <_dtoa_r+0x920>
 80055c6:	4656      	mov	r6, sl
 80055c8:	9802      	ldr	r0, [sp, #8]
 80055ca:	4621      	mov	r1, r4
 80055cc:	f7ff f9b9 	bl	8004942 <quorem>
 80055d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80055d4:	f806 3b01 	strb.w	r3, [r6], #1
 80055d8:	eba6 020a 	sub.w	r2, r6, sl
 80055dc:	4593      	cmp	fp, r2
 80055de:	ddb4      	ble.n	800554a <_dtoa_r+0xaf2>
 80055e0:	9902      	ldr	r1, [sp, #8]
 80055e2:	2300      	movs	r3, #0
 80055e4:	220a      	movs	r2, #10
 80055e6:	4648      	mov	r0, r9
 80055e8:	f000 f968 	bl	80058bc <__multadd>
 80055ec:	9002      	str	r0, [sp, #8]
 80055ee:	e7eb      	b.n	80055c8 <_dtoa_r+0xb70>
 80055f0:	080068cc 	.word	0x080068cc
 80055f4:	08006850 	.word	0x08006850

080055f8 <_free_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4605      	mov	r5, r0
 80055fc:	2900      	cmp	r1, #0
 80055fe:	d041      	beq.n	8005684 <_free_r+0x8c>
 8005600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005604:	1f0c      	subs	r4, r1, #4
 8005606:	2b00      	cmp	r3, #0
 8005608:	bfb8      	it	lt
 800560a:	18e4      	addlt	r4, r4, r3
 800560c:	f000 f8e8 	bl	80057e0 <__malloc_lock>
 8005610:	4a1d      	ldr	r2, [pc, #116]	@ (8005688 <_free_r+0x90>)
 8005612:	6813      	ldr	r3, [r2, #0]
 8005614:	b933      	cbnz	r3, 8005624 <_free_r+0x2c>
 8005616:	6063      	str	r3, [r4, #4]
 8005618:	6014      	str	r4, [r2, #0]
 800561a:	4628      	mov	r0, r5
 800561c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005620:	f000 b8e4 	b.w	80057ec <__malloc_unlock>
 8005624:	42a3      	cmp	r3, r4
 8005626:	d908      	bls.n	800563a <_free_r+0x42>
 8005628:	6820      	ldr	r0, [r4, #0]
 800562a:	1821      	adds	r1, r4, r0
 800562c:	428b      	cmp	r3, r1
 800562e:	bf01      	itttt	eq
 8005630:	6819      	ldreq	r1, [r3, #0]
 8005632:	685b      	ldreq	r3, [r3, #4]
 8005634:	1809      	addeq	r1, r1, r0
 8005636:	6021      	streq	r1, [r4, #0]
 8005638:	e7ed      	b.n	8005616 <_free_r+0x1e>
 800563a:	461a      	mov	r2, r3
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	b10b      	cbz	r3, 8005644 <_free_r+0x4c>
 8005640:	42a3      	cmp	r3, r4
 8005642:	d9fa      	bls.n	800563a <_free_r+0x42>
 8005644:	6811      	ldr	r1, [r2, #0]
 8005646:	1850      	adds	r0, r2, r1
 8005648:	42a0      	cmp	r0, r4
 800564a:	d10b      	bne.n	8005664 <_free_r+0x6c>
 800564c:	6820      	ldr	r0, [r4, #0]
 800564e:	4401      	add	r1, r0
 8005650:	1850      	adds	r0, r2, r1
 8005652:	4283      	cmp	r3, r0
 8005654:	6011      	str	r1, [r2, #0]
 8005656:	d1e0      	bne.n	800561a <_free_r+0x22>
 8005658:	6818      	ldr	r0, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	6053      	str	r3, [r2, #4]
 800565e:	4408      	add	r0, r1
 8005660:	6010      	str	r0, [r2, #0]
 8005662:	e7da      	b.n	800561a <_free_r+0x22>
 8005664:	d902      	bls.n	800566c <_free_r+0x74>
 8005666:	230c      	movs	r3, #12
 8005668:	602b      	str	r3, [r5, #0]
 800566a:	e7d6      	b.n	800561a <_free_r+0x22>
 800566c:	6820      	ldr	r0, [r4, #0]
 800566e:	1821      	adds	r1, r4, r0
 8005670:	428b      	cmp	r3, r1
 8005672:	bf04      	itt	eq
 8005674:	6819      	ldreq	r1, [r3, #0]
 8005676:	685b      	ldreq	r3, [r3, #4]
 8005678:	6063      	str	r3, [r4, #4]
 800567a:	bf04      	itt	eq
 800567c:	1809      	addeq	r1, r1, r0
 800567e:	6021      	streq	r1, [r4, #0]
 8005680:	6054      	str	r4, [r2, #4]
 8005682:	e7ca      	b.n	800561a <_free_r+0x22>
 8005684:	bd38      	pop	{r3, r4, r5, pc}
 8005686:	bf00      	nop
 8005688:	20000a84 	.word	0x20000a84

0800568c <malloc>:
 800568c:	4b02      	ldr	r3, [pc, #8]	@ (8005698 <malloc+0xc>)
 800568e:	4601      	mov	r1, r0
 8005690:	6818      	ldr	r0, [r3, #0]
 8005692:	f000 b825 	b.w	80056e0 <_malloc_r>
 8005696:	bf00      	nop
 8005698:	20000690 	.word	0x20000690

0800569c <sbrk_aligned>:
 800569c:	b570      	push	{r4, r5, r6, lr}
 800569e:	4e0f      	ldr	r6, [pc, #60]	@ (80056dc <sbrk_aligned+0x40>)
 80056a0:	460c      	mov	r4, r1
 80056a2:	6831      	ldr	r1, [r6, #0]
 80056a4:	4605      	mov	r5, r0
 80056a6:	b911      	cbnz	r1, 80056ae <sbrk_aligned+0x12>
 80056a8:	f000 fe92 	bl	80063d0 <_sbrk_r>
 80056ac:	6030      	str	r0, [r6, #0]
 80056ae:	4621      	mov	r1, r4
 80056b0:	4628      	mov	r0, r5
 80056b2:	f000 fe8d 	bl	80063d0 <_sbrk_r>
 80056b6:	1c43      	adds	r3, r0, #1
 80056b8:	d103      	bne.n	80056c2 <sbrk_aligned+0x26>
 80056ba:	f04f 34ff 	mov.w	r4, #4294967295
 80056be:	4620      	mov	r0, r4
 80056c0:	bd70      	pop	{r4, r5, r6, pc}
 80056c2:	1cc4      	adds	r4, r0, #3
 80056c4:	f024 0403 	bic.w	r4, r4, #3
 80056c8:	42a0      	cmp	r0, r4
 80056ca:	d0f8      	beq.n	80056be <sbrk_aligned+0x22>
 80056cc:	1a21      	subs	r1, r4, r0
 80056ce:	4628      	mov	r0, r5
 80056d0:	f000 fe7e 	bl	80063d0 <_sbrk_r>
 80056d4:	3001      	adds	r0, #1
 80056d6:	d1f2      	bne.n	80056be <sbrk_aligned+0x22>
 80056d8:	e7ef      	b.n	80056ba <sbrk_aligned+0x1e>
 80056da:	bf00      	nop
 80056dc:	20000a80 	.word	0x20000a80

080056e0 <_malloc_r>:
 80056e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056e4:	1ccd      	adds	r5, r1, #3
 80056e6:	f025 0503 	bic.w	r5, r5, #3
 80056ea:	3508      	adds	r5, #8
 80056ec:	2d0c      	cmp	r5, #12
 80056ee:	bf38      	it	cc
 80056f0:	250c      	movcc	r5, #12
 80056f2:	2d00      	cmp	r5, #0
 80056f4:	4606      	mov	r6, r0
 80056f6:	db01      	blt.n	80056fc <_malloc_r+0x1c>
 80056f8:	42a9      	cmp	r1, r5
 80056fa:	d904      	bls.n	8005706 <_malloc_r+0x26>
 80056fc:	230c      	movs	r3, #12
 80056fe:	6033      	str	r3, [r6, #0]
 8005700:	2000      	movs	r0, #0
 8005702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005706:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057dc <_malloc_r+0xfc>
 800570a:	f000 f869 	bl	80057e0 <__malloc_lock>
 800570e:	f8d8 3000 	ldr.w	r3, [r8]
 8005712:	461c      	mov	r4, r3
 8005714:	bb44      	cbnz	r4, 8005768 <_malloc_r+0x88>
 8005716:	4629      	mov	r1, r5
 8005718:	4630      	mov	r0, r6
 800571a:	f7ff ffbf 	bl	800569c <sbrk_aligned>
 800571e:	1c43      	adds	r3, r0, #1
 8005720:	4604      	mov	r4, r0
 8005722:	d158      	bne.n	80057d6 <_malloc_r+0xf6>
 8005724:	f8d8 4000 	ldr.w	r4, [r8]
 8005728:	4627      	mov	r7, r4
 800572a:	2f00      	cmp	r7, #0
 800572c:	d143      	bne.n	80057b6 <_malloc_r+0xd6>
 800572e:	2c00      	cmp	r4, #0
 8005730:	d04b      	beq.n	80057ca <_malloc_r+0xea>
 8005732:	6823      	ldr	r3, [r4, #0]
 8005734:	4639      	mov	r1, r7
 8005736:	4630      	mov	r0, r6
 8005738:	eb04 0903 	add.w	r9, r4, r3
 800573c:	f000 fe48 	bl	80063d0 <_sbrk_r>
 8005740:	4581      	cmp	r9, r0
 8005742:	d142      	bne.n	80057ca <_malloc_r+0xea>
 8005744:	6821      	ldr	r1, [r4, #0]
 8005746:	1a6d      	subs	r5, r5, r1
 8005748:	4629      	mov	r1, r5
 800574a:	4630      	mov	r0, r6
 800574c:	f7ff ffa6 	bl	800569c <sbrk_aligned>
 8005750:	3001      	adds	r0, #1
 8005752:	d03a      	beq.n	80057ca <_malloc_r+0xea>
 8005754:	6823      	ldr	r3, [r4, #0]
 8005756:	442b      	add	r3, r5
 8005758:	6023      	str	r3, [r4, #0]
 800575a:	f8d8 3000 	ldr.w	r3, [r8]
 800575e:	685a      	ldr	r2, [r3, #4]
 8005760:	bb62      	cbnz	r2, 80057bc <_malloc_r+0xdc>
 8005762:	f8c8 7000 	str.w	r7, [r8]
 8005766:	e00f      	b.n	8005788 <_malloc_r+0xa8>
 8005768:	6822      	ldr	r2, [r4, #0]
 800576a:	1b52      	subs	r2, r2, r5
 800576c:	d420      	bmi.n	80057b0 <_malloc_r+0xd0>
 800576e:	2a0b      	cmp	r2, #11
 8005770:	d917      	bls.n	80057a2 <_malloc_r+0xc2>
 8005772:	1961      	adds	r1, r4, r5
 8005774:	42a3      	cmp	r3, r4
 8005776:	6025      	str	r5, [r4, #0]
 8005778:	bf18      	it	ne
 800577a:	6059      	strne	r1, [r3, #4]
 800577c:	6863      	ldr	r3, [r4, #4]
 800577e:	bf08      	it	eq
 8005780:	f8c8 1000 	streq.w	r1, [r8]
 8005784:	5162      	str	r2, [r4, r5]
 8005786:	604b      	str	r3, [r1, #4]
 8005788:	4630      	mov	r0, r6
 800578a:	f000 f82f 	bl	80057ec <__malloc_unlock>
 800578e:	f104 000b 	add.w	r0, r4, #11
 8005792:	1d23      	adds	r3, r4, #4
 8005794:	f020 0007 	bic.w	r0, r0, #7
 8005798:	1ac2      	subs	r2, r0, r3
 800579a:	bf1c      	itt	ne
 800579c:	1a1b      	subne	r3, r3, r0
 800579e:	50a3      	strne	r3, [r4, r2]
 80057a0:	e7af      	b.n	8005702 <_malloc_r+0x22>
 80057a2:	6862      	ldr	r2, [r4, #4]
 80057a4:	42a3      	cmp	r3, r4
 80057a6:	bf0c      	ite	eq
 80057a8:	f8c8 2000 	streq.w	r2, [r8]
 80057ac:	605a      	strne	r2, [r3, #4]
 80057ae:	e7eb      	b.n	8005788 <_malloc_r+0xa8>
 80057b0:	4623      	mov	r3, r4
 80057b2:	6864      	ldr	r4, [r4, #4]
 80057b4:	e7ae      	b.n	8005714 <_malloc_r+0x34>
 80057b6:	463c      	mov	r4, r7
 80057b8:	687f      	ldr	r7, [r7, #4]
 80057ba:	e7b6      	b.n	800572a <_malloc_r+0x4a>
 80057bc:	461a      	mov	r2, r3
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	42a3      	cmp	r3, r4
 80057c2:	d1fb      	bne.n	80057bc <_malloc_r+0xdc>
 80057c4:	2300      	movs	r3, #0
 80057c6:	6053      	str	r3, [r2, #4]
 80057c8:	e7de      	b.n	8005788 <_malloc_r+0xa8>
 80057ca:	230c      	movs	r3, #12
 80057cc:	6033      	str	r3, [r6, #0]
 80057ce:	4630      	mov	r0, r6
 80057d0:	f000 f80c 	bl	80057ec <__malloc_unlock>
 80057d4:	e794      	b.n	8005700 <_malloc_r+0x20>
 80057d6:	6005      	str	r5, [r0, #0]
 80057d8:	e7d6      	b.n	8005788 <_malloc_r+0xa8>
 80057da:	bf00      	nop
 80057dc:	20000a84 	.word	0x20000a84

080057e0 <__malloc_lock>:
 80057e0:	4801      	ldr	r0, [pc, #4]	@ (80057e8 <__malloc_lock+0x8>)
 80057e2:	f7ff b89e 	b.w	8004922 <__retarget_lock_acquire_recursive>
 80057e6:	bf00      	nop
 80057e8:	20000a7c 	.word	0x20000a7c

080057ec <__malloc_unlock>:
 80057ec:	4801      	ldr	r0, [pc, #4]	@ (80057f4 <__malloc_unlock+0x8>)
 80057ee:	f7ff b899 	b.w	8004924 <__retarget_lock_release_recursive>
 80057f2:	bf00      	nop
 80057f4:	20000a7c 	.word	0x20000a7c

080057f8 <_Balloc>:
 80057f8:	b570      	push	{r4, r5, r6, lr}
 80057fa:	69c6      	ldr	r6, [r0, #28]
 80057fc:	4604      	mov	r4, r0
 80057fe:	460d      	mov	r5, r1
 8005800:	b976      	cbnz	r6, 8005820 <_Balloc+0x28>
 8005802:	2010      	movs	r0, #16
 8005804:	f7ff ff42 	bl	800568c <malloc>
 8005808:	4602      	mov	r2, r0
 800580a:	61e0      	str	r0, [r4, #28]
 800580c:	b920      	cbnz	r0, 8005818 <_Balloc+0x20>
 800580e:	4b18      	ldr	r3, [pc, #96]	@ (8005870 <_Balloc+0x78>)
 8005810:	4818      	ldr	r0, [pc, #96]	@ (8005874 <_Balloc+0x7c>)
 8005812:	216b      	movs	r1, #107	@ 0x6b
 8005814:	f000 fdec 	bl	80063f0 <__assert_func>
 8005818:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800581c:	6006      	str	r6, [r0, #0]
 800581e:	60c6      	str	r6, [r0, #12]
 8005820:	69e6      	ldr	r6, [r4, #28]
 8005822:	68f3      	ldr	r3, [r6, #12]
 8005824:	b183      	cbz	r3, 8005848 <_Balloc+0x50>
 8005826:	69e3      	ldr	r3, [r4, #28]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800582e:	b9b8      	cbnz	r0, 8005860 <_Balloc+0x68>
 8005830:	2101      	movs	r1, #1
 8005832:	fa01 f605 	lsl.w	r6, r1, r5
 8005836:	1d72      	adds	r2, r6, #5
 8005838:	0092      	lsls	r2, r2, #2
 800583a:	4620      	mov	r0, r4
 800583c:	f000 fdf6 	bl	800642c <_calloc_r>
 8005840:	b160      	cbz	r0, 800585c <_Balloc+0x64>
 8005842:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005846:	e00e      	b.n	8005866 <_Balloc+0x6e>
 8005848:	2221      	movs	r2, #33	@ 0x21
 800584a:	2104      	movs	r1, #4
 800584c:	4620      	mov	r0, r4
 800584e:	f000 fded 	bl	800642c <_calloc_r>
 8005852:	69e3      	ldr	r3, [r4, #28]
 8005854:	60f0      	str	r0, [r6, #12]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e4      	bne.n	8005826 <_Balloc+0x2e>
 800585c:	2000      	movs	r0, #0
 800585e:	bd70      	pop	{r4, r5, r6, pc}
 8005860:	6802      	ldr	r2, [r0, #0]
 8005862:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005866:	2300      	movs	r3, #0
 8005868:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800586c:	e7f7      	b.n	800585e <_Balloc+0x66>
 800586e:	bf00      	nop
 8005870:	0800685d 	.word	0x0800685d
 8005874:	080068dd 	.word	0x080068dd

08005878 <_Bfree>:
 8005878:	b570      	push	{r4, r5, r6, lr}
 800587a:	69c6      	ldr	r6, [r0, #28]
 800587c:	4605      	mov	r5, r0
 800587e:	460c      	mov	r4, r1
 8005880:	b976      	cbnz	r6, 80058a0 <_Bfree+0x28>
 8005882:	2010      	movs	r0, #16
 8005884:	f7ff ff02 	bl	800568c <malloc>
 8005888:	4602      	mov	r2, r0
 800588a:	61e8      	str	r0, [r5, #28]
 800588c:	b920      	cbnz	r0, 8005898 <_Bfree+0x20>
 800588e:	4b09      	ldr	r3, [pc, #36]	@ (80058b4 <_Bfree+0x3c>)
 8005890:	4809      	ldr	r0, [pc, #36]	@ (80058b8 <_Bfree+0x40>)
 8005892:	218f      	movs	r1, #143	@ 0x8f
 8005894:	f000 fdac 	bl	80063f0 <__assert_func>
 8005898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800589c:	6006      	str	r6, [r0, #0]
 800589e:	60c6      	str	r6, [r0, #12]
 80058a0:	b13c      	cbz	r4, 80058b2 <_Bfree+0x3a>
 80058a2:	69eb      	ldr	r3, [r5, #28]
 80058a4:	6862      	ldr	r2, [r4, #4]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058ac:	6021      	str	r1, [r4, #0]
 80058ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058b2:	bd70      	pop	{r4, r5, r6, pc}
 80058b4:	0800685d 	.word	0x0800685d
 80058b8:	080068dd 	.word	0x080068dd

080058bc <__multadd>:
 80058bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c0:	690d      	ldr	r5, [r1, #16]
 80058c2:	4607      	mov	r7, r0
 80058c4:	460c      	mov	r4, r1
 80058c6:	461e      	mov	r6, r3
 80058c8:	f101 0c14 	add.w	ip, r1, #20
 80058cc:	2000      	movs	r0, #0
 80058ce:	f8dc 3000 	ldr.w	r3, [ip]
 80058d2:	b299      	uxth	r1, r3
 80058d4:	fb02 6101 	mla	r1, r2, r1, r6
 80058d8:	0c1e      	lsrs	r6, r3, #16
 80058da:	0c0b      	lsrs	r3, r1, #16
 80058dc:	fb02 3306 	mla	r3, r2, r6, r3
 80058e0:	b289      	uxth	r1, r1
 80058e2:	3001      	adds	r0, #1
 80058e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80058e8:	4285      	cmp	r5, r0
 80058ea:	f84c 1b04 	str.w	r1, [ip], #4
 80058ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80058f2:	dcec      	bgt.n	80058ce <__multadd+0x12>
 80058f4:	b30e      	cbz	r6, 800593a <__multadd+0x7e>
 80058f6:	68a3      	ldr	r3, [r4, #8]
 80058f8:	42ab      	cmp	r3, r5
 80058fa:	dc19      	bgt.n	8005930 <__multadd+0x74>
 80058fc:	6861      	ldr	r1, [r4, #4]
 80058fe:	4638      	mov	r0, r7
 8005900:	3101      	adds	r1, #1
 8005902:	f7ff ff79 	bl	80057f8 <_Balloc>
 8005906:	4680      	mov	r8, r0
 8005908:	b928      	cbnz	r0, 8005916 <__multadd+0x5a>
 800590a:	4602      	mov	r2, r0
 800590c:	4b0c      	ldr	r3, [pc, #48]	@ (8005940 <__multadd+0x84>)
 800590e:	480d      	ldr	r0, [pc, #52]	@ (8005944 <__multadd+0x88>)
 8005910:	21ba      	movs	r1, #186	@ 0xba
 8005912:	f000 fd6d 	bl	80063f0 <__assert_func>
 8005916:	6922      	ldr	r2, [r4, #16]
 8005918:	3202      	adds	r2, #2
 800591a:	f104 010c 	add.w	r1, r4, #12
 800591e:	0092      	lsls	r2, r2, #2
 8005920:	300c      	adds	r0, #12
 8005922:	f7ff f800 	bl	8004926 <memcpy>
 8005926:	4621      	mov	r1, r4
 8005928:	4638      	mov	r0, r7
 800592a:	f7ff ffa5 	bl	8005878 <_Bfree>
 800592e:	4644      	mov	r4, r8
 8005930:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005934:	3501      	adds	r5, #1
 8005936:	615e      	str	r6, [r3, #20]
 8005938:	6125      	str	r5, [r4, #16]
 800593a:	4620      	mov	r0, r4
 800593c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005940:	080068cc 	.word	0x080068cc
 8005944:	080068dd 	.word	0x080068dd

08005948 <__hi0bits>:
 8005948:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800594c:	4603      	mov	r3, r0
 800594e:	bf36      	itet	cc
 8005950:	0403      	lslcc	r3, r0, #16
 8005952:	2000      	movcs	r0, #0
 8005954:	2010      	movcc	r0, #16
 8005956:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800595a:	bf3c      	itt	cc
 800595c:	021b      	lslcc	r3, r3, #8
 800595e:	3008      	addcc	r0, #8
 8005960:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005964:	bf3c      	itt	cc
 8005966:	011b      	lslcc	r3, r3, #4
 8005968:	3004      	addcc	r0, #4
 800596a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800596e:	bf3c      	itt	cc
 8005970:	009b      	lslcc	r3, r3, #2
 8005972:	3002      	addcc	r0, #2
 8005974:	2b00      	cmp	r3, #0
 8005976:	db05      	blt.n	8005984 <__hi0bits+0x3c>
 8005978:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800597c:	f100 0001 	add.w	r0, r0, #1
 8005980:	bf08      	it	eq
 8005982:	2020      	moveq	r0, #32
 8005984:	4770      	bx	lr

08005986 <__lo0bits>:
 8005986:	6803      	ldr	r3, [r0, #0]
 8005988:	4602      	mov	r2, r0
 800598a:	f013 0007 	ands.w	r0, r3, #7
 800598e:	d00b      	beq.n	80059a8 <__lo0bits+0x22>
 8005990:	07d9      	lsls	r1, r3, #31
 8005992:	d421      	bmi.n	80059d8 <__lo0bits+0x52>
 8005994:	0798      	lsls	r0, r3, #30
 8005996:	bf49      	itett	mi
 8005998:	085b      	lsrmi	r3, r3, #1
 800599a:	089b      	lsrpl	r3, r3, #2
 800599c:	2001      	movmi	r0, #1
 800599e:	6013      	strmi	r3, [r2, #0]
 80059a0:	bf5c      	itt	pl
 80059a2:	6013      	strpl	r3, [r2, #0]
 80059a4:	2002      	movpl	r0, #2
 80059a6:	4770      	bx	lr
 80059a8:	b299      	uxth	r1, r3
 80059aa:	b909      	cbnz	r1, 80059b0 <__lo0bits+0x2a>
 80059ac:	0c1b      	lsrs	r3, r3, #16
 80059ae:	2010      	movs	r0, #16
 80059b0:	b2d9      	uxtb	r1, r3
 80059b2:	b909      	cbnz	r1, 80059b8 <__lo0bits+0x32>
 80059b4:	3008      	adds	r0, #8
 80059b6:	0a1b      	lsrs	r3, r3, #8
 80059b8:	0719      	lsls	r1, r3, #28
 80059ba:	bf04      	itt	eq
 80059bc:	091b      	lsreq	r3, r3, #4
 80059be:	3004      	addeq	r0, #4
 80059c0:	0799      	lsls	r1, r3, #30
 80059c2:	bf04      	itt	eq
 80059c4:	089b      	lsreq	r3, r3, #2
 80059c6:	3002      	addeq	r0, #2
 80059c8:	07d9      	lsls	r1, r3, #31
 80059ca:	d403      	bmi.n	80059d4 <__lo0bits+0x4e>
 80059cc:	085b      	lsrs	r3, r3, #1
 80059ce:	f100 0001 	add.w	r0, r0, #1
 80059d2:	d003      	beq.n	80059dc <__lo0bits+0x56>
 80059d4:	6013      	str	r3, [r2, #0]
 80059d6:	4770      	bx	lr
 80059d8:	2000      	movs	r0, #0
 80059da:	4770      	bx	lr
 80059dc:	2020      	movs	r0, #32
 80059de:	4770      	bx	lr

080059e0 <__i2b>:
 80059e0:	b510      	push	{r4, lr}
 80059e2:	460c      	mov	r4, r1
 80059e4:	2101      	movs	r1, #1
 80059e6:	f7ff ff07 	bl	80057f8 <_Balloc>
 80059ea:	4602      	mov	r2, r0
 80059ec:	b928      	cbnz	r0, 80059fa <__i2b+0x1a>
 80059ee:	4b05      	ldr	r3, [pc, #20]	@ (8005a04 <__i2b+0x24>)
 80059f0:	4805      	ldr	r0, [pc, #20]	@ (8005a08 <__i2b+0x28>)
 80059f2:	f240 1145 	movw	r1, #325	@ 0x145
 80059f6:	f000 fcfb 	bl	80063f0 <__assert_func>
 80059fa:	2301      	movs	r3, #1
 80059fc:	6144      	str	r4, [r0, #20]
 80059fe:	6103      	str	r3, [r0, #16]
 8005a00:	bd10      	pop	{r4, pc}
 8005a02:	bf00      	nop
 8005a04:	080068cc 	.word	0x080068cc
 8005a08:	080068dd 	.word	0x080068dd

08005a0c <__multiply>:
 8005a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a10:	4617      	mov	r7, r2
 8005a12:	690a      	ldr	r2, [r1, #16]
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	bfa8      	it	ge
 8005a1a:	463b      	movge	r3, r7
 8005a1c:	4689      	mov	r9, r1
 8005a1e:	bfa4      	itt	ge
 8005a20:	460f      	movge	r7, r1
 8005a22:	4699      	movge	r9, r3
 8005a24:	693d      	ldr	r5, [r7, #16]
 8005a26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	6879      	ldr	r1, [r7, #4]
 8005a2e:	eb05 060a 	add.w	r6, r5, sl
 8005a32:	42b3      	cmp	r3, r6
 8005a34:	b085      	sub	sp, #20
 8005a36:	bfb8      	it	lt
 8005a38:	3101      	addlt	r1, #1
 8005a3a:	f7ff fedd 	bl	80057f8 <_Balloc>
 8005a3e:	b930      	cbnz	r0, 8005a4e <__multiply+0x42>
 8005a40:	4602      	mov	r2, r0
 8005a42:	4b41      	ldr	r3, [pc, #260]	@ (8005b48 <__multiply+0x13c>)
 8005a44:	4841      	ldr	r0, [pc, #260]	@ (8005b4c <__multiply+0x140>)
 8005a46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005a4a:	f000 fcd1 	bl	80063f0 <__assert_func>
 8005a4e:	f100 0414 	add.w	r4, r0, #20
 8005a52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005a56:	4623      	mov	r3, r4
 8005a58:	2200      	movs	r2, #0
 8005a5a:	4573      	cmp	r3, lr
 8005a5c:	d320      	bcc.n	8005aa0 <__multiply+0x94>
 8005a5e:	f107 0814 	add.w	r8, r7, #20
 8005a62:	f109 0114 	add.w	r1, r9, #20
 8005a66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005a6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005a6e:	9302      	str	r3, [sp, #8]
 8005a70:	1beb      	subs	r3, r5, r7
 8005a72:	3b15      	subs	r3, #21
 8005a74:	f023 0303 	bic.w	r3, r3, #3
 8005a78:	3304      	adds	r3, #4
 8005a7a:	3715      	adds	r7, #21
 8005a7c:	42bd      	cmp	r5, r7
 8005a7e:	bf38      	it	cc
 8005a80:	2304      	movcc	r3, #4
 8005a82:	9301      	str	r3, [sp, #4]
 8005a84:	9b02      	ldr	r3, [sp, #8]
 8005a86:	9103      	str	r1, [sp, #12]
 8005a88:	428b      	cmp	r3, r1
 8005a8a:	d80c      	bhi.n	8005aa6 <__multiply+0x9a>
 8005a8c:	2e00      	cmp	r6, #0
 8005a8e:	dd03      	ble.n	8005a98 <__multiply+0x8c>
 8005a90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d055      	beq.n	8005b44 <__multiply+0x138>
 8005a98:	6106      	str	r6, [r0, #16]
 8005a9a:	b005      	add	sp, #20
 8005a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa0:	f843 2b04 	str.w	r2, [r3], #4
 8005aa4:	e7d9      	b.n	8005a5a <__multiply+0x4e>
 8005aa6:	f8b1 a000 	ldrh.w	sl, [r1]
 8005aaa:	f1ba 0f00 	cmp.w	sl, #0
 8005aae:	d01f      	beq.n	8005af0 <__multiply+0xe4>
 8005ab0:	46c4      	mov	ip, r8
 8005ab2:	46a1      	mov	r9, r4
 8005ab4:	2700      	movs	r7, #0
 8005ab6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005aba:	f8d9 3000 	ldr.w	r3, [r9]
 8005abe:	fa1f fb82 	uxth.w	fp, r2
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	fb0a 330b 	mla	r3, sl, fp, r3
 8005ac8:	443b      	add	r3, r7
 8005aca:	f8d9 7000 	ldr.w	r7, [r9]
 8005ace:	0c12      	lsrs	r2, r2, #16
 8005ad0:	0c3f      	lsrs	r7, r7, #16
 8005ad2:	fb0a 7202 	mla	r2, sl, r2, r7
 8005ad6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ae0:	4565      	cmp	r5, ip
 8005ae2:	f849 3b04 	str.w	r3, [r9], #4
 8005ae6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005aea:	d8e4      	bhi.n	8005ab6 <__multiply+0xaa>
 8005aec:	9b01      	ldr	r3, [sp, #4]
 8005aee:	50e7      	str	r7, [r4, r3]
 8005af0:	9b03      	ldr	r3, [sp, #12]
 8005af2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005af6:	3104      	adds	r1, #4
 8005af8:	f1b9 0f00 	cmp.w	r9, #0
 8005afc:	d020      	beq.n	8005b40 <__multiply+0x134>
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	4647      	mov	r7, r8
 8005b02:	46a4      	mov	ip, r4
 8005b04:	f04f 0a00 	mov.w	sl, #0
 8005b08:	f8b7 b000 	ldrh.w	fp, [r7]
 8005b0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005b10:	fb09 220b 	mla	r2, r9, fp, r2
 8005b14:	4452      	add	r2, sl
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b1c:	f84c 3b04 	str.w	r3, [ip], #4
 8005b20:	f857 3b04 	ldr.w	r3, [r7], #4
 8005b24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b28:	f8bc 3000 	ldrh.w	r3, [ip]
 8005b2c:	fb09 330a 	mla	r3, r9, sl, r3
 8005b30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005b34:	42bd      	cmp	r5, r7
 8005b36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b3a:	d8e5      	bhi.n	8005b08 <__multiply+0xfc>
 8005b3c:	9a01      	ldr	r2, [sp, #4]
 8005b3e:	50a3      	str	r3, [r4, r2]
 8005b40:	3404      	adds	r4, #4
 8005b42:	e79f      	b.n	8005a84 <__multiply+0x78>
 8005b44:	3e01      	subs	r6, #1
 8005b46:	e7a1      	b.n	8005a8c <__multiply+0x80>
 8005b48:	080068cc 	.word	0x080068cc
 8005b4c:	080068dd 	.word	0x080068dd

08005b50 <__pow5mult>:
 8005b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b54:	4615      	mov	r5, r2
 8005b56:	f012 0203 	ands.w	r2, r2, #3
 8005b5a:	4607      	mov	r7, r0
 8005b5c:	460e      	mov	r6, r1
 8005b5e:	d007      	beq.n	8005b70 <__pow5mult+0x20>
 8005b60:	4c25      	ldr	r4, [pc, #148]	@ (8005bf8 <__pow5mult+0xa8>)
 8005b62:	3a01      	subs	r2, #1
 8005b64:	2300      	movs	r3, #0
 8005b66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b6a:	f7ff fea7 	bl	80058bc <__multadd>
 8005b6e:	4606      	mov	r6, r0
 8005b70:	10ad      	asrs	r5, r5, #2
 8005b72:	d03d      	beq.n	8005bf0 <__pow5mult+0xa0>
 8005b74:	69fc      	ldr	r4, [r7, #28]
 8005b76:	b97c      	cbnz	r4, 8005b98 <__pow5mult+0x48>
 8005b78:	2010      	movs	r0, #16
 8005b7a:	f7ff fd87 	bl	800568c <malloc>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	61f8      	str	r0, [r7, #28]
 8005b82:	b928      	cbnz	r0, 8005b90 <__pow5mult+0x40>
 8005b84:	4b1d      	ldr	r3, [pc, #116]	@ (8005bfc <__pow5mult+0xac>)
 8005b86:	481e      	ldr	r0, [pc, #120]	@ (8005c00 <__pow5mult+0xb0>)
 8005b88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b8c:	f000 fc30 	bl	80063f0 <__assert_func>
 8005b90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b94:	6004      	str	r4, [r0, #0]
 8005b96:	60c4      	str	r4, [r0, #12]
 8005b98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005b9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ba0:	b94c      	cbnz	r4, 8005bb6 <__pow5mult+0x66>
 8005ba2:	f240 2171 	movw	r1, #625	@ 0x271
 8005ba6:	4638      	mov	r0, r7
 8005ba8:	f7ff ff1a 	bl	80059e0 <__i2b>
 8005bac:	2300      	movs	r3, #0
 8005bae:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	6003      	str	r3, [r0, #0]
 8005bb6:	f04f 0900 	mov.w	r9, #0
 8005bba:	07eb      	lsls	r3, r5, #31
 8005bbc:	d50a      	bpl.n	8005bd4 <__pow5mult+0x84>
 8005bbe:	4631      	mov	r1, r6
 8005bc0:	4622      	mov	r2, r4
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	f7ff ff22 	bl	8005a0c <__multiply>
 8005bc8:	4631      	mov	r1, r6
 8005bca:	4680      	mov	r8, r0
 8005bcc:	4638      	mov	r0, r7
 8005bce:	f7ff fe53 	bl	8005878 <_Bfree>
 8005bd2:	4646      	mov	r6, r8
 8005bd4:	106d      	asrs	r5, r5, #1
 8005bd6:	d00b      	beq.n	8005bf0 <__pow5mult+0xa0>
 8005bd8:	6820      	ldr	r0, [r4, #0]
 8005bda:	b938      	cbnz	r0, 8005bec <__pow5mult+0x9c>
 8005bdc:	4622      	mov	r2, r4
 8005bde:	4621      	mov	r1, r4
 8005be0:	4638      	mov	r0, r7
 8005be2:	f7ff ff13 	bl	8005a0c <__multiply>
 8005be6:	6020      	str	r0, [r4, #0]
 8005be8:	f8c0 9000 	str.w	r9, [r0]
 8005bec:	4604      	mov	r4, r0
 8005bee:	e7e4      	b.n	8005bba <__pow5mult+0x6a>
 8005bf0:	4630      	mov	r0, r6
 8005bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bf6:	bf00      	nop
 8005bf8:	08006990 	.word	0x08006990
 8005bfc:	0800685d 	.word	0x0800685d
 8005c00:	080068dd 	.word	0x080068dd

08005c04 <__lshift>:
 8005c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c08:	460c      	mov	r4, r1
 8005c0a:	6849      	ldr	r1, [r1, #4]
 8005c0c:	6923      	ldr	r3, [r4, #16]
 8005c0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c12:	68a3      	ldr	r3, [r4, #8]
 8005c14:	4607      	mov	r7, r0
 8005c16:	4691      	mov	r9, r2
 8005c18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c1c:	f108 0601 	add.w	r6, r8, #1
 8005c20:	42b3      	cmp	r3, r6
 8005c22:	db0b      	blt.n	8005c3c <__lshift+0x38>
 8005c24:	4638      	mov	r0, r7
 8005c26:	f7ff fde7 	bl	80057f8 <_Balloc>
 8005c2a:	4605      	mov	r5, r0
 8005c2c:	b948      	cbnz	r0, 8005c42 <__lshift+0x3e>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	4b28      	ldr	r3, [pc, #160]	@ (8005cd4 <__lshift+0xd0>)
 8005c32:	4829      	ldr	r0, [pc, #164]	@ (8005cd8 <__lshift+0xd4>)
 8005c34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005c38:	f000 fbda 	bl	80063f0 <__assert_func>
 8005c3c:	3101      	adds	r1, #1
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	e7ee      	b.n	8005c20 <__lshift+0x1c>
 8005c42:	2300      	movs	r3, #0
 8005c44:	f100 0114 	add.w	r1, r0, #20
 8005c48:	f100 0210 	add.w	r2, r0, #16
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	4553      	cmp	r3, sl
 8005c50:	db33      	blt.n	8005cba <__lshift+0xb6>
 8005c52:	6920      	ldr	r0, [r4, #16]
 8005c54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c58:	f104 0314 	add.w	r3, r4, #20
 8005c5c:	f019 091f 	ands.w	r9, r9, #31
 8005c60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c68:	d02b      	beq.n	8005cc2 <__lshift+0xbe>
 8005c6a:	f1c9 0e20 	rsb	lr, r9, #32
 8005c6e:	468a      	mov	sl, r1
 8005c70:	2200      	movs	r2, #0
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	fa00 f009 	lsl.w	r0, r0, r9
 8005c78:	4310      	orrs	r0, r2
 8005c7a:	f84a 0b04 	str.w	r0, [sl], #4
 8005c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c82:	459c      	cmp	ip, r3
 8005c84:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c88:	d8f3      	bhi.n	8005c72 <__lshift+0x6e>
 8005c8a:	ebac 0304 	sub.w	r3, ip, r4
 8005c8e:	3b15      	subs	r3, #21
 8005c90:	f023 0303 	bic.w	r3, r3, #3
 8005c94:	3304      	adds	r3, #4
 8005c96:	f104 0015 	add.w	r0, r4, #21
 8005c9a:	4560      	cmp	r0, ip
 8005c9c:	bf88      	it	hi
 8005c9e:	2304      	movhi	r3, #4
 8005ca0:	50ca      	str	r2, [r1, r3]
 8005ca2:	b10a      	cbz	r2, 8005ca8 <__lshift+0xa4>
 8005ca4:	f108 0602 	add.w	r6, r8, #2
 8005ca8:	3e01      	subs	r6, #1
 8005caa:	4638      	mov	r0, r7
 8005cac:	612e      	str	r6, [r5, #16]
 8005cae:	4621      	mov	r1, r4
 8005cb0:	f7ff fde2 	bl	8005878 <_Bfree>
 8005cb4:	4628      	mov	r0, r5
 8005cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cba:	f842 0f04 	str.w	r0, [r2, #4]!
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	e7c5      	b.n	8005c4e <__lshift+0x4a>
 8005cc2:	3904      	subs	r1, #4
 8005cc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cc8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005ccc:	459c      	cmp	ip, r3
 8005cce:	d8f9      	bhi.n	8005cc4 <__lshift+0xc0>
 8005cd0:	e7ea      	b.n	8005ca8 <__lshift+0xa4>
 8005cd2:	bf00      	nop
 8005cd4:	080068cc 	.word	0x080068cc
 8005cd8:	080068dd 	.word	0x080068dd

08005cdc <__mcmp>:
 8005cdc:	690a      	ldr	r2, [r1, #16]
 8005cde:	4603      	mov	r3, r0
 8005ce0:	6900      	ldr	r0, [r0, #16]
 8005ce2:	1a80      	subs	r0, r0, r2
 8005ce4:	b530      	push	{r4, r5, lr}
 8005ce6:	d10e      	bne.n	8005d06 <__mcmp+0x2a>
 8005ce8:	3314      	adds	r3, #20
 8005cea:	3114      	adds	r1, #20
 8005cec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005cf0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005cf4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005cf8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cfc:	4295      	cmp	r5, r2
 8005cfe:	d003      	beq.n	8005d08 <__mcmp+0x2c>
 8005d00:	d205      	bcs.n	8005d0e <__mcmp+0x32>
 8005d02:	f04f 30ff 	mov.w	r0, #4294967295
 8005d06:	bd30      	pop	{r4, r5, pc}
 8005d08:	42a3      	cmp	r3, r4
 8005d0a:	d3f3      	bcc.n	8005cf4 <__mcmp+0x18>
 8005d0c:	e7fb      	b.n	8005d06 <__mcmp+0x2a>
 8005d0e:	2001      	movs	r0, #1
 8005d10:	e7f9      	b.n	8005d06 <__mcmp+0x2a>
	...

08005d14 <__mdiff>:
 8005d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d18:	4689      	mov	r9, r1
 8005d1a:	4606      	mov	r6, r0
 8005d1c:	4611      	mov	r1, r2
 8005d1e:	4648      	mov	r0, r9
 8005d20:	4614      	mov	r4, r2
 8005d22:	f7ff ffdb 	bl	8005cdc <__mcmp>
 8005d26:	1e05      	subs	r5, r0, #0
 8005d28:	d112      	bne.n	8005d50 <__mdiff+0x3c>
 8005d2a:	4629      	mov	r1, r5
 8005d2c:	4630      	mov	r0, r6
 8005d2e:	f7ff fd63 	bl	80057f8 <_Balloc>
 8005d32:	4602      	mov	r2, r0
 8005d34:	b928      	cbnz	r0, 8005d42 <__mdiff+0x2e>
 8005d36:	4b3f      	ldr	r3, [pc, #252]	@ (8005e34 <__mdiff+0x120>)
 8005d38:	f240 2137 	movw	r1, #567	@ 0x237
 8005d3c:	483e      	ldr	r0, [pc, #248]	@ (8005e38 <__mdiff+0x124>)
 8005d3e:	f000 fb57 	bl	80063f0 <__assert_func>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d48:	4610      	mov	r0, r2
 8005d4a:	b003      	add	sp, #12
 8005d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d50:	bfbc      	itt	lt
 8005d52:	464b      	movlt	r3, r9
 8005d54:	46a1      	movlt	r9, r4
 8005d56:	4630      	mov	r0, r6
 8005d58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d5c:	bfba      	itte	lt
 8005d5e:	461c      	movlt	r4, r3
 8005d60:	2501      	movlt	r5, #1
 8005d62:	2500      	movge	r5, #0
 8005d64:	f7ff fd48 	bl	80057f8 <_Balloc>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	b918      	cbnz	r0, 8005d74 <__mdiff+0x60>
 8005d6c:	4b31      	ldr	r3, [pc, #196]	@ (8005e34 <__mdiff+0x120>)
 8005d6e:	f240 2145 	movw	r1, #581	@ 0x245
 8005d72:	e7e3      	b.n	8005d3c <__mdiff+0x28>
 8005d74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d78:	6926      	ldr	r6, [r4, #16]
 8005d7a:	60c5      	str	r5, [r0, #12]
 8005d7c:	f109 0310 	add.w	r3, r9, #16
 8005d80:	f109 0514 	add.w	r5, r9, #20
 8005d84:	f104 0e14 	add.w	lr, r4, #20
 8005d88:	f100 0b14 	add.w	fp, r0, #20
 8005d8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005d90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005d94:	9301      	str	r3, [sp, #4]
 8005d96:	46d9      	mov	r9, fp
 8005d98:	f04f 0c00 	mov.w	ip, #0
 8005d9c:	9b01      	ldr	r3, [sp, #4]
 8005d9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005da2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005da6:	9301      	str	r3, [sp, #4]
 8005da8:	fa1f f38a 	uxth.w	r3, sl
 8005dac:	4619      	mov	r1, r3
 8005dae:	b283      	uxth	r3, r0
 8005db0:	1acb      	subs	r3, r1, r3
 8005db2:	0c00      	lsrs	r0, r0, #16
 8005db4:	4463      	add	r3, ip
 8005db6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005dba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005dc4:	4576      	cmp	r6, lr
 8005dc6:	f849 3b04 	str.w	r3, [r9], #4
 8005dca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dce:	d8e5      	bhi.n	8005d9c <__mdiff+0x88>
 8005dd0:	1b33      	subs	r3, r6, r4
 8005dd2:	3b15      	subs	r3, #21
 8005dd4:	f023 0303 	bic.w	r3, r3, #3
 8005dd8:	3415      	adds	r4, #21
 8005dda:	3304      	adds	r3, #4
 8005ddc:	42a6      	cmp	r6, r4
 8005dde:	bf38      	it	cc
 8005de0:	2304      	movcc	r3, #4
 8005de2:	441d      	add	r5, r3
 8005de4:	445b      	add	r3, fp
 8005de6:	461e      	mov	r6, r3
 8005de8:	462c      	mov	r4, r5
 8005dea:	4544      	cmp	r4, r8
 8005dec:	d30e      	bcc.n	8005e0c <__mdiff+0xf8>
 8005dee:	f108 0103 	add.w	r1, r8, #3
 8005df2:	1b49      	subs	r1, r1, r5
 8005df4:	f021 0103 	bic.w	r1, r1, #3
 8005df8:	3d03      	subs	r5, #3
 8005dfa:	45a8      	cmp	r8, r5
 8005dfc:	bf38      	it	cc
 8005dfe:	2100      	movcc	r1, #0
 8005e00:	440b      	add	r3, r1
 8005e02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e06:	b191      	cbz	r1, 8005e2e <__mdiff+0x11a>
 8005e08:	6117      	str	r7, [r2, #16]
 8005e0a:	e79d      	b.n	8005d48 <__mdiff+0x34>
 8005e0c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e10:	46e6      	mov	lr, ip
 8005e12:	0c08      	lsrs	r0, r1, #16
 8005e14:	fa1c fc81 	uxtah	ip, ip, r1
 8005e18:	4471      	add	r1, lr
 8005e1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005e1e:	b289      	uxth	r1, r1
 8005e20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005e24:	f846 1b04 	str.w	r1, [r6], #4
 8005e28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e2c:	e7dd      	b.n	8005dea <__mdiff+0xd6>
 8005e2e:	3f01      	subs	r7, #1
 8005e30:	e7e7      	b.n	8005e02 <__mdiff+0xee>
 8005e32:	bf00      	nop
 8005e34:	080068cc 	.word	0x080068cc
 8005e38:	080068dd 	.word	0x080068dd

08005e3c <__d2b>:
 8005e3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e40:	460f      	mov	r7, r1
 8005e42:	2101      	movs	r1, #1
 8005e44:	ec59 8b10 	vmov	r8, r9, d0
 8005e48:	4616      	mov	r6, r2
 8005e4a:	f7ff fcd5 	bl	80057f8 <_Balloc>
 8005e4e:	4604      	mov	r4, r0
 8005e50:	b930      	cbnz	r0, 8005e60 <__d2b+0x24>
 8005e52:	4602      	mov	r2, r0
 8005e54:	4b23      	ldr	r3, [pc, #140]	@ (8005ee4 <__d2b+0xa8>)
 8005e56:	4824      	ldr	r0, [pc, #144]	@ (8005ee8 <__d2b+0xac>)
 8005e58:	f240 310f 	movw	r1, #783	@ 0x30f
 8005e5c:	f000 fac8 	bl	80063f0 <__assert_func>
 8005e60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e68:	b10d      	cbz	r5, 8005e6e <__d2b+0x32>
 8005e6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e6e:	9301      	str	r3, [sp, #4]
 8005e70:	f1b8 0300 	subs.w	r3, r8, #0
 8005e74:	d023      	beq.n	8005ebe <__d2b+0x82>
 8005e76:	4668      	mov	r0, sp
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	f7ff fd84 	bl	8005986 <__lo0bits>
 8005e7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005e82:	b1d0      	cbz	r0, 8005eba <__d2b+0x7e>
 8005e84:	f1c0 0320 	rsb	r3, r0, #32
 8005e88:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	40c2      	lsrs	r2, r0
 8005e90:	6163      	str	r3, [r4, #20]
 8005e92:	9201      	str	r2, [sp, #4]
 8005e94:	9b01      	ldr	r3, [sp, #4]
 8005e96:	61a3      	str	r3, [r4, #24]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	bf0c      	ite	eq
 8005e9c:	2201      	moveq	r2, #1
 8005e9e:	2202      	movne	r2, #2
 8005ea0:	6122      	str	r2, [r4, #16]
 8005ea2:	b1a5      	cbz	r5, 8005ece <__d2b+0x92>
 8005ea4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ea8:	4405      	add	r5, r0
 8005eaa:	603d      	str	r5, [r7, #0]
 8005eac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005eb0:	6030      	str	r0, [r6, #0]
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	b003      	add	sp, #12
 8005eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005eba:	6161      	str	r1, [r4, #20]
 8005ebc:	e7ea      	b.n	8005e94 <__d2b+0x58>
 8005ebe:	a801      	add	r0, sp, #4
 8005ec0:	f7ff fd61 	bl	8005986 <__lo0bits>
 8005ec4:	9b01      	ldr	r3, [sp, #4]
 8005ec6:	6163      	str	r3, [r4, #20]
 8005ec8:	3020      	adds	r0, #32
 8005eca:	2201      	movs	r2, #1
 8005ecc:	e7e8      	b.n	8005ea0 <__d2b+0x64>
 8005ece:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ed2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005ed6:	6038      	str	r0, [r7, #0]
 8005ed8:	6918      	ldr	r0, [r3, #16]
 8005eda:	f7ff fd35 	bl	8005948 <__hi0bits>
 8005ede:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005ee2:	e7e5      	b.n	8005eb0 <__d2b+0x74>
 8005ee4:	080068cc 	.word	0x080068cc
 8005ee8:	080068dd 	.word	0x080068dd

08005eec <__sfputc_r>:
 8005eec:	6893      	ldr	r3, [r2, #8]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	b410      	push	{r4}
 8005ef4:	6093      	str	r3, [r2, #8]
 8005ef6:	da08      	bge.n	8005f0a <__sfputc_r+0x1e>
 8005ef8:	6994      	ldr	r4, [r2, #24]
 8005efa:	42a3      	cmp	r3, r4
 8005efc:	db01      	blt.n	8005f02 <__sfputc_r+0x16>
 8005efe:	290a      	cmp	r1, #10
 8005f00:	d103      	bne.n	8005f0a <__sfputc_r+0x1e>
 8005f02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f06:	f7fe bbfa 	b.w	80046fe <__swbuf_r>
 8005f0a:	6813      	ldr	r3, [r2, #0]
 8005f0c:	1c58      	adds	r0, r3, #1
 8005f0e:	6010      	str	r0, [r2, #0]
 8005f10:	7019      	strb	r1, [r3, #0]
 8005f12:	4608      	mov	r0, r1
 8005f14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <__sfputs_r>:
 8005f1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1c:	4606      	mov	r6, r0
 8005f1e:	460f      	mov	r7, r1
 8005f20:	4614      	mov	r4, r2
 8005f22:	18d5      	adds	r5, r2, r3
 8005f24:	42ac      	cmp	r4, r5
 8005f26:	d101      	bne.n	8005f2c <__sfputs_r+0x12>
 8005f28:	2000      	movs	r0, #0
 8005f2a:	e007      	b.n	8005f3c <__sfputs_r+0x22>
 8005f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f30:	463a      	mov	r2, r7
 8005f32:	4630      	mov	r0, r6
 8005f34:	f7ff ffda 	bl	8005eec <__sfputc_r>
 8005f38:	1c43      	adds	r3, r0, #1
 8005f3a:	d1f3      	bne.n	8005f24 <__sfputs_r+0xa>
 8005f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f40 <_vfiprintf_r>:
 8005f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f44:	460d      	mov	r5, r1
 8005f46:	b09d      	sub	sp, #116	@ 0x74
 8005f48:	4614      	mov	r4, r2
 8005f4a:	4698      	mov	r8, r3
 8005f4c:	4606      	mov	r6, r0
 8005f4e:	b118      	cbz	r0, 8005f58 <_vfiprintf_r+0x18>
 8005f50:	6a03      	ldr	r3, [r0, #32]
 8005f52:	b90b      	cbnz	r3, 8005f58 <_vfiprintf_r+0x18>
 8005f54:	f7fe faea 	bl	800452c <__sinit>
 8005f58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f5a:	07d9      	lsls	r1, r3, #31
 8005f5c:	d405      	bmi.n	8005f6a <_vfiprintf_r+0x2a>
 8005f5e:	89ab      	ldrh	r3, [r5, #12]
 8005f60:	059a      	lsls	r2, r3, #22
 8005f62:	d402      	bmi.n	8005f6a <_vfiprintf_r+0x2a>
 8005f64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f66:	f7fe fcdc 	bl	8004922 <__retarget_lock_acquire_recursive>
 8005f6a:	89ab      	ldrh	r3, [r5, #12]
 8005f6c:	071b      	lsls	r3, r3, #28
 8005f6e:	d501      	bpl.n	8005f74 <_vfiprintf_r+0x34>
 8005f70:	692b      	ldr	r3, [r5, #16]
 8005f72:	b99b      	cbnz	r3, 8005f9c <_vfiprintf_r+0x5c>
 8005f74:	4629      	mov	r1, r5
 8005f76:	4630      	mov	r0, r6
 8005f78:	f7fe fc00 	bl	800477c <__swsetup_r>
 8005f7c:	b170      	cbz	r0, 8005f9c <_vfiprintf_r+0x5c>
 8005f7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f80:	07dc      	lsls	r4, r3, #31
 8005f82:	d504      	bpl.n	8005f8e <_vfiprintf_r+0x4e>
 8005f84:	f04f 30ff 	mov.w	r0, #4294967295
 8005f88:	b01d      	add	sp, #116	@ 0x74
 8005f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f8e:	89ab      	ldrh	r3, [r5, #12]
 8005f90:	0598      	lsls	r0, r3, #22
 8005f92:	d4f7      	bmi.n	8005f84 <_vfiprintf_r+0x44>
 8005f94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f96:	f7fe fcc5 	bl	8004924 <__retarget_lock_release_recursive>
 8005f9a:	e7f3      	b.n	8005f84 <_vfiprintf_r+0x44>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fa0:	2320      	movs	r3, #32
 8005fa2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005faa:	2330      	movs	r3, #48	@ 0x30
 8005fac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800615c <_vfiprintf_r+0x21c>
 8005fb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fb4:	f04f 0901 	mov.w	r9, #1
 8005fb8:	4623      	mov	r3, r4
 8005fba:	469a      	mov	sl, r3
 8005fbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fc0:	b10a      	cbz	r2, 8005fc6 <_vfiprintf_r+0x86>
 8005fc2:	2a25      	cmp	r2, #37	@ 0x25
 8005fc4:	d1f9      	bne.n	8005fba <_vfiprintf_r+0x7a>
 8005fc6:	ebba 0b04 	subs.w	fp, sl, r4
 8005fca:	d00b      	beq.n	8005fe4 <_vfiprintf_r+0xa4>
 8005fcc:	465b      	mov	r3, fp
 8005fce:	4622      	mov	r2, r4
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	f7ff ffa1 	bl	8005f1a <__sfputs_r>
 8005fd8:	3001      	adds	r0, #1
 8005fda:	f000 80a7 	beq.w	800612c <_vfiprintf_r+0x1ec>
 8005fde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fe0:	445a      	add	r2, fp
 8005fe2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fe4:	f89a 3000 	ldrb.w	r3, [sl]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f000 809f 	beq.w	800612c <_vfiprintf_r+0x1ec>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ff8:	f10a 0a01 	add.w	sl, sl, #1
 8005ffc:	9304      	str	r3, [sp, #16]
 8005ffe:	9307      	str	r3, [sp, #28]
 8006000:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006004:	931a      	str	r3, [sp, #104]	@ 0x68
 8006006:	4654      	mov	r4, sl
 8006008:	2205      	movs	r2, #5
 800600a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800600e:	4853      	ldr	r0, [pc, #332]	@ (800615c <_vfiprintf_r+0x21c>)
 8006010:	f7fa f8de 	bl	80001d0 <memchr>
 8006014:	9a04      	ldr	r2, [sp, #16]
 8006016:	b9d8      	cbnz	r0, 8006050 <_vfiprintf_r+0x110>
 8006018:	06d1      	lsls	r1, r2, #27
 800601a:	bf44      	itt	mi
 800601c:	2320      	movmi	r3, #32
 800601e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006022:	0713      	lsls	r3, r2, #28
 8006024:	bf44      	itt	mi
 8006026:	232b      	movmi	r3, #43	@ 0x2b
 8006028:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800602c:	f89a 3000 	ldrb.w	r3, [sl]
 8006030:	2b2a      	cmp	r3, #42	@ 0x2a
 8006032:	d015      	beq.n	8006060 <_vfiprintf_r+0x120>
 8006034:	9a07      	ldr	r2, [sp, #28]
 8006036:	4654      	mov	r4, sl
 8006038:	2000      	movs	r0, #0
 800603a:	f04f 0c0a 	mov.w	ip, #10
 800603e:	4621      	mov	r1, r4
 8006040:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006044:	3b30      	subs	r3, #48	@ 0x30
 8006046:	2b09      	cmp	r3, #9
 8006048:	d94b      	bls.n	80060e2 <_vfiprintf_r+0x1a2>
 800604a:	b1b0      	cbz	r0, 800607a <_vfiprintf_r+0x13a>
 800604c:	9207      	str	r2, [sp, #28]
 800604e:	e014      	b.n	800607a <_vfiprintf_r+0x13a>
 8006050:	eba0 0308 	sub.w	r3, r0, r8
 8006054:	fa09 f303 	lsl.w	r3, r9, r3
 8006058:	4313      	orrs	r3, r2
 800605a:	9304      	str	r3, [sp, #16]
 800605c:	46a2      	mov	sl, r4
 800605e:	e7d2      	b.n	8006006 <_vfiprintf_r+0xc6>
 8006060:	9b03      	ldr	r3, [sp, #12]
 8006062:	1d19      	adds	r1, r3, #4
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	9103      	str	r1, [sp, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	bfbb      	ittet	lt
 800606c:	425b      	neglt	r3, r3
 800606e:	f042 0202 	orrlt.w	r2, r2, #2
 8006072:	9307      	strge	r3, [sp, #28]
 8006074:	9307      	strlt	r3, [sp, #28]
 8006076:	bfb8      	it	lt
 8006078:	9204      	strlt	r2, [sp, #16]
 800607a:	7823      	ldrb	r3, [r4, #0]
 800607c:	2b2e      	cmp	r3, #46	@ 0x2e
 800607e:	d10a      	bne.n	8006096 <_vfiprintf_r+0x156>
 8006080:	7863      	ldrb	r3, [r4, #1]
 8006082:	2b2a      	cmp	r3, #42	@ 0x2a
 8006084:	d132      	bne.n	80060ec <_vfiprintf_r+0x1ac>
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	1d1a      	adds	r2, r3, #4
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	9203      	str	r2, [sp, #12]
 800608e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006092:	3402      	adds	r4, #2
 8006094:	9305      	str	r3, [sp, #20]
 8006096:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800616c <_vfiprintf_r+0x22c>
 800609a:	7821      	ldrb	r1, [r4, #0]
 800609c:	2203      	movs	r2, #3
 800609e:	4650      	mov	r0, sl
 80060a0:	f7fa f896 	bl	80001d0 <memchr>
 80060a4:	b138      	cbz	r0, 80060b6 <_vfiprintf_r+0x176>
 80060a6:	9b04      	ldr	r3, [sp, #16]
 80060a8:	eba0 000a 	sub.w	r0, r0, sl
 80060ac:	2240      	movs	r2, #64	@ 0x40
 80060ae:	4082      	lsls	r2, r0
 80060b0:	4313      	orrs	r3, r2
 80060b2:	3401      	adds	r4, #1
 80060b4:	9304      	str	r3, [sp, #16]
 80060b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ba:	4829      	ldr	r0, [pc, #164]	@ (8006160 <_vfiprintf_r+0x220>)
 80060bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060c0:	2206      	movs	r2, #6
 80060c2:	f7fa f885 	bl	80001d0 <memchr>
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d03f      	beq.n	800614a <_vfiprintf_r+0x20a>
 80060ca:	4b26      	ldr	r3, [pc, #152]	@ (8006164 <_vfiprintf_r+0x224>)
 80060cc:	bb1b      	cbnz	r3, 8006116 <_vfiprintf_r+0x1d6>
 80060ce:	9b03      	ldr	r3, [sp, #12]
 80060d0:	3307      	adds	r3, #7
 80060d2:	f023 0307 	bic.w	r3, r3, #7
 80060d6:	3308      	adds	r3, #8
 80060d8:	9303      	str	r3, [sp, #12]
 80060da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060dc:	443b      	add	r3, r7
 80060de:	9309      	str	r3, [sp, #36]	@ 0x24
 80060e0:	e76a      	b.n	8005fb8 <_vfiprintf_r+0x78>
 80060e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80060e6:	460c      	mov	r4, r1
 80060e8:	2001      	movs	r0, #1
 80060ea:	e7a8      	b.n	800603e <_vfiprintf_r+0xfe>
 80060ec:	2300      	movs	r3, #0
 80060ee:	3401      	adds	r4, #1
 80060f0:	9305      	str	r3, [sp, #20]
 80060f2:	4619      	mov	r1, r3
 80060f4:	f04f 0c0a 	mov.w	ip, #10
 80060f8:	4620      	mov	r0, r4
 80060fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060fe:	3a30      	subs	r2, #48	@ 0x30
 8006100:	2a09      	cmp	r2, #9
 8006102:	d903      	bls.n	800610c <_vfiprintf_r+0x1cc>
 8006104:	2b00      	cmp	r3, #0
 8006106:	d0c6      	beq.n	8006096 <_vfiprintf_r+0x156>
 8006108:	9105      	str	r1, [sp, #20]
 800610a:	e7c4      	b.n	8006096 <_vfiprintf_r+0x156>
 800610c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006110:	4604      	mov	r4, r0
 8006112:	2301      	movs	r3, #1
 8006114:	e7f0      	b.n	80060f8 <_vfiprintf_r+0x1b8>
 8006116:	ab03      	add	r3, sp, #12
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	462a      	mov	r2, r5
 800611c:	4b12      	ldr	r3, [pc, #72]	@ (8006168 <_vfiprintf_r+0x228>)
 800611e:	a904      	add	r1, sp, #16
 8006120:	4630      	mov	r0, r6
 8006122:	f7fd fdc1 	bl	8003ca8 <_printf_float>
 8006126:	4607      	mov	r7, r0
 8006128:	1c78      	adds	r0, r7, #1
 800612a:	d1d6      	bne.n	80060da <_vfiprintf_r+0x19a>
 800612c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800612e:	07d9      	lsls	r1, r3, #31
 8006130:	d405      	bmi.n	800613e <_vfiprintf_r+0x1fe>
 8006132:	89ab      	ldrh	r3, [r5, #12]
 8006134:	059a      	lsls	r2, r3, #22
 8006136:	d402      	bmi.n	800613e <_vfiprintf_r+0x1fe>
 8006138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800613a:	f7fe fbf3 	bl	8004924 <__retarget_lock_release_recursive>
 800613e:	89ab      	ldrh	r3, [r5, #12]
 8006140:	065b      	lsls	r3, r3, #25
 8006142:	f53f af1f 	bmi.w	8005f84 <_vfiprintf_r+0x44>
 8006146:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006148:	e71e      	b.n	8005f88 <_vfiprintf_r+0x48>
 800614a:	ab03      	add	r3, sp, #12
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	462a      	mov	r2, r5
 8006150:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <_vfiprintf_r+0x228>)
 8006152:	a904      	add	r1, sp, #16
 8006154:	4630      	mov	r0, r6
 8006156:	f7fe f83f 	bl	80041d8 <_printf_i>
 800615a:	e7e4      	b.n	8006126 <_vfiprintf_r+0x1e6>
 800615c:	08006936 	.word	0x08006936
 8006160:	08006940 	.word	0x08006940
 8006164:	08003ca9 	.word	0x08003ca9
 8006168:	08005f1b 	.word	0x08005f1b
 800616c:	0800693c 	.word	0x0800693c

08006170 <__sflush_r>:
 8006170:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006178:	0716      	lsls	r6, r2, #28
 800617a:	4605      	mov	r5, r0
 800617c:	460c      	mov	r4, r1
 800617e:	d454      	bmi.n	800622a <__sflush_r+0xba>
 8006180:	684b      	ldr	r3, [r1, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	dc02      	bgt.n	800618c <__sflush_r+0x1c>
 8006186:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006188:	2b00      	cmp	r3, #0
 800618a:	dd48      	ble.n	800621e <__sflush_r+0xae>
 800618c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800618e:	2e00      	cmp	r6, #0
 8006190:	d045      	beq.n	800621e <__sflush_r+0xae>
 8006192:	2300      	movs	r3, #0
 8006194:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006198:	682f      	ldr	r7, [r5, #0]
 800619a:	6a21      	ldr	r1, [r4, #32]
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	d030      	beq.n	8006202 <__sflush_r+0x92>
 80061a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80061a2:	89a3      	ldrh	r3, [r4, #12]
 80061a4:	0759      	lsls	r1, r3, #29
 80061a6:	d505      	bpl.n	80061b4 <__sflush_r+0x44>
 80061a8:	6863      	ldr	r3, [r4, #4]
 80061aa:	1ad2      	subs	r2, r2, r3
 80061ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80061ae:	b10b      	cbz	r3, 80061b4 <__sflush_r+0x44>
 80061b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80061b2:	1ad2      	subs	r2, r2, r3
 80061b4:	2300      	movs	r3, #0
 80061b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061b8:	6a21      	ldr	r1, [r4, #32]
 80061ba:	4628      	mov	r0, r5
 80061bc:	47b0      	blx	r6
 80061be:	1c43      	adds	r3, r0, #1
 80061c0:	89a3      	ldrh	r3, [r4, #12]
 80061c2:	d106      	bne.n	80061d2 <__sflush_r+0x62>
 80061c4:	6829      	ldr	r1, [r5, #0]
 80061c6:	291d      	cmp	r1, #29
 80061c8:	d82b      	bhi.n	8006222 <__sflush_r+0xb2>
 80061ca:	4a2a      	ldr	r2, [pc, #168]	@ (8006274 <__sflush_r+0x104>)
 80061cc:	40ca      	lsrs	r2, r1
 80061ce:	07d6      	lsls	r6, r2, #31
 80061d0:	d527      	bpl.n	8006222 <__sflush_r+0xb2>
 80061d2:	2200      	movs	r2, #0
 80061d4:	6062      	str	r2, [r4, #4]
 80061d6:	04d9      	lsls	r1, r3, #19
 80061d8:	6922      	ldr	r2, [r4, #16]
 80061da:	6022      	str	r2, [r4, #0]
 80061dc:	d504      	bpl.n	80061e8 <__sflush_r+0x78>
 80061de:	1c42      	adds	r2, r0, #1
 80061e0:	d101      	bne.n	80061e6 <__sflush_r+0x76>
 80061e2:	682b      	ldr	r3, [r5, #0]
 80061e4:	b903      	cbnz	r3, 80061e8 <__sflush_r+0x78>
 80061e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80061e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061ea:	602f      	str	r7, [r5, #0]
 80061ec:	b1b9      	cbz	r1, 800621e <__sflush_r+0xae>
 80061ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061f2:	4299      	cmp	r1, r3
 80061f4:	d002      	beq.n	80061fc <__sflush_r+0x8c>
 80061f6:	4628      	mov	r0, r5
 80061f8:	f7ff f9fe 	bl	80055f8 <_free_r>
 80061fc:	2300      	movs	r3, #0
 80061fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006200:	e00d      	b.n	800621e <__sflush_r+0xae>
 8006202:	2301      	movs	r3, #1
 8006204:	4628      	mov	r0, r5
 8006206:	47b0      	blx	r6
 8006208:	4602      	mov	r2, r0
 800620a:	1c50      	adds	r0, r2, #1
 800620c:	d1c9      	bne.n	80061a2 <__sflush_r+0x32>
 800620e:	682b      	ldr	r3, [r5, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0c6      	beq.n	80061a2 <__sflush_r+0x32>
 8006214:	2b1d      	cmp	r3, #29
 8006216:	d001      	beq.n	800621c <__sflush_r+0xac>
 8006218:	2b16      	cmp	r3, #22
 800621a:	d11e      	bne.n	800625a <__sflush_r+0xea>
 800621c:	602f      	str	r7, [r5, #0]
 800621e:	2000      	movs	r0, #0
 8006220:	e022      	b.n	8006268 <__sflush_r+0xf8>
 8006222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006226:	b21b      	sxth	r3, r3
 8006228:	e01b      	b.n	8006262 <__sflush_r+0xf2>
 800622a:	690f      	ldr	r7, [r1, #16]
 800622c:	2f00      	cmp	r7, #0
 800622e:	d0f6      	beq.n	800621e <__sflush_r+0xae>
 8006230:	0793      	lsls	r3, r2, #30
 8006232:	680e      	ldr	r6, [r1, #0]
 8006234:	bf08      	it	eq
 8006236:	694b      	ldreq	r3, [r1, #20]
 8006238:	600f      	str	r7, [r1, #0]
 800623a:	bf18      	it	ne
 800623c:	2300      	movne	r3, #0
 800623e:	eba6 0807 	sub.w	r8, r6, r7
 8006242:	608b      	str	r3, [r1, #8]
 8006244:	f1b8 0f00 	cmp.w	r8, #0
 8006248:	dde9      	ble.n	800621e <__sflush_r+0xae>
 800624a:	6a21      	ldr	r1, [r4, #32]
 800624c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800624e:	4643      	mov	r3, r8
 8006250:	463a      	mov	r2, r7
 8006252:	4628      	mov	r0, r5
 8006254:	47b0      	blx	r6
 8006256:	2800      	cmp	r0, #0
 8006258:	dc08      	bgt.n	800626c <__sflush_r+0xfc>
 800625a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800625e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006262:	81a3      	strh	r3, [r4, #12]
 8006264:	f04f 30ff 	mov.w	r0, #4294967295
 8006268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800626c:	4407      	add	r7, r0
 800626e:	eba8 0800 	sub.w	r8, r8, r0
 8006272:	e7e7      	b.n	8006244 <__sflush_r+0xd4>
 8006274:	20400001 	.word	0x20400001

08006278 <_fflush_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	690b      	ldr	r3, [r1, #16]
 800627c:	4605      	mov	r5, r0
 800627e:	460c      	mov	r4, r1
 8006280:	b913      	cbnz	r3, 8006288 <_fflush_r+0x10>
 8006282:	2500      	movs	r5, #0
 8006284:	4628      	mov	r0, r5
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	b118      	cbz	r0, 8006292 <_fflush_r+0x1a>
 800628a:	6a03      	ldr	r3, [r0, #32]
 800628c:	b90b      	cbnz	r3, 8006292 <_fflush_r+0x1a>
 800628e:	f7fe f94d 	bl	800452c <__sinit>
 8006292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0f3      	beq.n	8006282 <_fflush_r+0xa>
 800629a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800629c:	07d0      	lsls	r0, r2, #31
 800629e:	d404      	bmi.n	80062aa <_fflush_r+0x32>
 80062a0:	0599      	lsls	r1, r3, #22
 80062a2:	d402      	bmi.n	80062aa <_fflush_r+0x32>
 80062a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062a6:	f7fe fb3c 	bl	8004922 <__retarget_lock_acquire_recursive>
 80062aa:	4628      	mov	r0, r5
 80062ac:	4621      	mov	r1, r4
 80062ae:	f7ff ff5f 	bl	8006170 <__sflush_r>
 80062b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062b4:	07da      	lsls	r2, r3, #31
 80062b6:	4605      	mov	r5, r0
 80062b8:	d4e4      	bmi.n	8006284 <_fflush_r+0xc>
 80062ba:	89a3      	ldrh	r3, [r4, #12]
 80062bc:	059b      	lsls	r3, r3, #22
 80062be:	d4e1      	bmi.n	8006284 <_fflush_r+0xc>
 80062c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062c2:	f7fe fb2f 	bl	8004924 <__retarget_lock_release_recursive>
 80062c6:	e7dd      	b.n	8006284 <_fflush_r+0xc>

080062c8 <__swhatbuf_r>:
 80062c8:	b570      	push	{r4, r5, r6, lr}
 80062ca:	460c      	mov	r4, r1
 80062cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062d0:	2900      	cmp	r1, #0
 80062d2:	b096      	sub	sp, #88	@ 0x58
 80062d4:	4615      	mov	r5, r2
 80062d6:	461e      	mov	r6, r3
 80062d8:	da0d      	bge.n	80062f6 <__swhatbuf_r+0x2e>
 80062da:	89a3      	ldrh	r3, [r4, #12]
 80062dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80062e0:	f04f 0100 	mov.w	r1, #0
 80062e4:	bf14      	ite	ne
 80062e6:	2340      	movne	r3, #64	@ 0x40
 80062e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80062ec:	2000      	movs	r0, #0
 80062ee:	6031      	str	r1, [r6, #0]
 80062f0:	602b      	str	r3, [r5, #0]
 80062f2:	b016      	add	sp, #88	@ 0x58
 80062f4:	bd70      	pop	{r4, r5, r6, pc}
 80062f6:	466a      	mov	r2, sp
 80062f8:	f000 f848 	bl	800638c <_fstat_r>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	dbec      	blt.n	80062da <__swhatbuf_r+0x12>
 8006300:	9901      	ldr	r1, [sp, #4]
 8006302:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006306:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800630a:	4259      	negs	r1, r3
 800630c:	4159      	adcs	r1, r3
 800630e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006312:	e7eb      	b.n	80062ec <__swhatbuf_r+0x24>

08006314 <__smakebuf_r>:
 8006314:	898b      	ldrh	r3, [r1, #12]
 8006316:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006318:	079d      	lsls	r5, r3, #30
 800631a:	4606      	mov	r6, r0
 800631c:	460c      	mov	r4, r1
 800631e:	d507      	bpl.n	8006330 <__smakebuf_r+0x1c>
 8006320:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	6123      	str	r3, [r4, #16]
 8006328:	2301      	movs	r3, #1
 800632a:	6163      	str	r3, [r4, #20]
 800632c:	b003      	add	sp, #12
 800632e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006330:	ab01      	add	r3, sp, #4
 8006332:	466a      	mov	r2, sp
 8006334:	f7ff ffc8 	bl	80062c8 <__swhatbuf_r>
 8006338:	9f00      	ldr	r7, [sp, #0]
 800633a:	4605      	mov	r5, r0
 800633c:	4639      	mov	r1, r7
 800633e:	4630      	mov	r0, r6
 8006340:	f7ff f9ce 	bl	80056e0 <_malloc_r>
 8006344:	b948      	cbnz	r0, 800635a <__smakebuf_r+0x46>
 8006346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800634a:	059a      	lsls	r2, r3, #22
 800634c:	d4ee      	bmi.n	800632c <__smakebuf_r+0x18>
 800634e:	f023 0303 	bic.w	r3, r3, #3
 8006352:	f043 0302 	orr.w	r3, r3, #2
 8006356:	81a3      	strh	r3, [r4, #12]
 8006358:	e7e2      	b.n	8006320 <__smakebuf_r+0xc>
 800635a:	89a3      	ldrh	r3, [r4, #12]
 800635c:	6020      	str	r0, [r4, #0]
 800635e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006362:	81a3      	strh	r3, [r4, #12]
 8006364:	9b01      	ldr	r3, [sp, #4]
 8006366:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800636a:	b15b      	cbz	r3, 8006384 <__smakebuf_r+0x70>
 800636c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006370:	4630      	mov	r0, r6
 8006372:	f000 f81d 	bl	80063b0 <_isatty_r>
 8006376:	b128      	cbz	r0, 8006384 <__smakebuf_r+0x70>
 8006378:	89a3      	ldrh	r3, [r4, #12]
 800637a:	f023 0303 	bic.w	r3, r3, #3
 800637e:	f043 0301 	orr.w	r3, r3, #1
 8006382:	81a3      	strh	r3, [r4, #12]
 8006384:	89a3      	ldrh	r3, [r4, #12]
 8006386:	431d      	orrs	r5, r3
 8006388:	81a5      	strh	r5, [r4, #12]
 800638a:	e7cf      	b.n	800632c <__smakebuf_r+0x18>

0800638c <_fstat_r>:
 800638c:	b538      	push	{r3, r4, r5, lr}
 800638e:	4d07      	ldr	r5, [pc, #28]	@ (80063ac <_fstat_r+0x20>)
 8006390:	2300      	movs	r3, #0
 8006392:	4604      	mov	r4, r0
 8006394:	4608      	mov	r0, r1
 8006396:	4611      	mov	r1, r2
 8006398:	602b      	str	r3, [r5, #0]
 800639a:	f7fb fc69 	bl	8001c70 <_fstat>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	d102      	bne.n	80063a8 <_fstat_r+0x1c>
 80063a2:	682b      	ldr	r3, [r5, #0]
 80063a4:	b103      	cbz	r3, 80063a8 <_fstat_r+0x1c>
 80063a6:	6023      	str	r3, [r4, #0]
 80063a8:	bd38      	pop	{r3, r4, r5, pc}
 80063aa:	bf00      	nop
 80063ac:	20000a78 	.word	0x20000a78

080063b0 <_isatty_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	4d06      	ldr	r5, [pc, #24]	@ (80063cc <_isatty_r+0x1c>)
 80063b4:	2300      	movs	r3, #0
 80063b6:	4604      	mov	r4, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	602b      	str	r3, [r5, #0]
 80063bc:	f7fb fc68 	bl	8001c90 <_isatty>
 80063c0:	1c43      	adds	r3, r0, #1
 80063c2:	d102      	bne.n	80063ca <_isatty_r+0x1a>
 80063c4:	682b      	ldr	r3, [r5, #0]
 80063c6:	b103      	cbz	r3, 80063ca <_isatty_r+0x1a>
 80063c8:	6023      	str	r3, [r4, #0]
 80063ca:	bd38      	pop	{r3, r4, r5, pc}
 80063cc:	20000a78 	.word	0x20000a78

080063d0 <_sbrk_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	4d06      	ldr	r5, [pc, #24]	@ (80063ec <_sbrk_r+0x1c>)
 80063d4:	2300      	movs	r3, #0
 80063d6:	4604      	mov	r4, r0
 80063d8:	4608      	mov	r0, r1
 80063da:	602b      	str	r3, [r5, #0]
 80063dc:	f7fb fc70 	bl	8001cc0 <_sbrk>
 80063e0:	1c43      	adds	r3, r0, #1
 80063e2:	d102      	bne.n	80063ea <_sbrk_r+0x1a>
 80063e4:	682b      	ldr	r3, [r5, #0]
 80063e6:	b103      	cbz	r3, 80063ea <_sbrk_r+0x1a>
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	bd38      	pop	{r3, r4, r5, pc}
 80063ec:	20000a78 	.word	0x20000a78

080063f0 <__assert_func>:
 80063f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80063f2:	4614      	mov	r4, r2
 80063f4:	461a      	mov	r2, r3
 80063f6:	4b09      	ldr	r3, [pc, #36]	@ (800641c <__assert_func+0x2c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4605      	mov	r5, r0
 80063fc:	68d8      	ldr	r0, [r3, #12]
 80063fe:	b14c      	cbz	r4, 8006414 <__assert_func+0x24>
 8006400:	4b07      	ldr	r3, [pc, #28]	@ (8006420 <__assert_func+0x30>)
 8006402:	9100      	str	r1, [sp, #0]
 8006404:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006408:	4906      	ldr	r1, [pc, #24]	@ (8006424 <__assert_func+0x34>)
 800640a:	462b      	mov	r3, r5
 800640c:	f000 f842 	bl	8006494 <fiprintf>
 8006410:	f000 f852 	bl	80064b8 <abort>
 8006414:	4b04      	ldr	r3, [pc, #16]	@ (8006428 <__assert_func+0x38>)
 8006416:	461c      	mov	r4, r3
 8006418:	e7f3      	b.n	8006402 <__assert_func+0x12>
 800641a:	bf00      	nop
 800641c:	20000690 	.word	0x20000690
 8006420:	08006951 	.word	0x08006951
 8006424:	0800695e 	.word	0x0800695e
 8006428:	0800698c 	.word	0x0800698c

0800642c <_calloc_r>:
 800642c:	b570      	push	{r4, r5, r6, lr}
 800642e:	fba1 5402 	umull	r5, r4, r1, r2
 8006432:	b934      	cbnz	r4, 8006442 <_calloc_r+0x16>
 8006434:	4629      	mov	r1, r5
 8006436:	f7ff f953 	bl	80056e0 <_malloc_r>
 800643a:	4606      	mov	r6, r0
 800643c:	b928      	cbnz	r0, 800644a <_calloc_r+0x1e>
 800643e:	4630      	mov	r0, r6
 8006440:	bd70      	pop	{r4, r5, r6, pc}
 8006442:	220c      	movs	r2, #12
 8006444:	6002      	str	r2, [r0, #0]
 8006446:	2600      	movs	r6, #0
 8006448:	e7f9      	b.n	800643e <_calloc_r+0x12>
 800644a:	462a      	mov	r2, r5
 800644c:	4621      	mov	r1, r4
 800644e:	f7fe f9eb 	bl	8004828 <memset>
 8006452:	e7f4      	b.n	800643e <_calloc_r+0x12>

08006454 <__ascii_mbtowc>:
 8006454:	b082      	sub	sp, #8
 8006456:	b901      	cbnz	r1, 800645a <__ascii_mbtowc+0x6>
 8006458:	a901      	add	r1, sp, #4
 800645a:	b142      	cbz	r2, 800646e <__ascii_mbtowc+0x1a>
 800645c:	b14b      	cbz	r3, 8006472 <__ascii_mbtowc+0x1e>
 800645e:	7813      	ldrb	r3, [r2, #0]
 8006460:	600b      	str	r3, [r1, #0]
 8006462:	7812      	ldrb	r2, [r2, #0]
 8006464:	1e10      	subs	r0, r2, #0
 8006466:	bf18      	it	ne
 8006468:	2001      	movne	r0, #1
 800646a:	b002      	add	sp, #8
 800646c:	4770      	bx	lr
 800646e:	4610      	mov	r0, r2
 8006470:	e7fb      	b.n	800646a <__ascii_mbtowc+0x16>
 8006472:	f06f 0001 	mvn.w	r0, #1
 8006476:	e7f8      	b.n	800646a <__ascii_mbtowc+0x16>

08006478 <__ascii_wctomb>:
 8006478:	4603      	mov	r3, r0
 800647a:	4608      	mov	r0, r1
 800647c:	b141      	cbz	r1, 8006490 <__ascii_wctomb+0x18>
 800647e:	2aff      	cmp	r2, #255	@ 0xff
 8006480:	d904      	bls.n	800648c <__ascii_wctomb+0x14>
 8006482:	228a      	movs	r2, #138	@ 0x8a
 8006484:	601a      	str	r2, [r3, #0]
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	4770      	bx	lr
 800648c:	700a      	strb	r2, [r1, #0]
 800648e:	2001      	movs	r0, #1
 8006490:	4770      	bx	lr
	...

08006494 <fiprintf>:
 8006494:	b40e      	push	{r1, r2, r3}
 8006496:	b503      	push	{r0, r1, lr}
 8006498:	4601      	mov	r1, r0
 800649a:	ab03      	add	r3, sp, #12
 800649c:	4805      	ldr	r0, [pc, #20]	@ (80064b4 <fiprintf+0x20>)
 800649e:	f853 2b04 	ldr.w	r2, [r3], #4
 80064a2:	6800      	ldr	r0, [r0, #0]
 80064a4:	9301      	str	r3, [sp, #4]
 80064a6:	f7ff fd4b 	bl	8005f40 <_vfiprintf_r>
 80064aa:	b002      	add	sp, #8
 80064ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80064b0:	b003      	add	sp, #12
 80064b2:	4770      	bx	lr
 80064b4:	20000690 	.word	0x20000690

080064b8 <abort>:
 80064b8:	b508      	push	{r3, lr}
 80064ba:	2006      	movs	r0, #6
 80064bc:	f000 f82c 	bl	8006518 <raise>
 80064c0:	2001      	movs	r0, #1
 80064c2:	f7fb fb85 	bl	8001bd0 <_exit>

080064c6 <_raise_r>:
 80064c6:	291f      	cmp	r1, #31
 80064c8:	b538      	push	{r3, r4, r5, lr}
 80064ca:	4605      	mov	r5, r0
 80064cc:	460c      	mov	r4, r1
 80064ce:	d904      	bls.n	80064da <_raise_r+0x14>
 80064d0:	2316      	movs	r3, #22
 80064d2:	6003      	str	r3, [r0, #0]
 80064d4:	f04f 30ff 	mov.w	r0, #4294967295
 80064d8:	bd38      	pop	{r3, r4, r5, pc}
 80064da:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80064dc:	b112      	cbz	r2, 80064e4 <_raise_r+0x1e>
 80064de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064e2:	b94b      	cbnz	r3, 80064f8 <_raise_r+0x32>
 80064e4:	4628      	mov	r0, r5
 80064e6:	f000 f831 	bl	800654c <_getpid_r>
 80064ea:	4622      	mov	r2, r4
 80064ec:	4601      	mov	r1, r0
 80064ee:	4628      	mov	r0, r5
 80064f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064f4:	f000 b818 	b.w	8006528 <_kill_r>
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d00a      	beq.n	8006512 <_raise_r+0x4c>
 80064fc:	1c59      	adds	r1, r3, #1
 80064fe:	d103      	bne.n	8006508 <_raise_r+0x42>
 8006500:	2316      	movs	r3, #22
 8006502:	6003      	str	r3, [r0, #0]
 8006504:	2001      	movs	r0, #1
 8006506:	e7e7      	b.n	80064d8 <_raise_r+0x12>
 8006508:	2100      	movs	r1, #0
 800650a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800650e:	4620      	mov	r0, r4
 8006510:	4798      	blx	r3
 8006512:	2000      	movs	r0, #0
 8006514:	e7e0      	b.n	80064d8 <_raise_r+0x12>
	...

08006518 <raise>:
 8006518:	4b02      	ldr	r3, [pc, #8]	@ (8006524 <raise+0xc>)
 800651a:	4601      	mov	r1, r0
 800651c:	6818      	ldr	r0, [r3, #0]
 800651e:	f7ff bfd2 	b.w	80064c6 <_raise_r>
 8006522:	bf00      	nop
 8006524:	20000690 	.word	0x20000690

08006528 <_kill_r>:
 8006528:	b538      	push	{r3, r4, r5, lr}
 800652a:	4d07      	ldr	r5, [pc, #28]	@ (8006548 <_kill_r+0x20>)
 800652c:	2300      	movs	r3, #0
 800652e:	4604      	mov	r4, r0
 8006530:	4608      	mov	r0, r1
 8006532:	4611      	mov	r1, r2
 8006534:	602b      	str	r3, [r5, #0]
 8006536:	f7fb fb3b 	bl	8001bb0 <_kill>
 800653a:	1c43      	adds	r3, r0, #1
 800653c:	d102      	bne.n	8006544 <_kill_r+0x1c>
 800653e:	682b      	ldr	r3, [r5, #0]
 8006540:	b103      	cbz	r3, 8006544 <_kill_r+0x1c>
 8006542:	6023      	str	r3, [r4, #0]
 8006544:	bd38      	pop	{r3, r4, r5, pc}
 8006546:	bf00      	nop
 8006548:	20000a78 	.word	0x20000a78

0800654c <_getpid_r>:
 800654c:	f7fb bb28 	b.w	8001ba0 <_getpid>

08006550 <expf>:
 8006550:	b508      	push	{r3, lr}
 8006552:	ed2d 8b02 	vpush	{d8}
 8006556:	eef0 8a40 	vmov.f32	s17, s0
 800655a:	f000 f839 	bl	80065d0 <__ieee754_expf>
 800655e:	eeb0 8a40 	vmov.f32	s16, s0
 8006562:	eeb0 0a68 	vmov.f32	s0, s17
 8006566:	f000 f829 	bl	80065bc <finitef>
 800656a:	b160      	cbz	r0, 8006586 <expf+0x36>
 800656c:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80065ac <expf+0x5c>
 8006570:	eef4 8ae7 	vcmpe.f32	s17, s15
 8006574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006578:	dd0a      	ble.n	8006590 <expf+0x40>
 800657a:	f7fe f9a7 	bl	80048cc <__errno>
 800657e:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 80065b0 <expf+0x60>
 8006582:	2322      	movs	r3, #34	@ 0x22
 8006584:	6003      	str	r3, [r0, #0]
 8006586:	eeb0 0a48 	vmov.f32	s0, s16
 800658a:	ecbd 8b02 	vpop	{d8}
 800658e:	bd08      	pop	{r3, pc}
 8006590:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80065b4 <expf+0x64>
 8006594:	eef4 8ae7 	vcmpe.f32	s17, s15
 8006598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800659c:	d5f3      	bpl.n	8006586 <expf+0x36>
 800659e:	f7fe f995 	bl	80048cc <__errno>
 80065a2:	2322      	movs	r3, #34	@ 0x22
 80065a4:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 80065b8 <expf+0x68>
 80065a8:	6003      	str	r3, [r0, #0]
 80065aa:	e7ec      	b.n	8006586 <expf+0x36>
 80065ac:	42b17217 	.word	0x42b17217
 80065b0:	7f800000 	.word	0x7f800000
 80065b4:	c2cff1b5 	.word	0xc2cff1b5
 80065b8:	00000000 	.word	0x00000000

080065bc <finitef>:
 80065bc:	ee10 3a10 	vmov	r3, s0
 80065c0:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80065c4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80065c8:	bfac      	ite	ge
 80065ca:	2000      	movge	r0, #0
 80065cc:	2001      	movlt	r0, #1
 80065ce:	4770      	bx	lr

080065d0 <__ieee754_expf>:
 80065d0:	ee10 2a10 	vmov	r2, s0
 80065d4:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 80065d8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80065dc:	d902      	bls.n	80065e4 <__ieee754_expf+0x14>
 80065de:	ee30 0a00 	vadd.f32	s0, s0, s0
 80065e2:	4770      	bx	lr
 80065e4:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80065e8:	d106      	bne.n	80065f8 <__ieee754_expf+0x28>
 80065ea:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8006724 <__ieee754_expf+0x154>
 80065ee:	2900      	cmp	r1, #0
 80065f0:	bf18      	it	ne
 80065f2:	eeb0 0a67 	vmovne.f32	s0, s15
 80065f6:	4770      	bx	lr
 80065f8:	484b      	ldr	r0, [pc, #300]	@ (8006728 <__ieee754_expf+0x158>)
 80065fa:	4282      	cmp	r2, r0
 80065fc:	dd02      	ble.n	8006604 <__ieee754_expf+0x34>
 80065fe:	2000      	movs	r0, #0
 8006600:	f000 b8d4 	b.w	80067ac <__math_oflowf>
 8006604:	2a00      	cmp	r2, #0
 8006606:	da05      	bge.n	8006614 <__ieee754_expf+0x44>
 8006608:	4a48      	ldr	r2, [pc, #288]	@ (800672c <__ieee754_expf+0x15c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d902      	bls.n	8006614 <__ieee754_expf+0x44>
 800660e:	2000      	movs	r0, #0
 8006610:	f000 b8c6 	b.w	80067a0 <__math_uflowf>
 8006614:	4a46      	ldr	r2, [pc, #280]	@ (8006730 <__ieee754_expf+0x160>)
 8006616:	4293      	cmp	r3, r2
 8006618:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800661c:	d952      	bls.n	80066c4 <__ieee754_expf+0xf4>
 800661e:	4a45      	ldr	r2, [pc, #276]	@ (8006734 <__ieee754_expf+0x164>)
 8006620:	4293      	cmp	r3, r2
 8006622:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8006626:	d834      	bhi.n	8006692 <__ieee754_expf+0xc2>
 8006628:	4b43      	ldr	r3, [pc, #268]	@ (8006738 <__ieee754_expf+0x168>)
 800662a:	4413      	add	r3, r2
 800662c:	ed93 7a00 	vldr	s14, [r3]
 8006630:	4b42      	ldr	r3, [pc, #264]	@ (800673c <__ieee754_expf+0x16c>)
 8006632:	4413      	add	r3, r2
 8006634:	ee30 7a47 	vsub.f32	s14, s0, s14
 8006638:	f081 0201 	eor.w	r2, r1, #1
 800663c:	edd3 7a00 	vldr	s15, [r3]
 8006640:	1a52      	subs	r2, r2, r1
 8006642:	ee37 0a67 	vsub.f32	s0, s14, s15
 8006646:	ee20 6a00 	vmul.f32	s12, s0, s0
 800664a:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8006740 <__ieee754_expf+0x170>
 800664e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006744 <__ieee754_expf+0x174>
 8006652:	eee6 6a05 	vfma.f32	s13, s12, s10
 8006656:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8006748 <__ieee754_expf+0x178>
 800665a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800665e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800674c <__ieee754_expf+0x17c>
 8006662:	eee5 6a06 	vfma.f32	s13, s10, s12
 8006666:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8006750 <__ieee754_expf+0x180>
 800666a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800666e:	eef0 6a40 	vmov.f32	s13, s0
 8006672:	eee5 6a46 	vfms.f32	s13, s10, s12
 8006676:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800667a:	ee20 5a26 	vmul.f32	s10, s0, s13
 800667e:	bb92      	cbnz	r2, 80066e6 <__ieee754_expf+0x116>
 8006680:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8006684:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8006688:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800668c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8006690:	4770      	bx	lr
 8006692:	4b30      	ldr	r3, [pc, #192]	@ (8006754 <__ieee754_expf+0x184>)
 8006694:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8006758 <__ieee754_expf+0x188>
 8006698:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800675c <__ieee754_expf+0x18c>
 800669c:	4413      	add	r3, r2
 800669e:	edd3 7a00 	vldr	s15, [r3]
 80066a2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80066a6:	eeb0 7a40 	vmov.f32	s14, s0
 80066aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80066ae:	ee17 2a90 	vmov	r2, s15
 80066b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80066b6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80066ba:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8006760 <__ieee754_expf+0x190>
 80066be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80066c2:	e7be      	b.n	8006642 <__ieee754_expf+0x72>
 80066c4:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 80066c8:	d20b      	bcs.n	80066e2 <__ieee754_expf+0x112>
 80066ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006764 <__ieee754_expf+0x194>
 80066ce:	ee70 6a26 	vadd.f32	s13, s0, s13
 80066d2:	eef4 6ae5 	vcmpe.f32	s13, s11
 80066d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066da:	dd02      	ble.n	80066e2 <__ieee754_expf+0x112>
 80066dc:	ee30 0a25 	vadd.f32	s0, s0, s11
 80066e0:	4770      	bx	lr
 80066e2:	2200      	movs	r2, #0
 80066e4:	e7af      	b.n	8006646 <__ieee754_expf+0x76>
 80066e6:	ee36 6a66 	vsub.f32	s12, s12, s13
 80066ea:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 80066ee:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80066f2:	bfb8      	it	lt
 80066f4:	3264      	addlt	r2, #100	@ 0x64
 80066f6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80066fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066fe:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006702:	ee17 3a90 	vmov	r3, s15
 8006706:	bfab      	itete	ge
 8006708:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800670c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8006710:	ee00 3a10 	vmovge	s0, r3
 8006714:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8006768 <__ieee754_expf+0x198>
 8006718:	bfbc      	itt	lt
 800671a:	ee00 3a10 	vmovlt	s0, r3
 800671e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8006722:	4770      	bx	lr
 8006724:	00000000 	.word	0x00000000
 8006728:	42b17217 	.word	0x42b17217
 800672c:	42cff1b5 	.word	0x42cff1b5
 8006730:	3eb17218 	.word	0x3eb17218
 8006734:	3f851591 	.word	0x3f851591
 8006738:	08006b9c 	.word	0x08006b9c
 800673c:	08006b94 	.word	0x08006b94
 8006740:	3331bb4c 	.word	0x3331bb4c
 8006744:	b5ddea0e 	.word	0xb5ddea0e
 8006748:	388ab355 	.word	0x388ab355
 800674c:	bb360b61 	.word	0xbb360b61
 8006750:	3e2aaaab 	.word	0x3e2aaaab
 8006754:	08006ba4 	.word	0x08006ba4
 8006758:	3fb8aa3b 	.word	0x3fb8aa3b
 800675c:	3f317180 	.word	0x3f317180
 8006760:	3717f7d1 	.word	0x3717f7d1
 8006764:	7149f2ca 	.word	0x7149f2ca
 8006768:	0d800000 	.word	0x0d800000

0800676c <with_errnof>:
 800676c:	b510      	push	{r4, lr}
 800676e:	ed2d 8b02 	vpush	{d8}
 8006772:	eeb0 8a40 	vmov.f32	s16, s0
 8006776:	4604      	mov	r4, r0
 8006778:	f7fe f8a8 	bl	80048cc <__errno>
 800677c:	eeb0 0a48 	vmov.f32	s0, s16
 8006780:	ecbd 8b02 	vpop	{d8}
 8006784:	6004      	str	r4, [r0, #0]
 8006786:	bd10      	pop	{r4, pc}

08006788 <xflowf>:
 8006788:	b130      	cbz	r0, 8006798 <xflowf+0x10>
 800678a:	eef1 7a40 	vneg.f32	s15, s0
 800678e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006792:	2022      	movs	r0, #34	@ 0x22
 8006794:	f7ff bfea 	b.w	800676c <with_errnof>
 8006798:	eef0 7a40 	vmov.f32	s15, s0
 800679c:	e7f7      	b.n	800678e <xflowf+0x6>
	...

080067a0 <__math_uflowf>:
 80067a0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80067a8 <__math_uflowf+0x8>
 80067a4:	f7ff bff0 	b.w	8006788 <xflowf>
 80067a8:	10000000 	.word	0x10000000

080067ac <__math_oflowf>:
 80067ac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80067b4 <__math_oflowf+0x8>
 80067b0:	f7ff bfea 	b.w	8006788 <xflowf>
 80067b4:	70000000 	.word	0x70000000

080067b8 <_init>:
 80067b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ba:	bf00      	nop
 80067bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067be:	bc08      	pop	{r3}
 80067c0:	469e      	mov	lr, r3
 80067c2:	4770      	bx	lr

080067c4 <_fini>:
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c6:	bf00      	nop
 80067c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ca:	bc08      	pop	{r3}
 80067cc:	469e      	mov	lr, r3
 80067ce:	4770      	bx	lr
