
# RTL Design & Synthesis Workshop with SKY130

Welcome to the RTL Workshop, a hands-on journey through Verilog RTL design, simulation, synthesis, and digital optimization using the open-source SKY130 PDK. This repository contains structured content for learners to experiment, code, and master practical digital design concepts.

# ğŸš€ Workshop Overview

This workshop is designed for students, hobbyists, and engineers aiming to:

- Learn Verilog RTL design and simulation techniques

- Use Icarus Verilog and GTKWave for simulation and waveform visualization

- Perform logic synthesis with Yosys using the SkyWater 130nm open-source PDK

- Understand timing libraries, D flip-flop coding styles, optimization strategies, and RTL best practices

By the end of this workshop, participants will gain hands-on experience in designing, simulating, and synthesizing digital circuits efficiently and correctly.

# ğŸ›  Prerequisites

- Before diving in, ensure you have:

- Basic digital logic knowledge: gates, flip-flops, multiplexers, and FSMs

- Familiarity with Linux shell commands

- A Linux environment (or WSL for Windows/macOS)

### Essential tools installed:

- git

- iverilog

- gtkwave

- yosys

- Text editor (gedit, VSCode, or vim)

# ğŸ“… Workshop Structure

The content is organized by day, each with a dedicated folder, README, and labs:

Day	Topics Covered
Day 1	Introduction to Verilog RTL Design & Synthesis
Day 2	Timing Libraries, Synthesis Approaches, Efficient Flip-Flop Coding
Day 3	Combinational & Sequential Optimization
Day 4	Gate-Level Simulation (GLS), Blocking vs Non-Blocking Assignments, Synthesis-Simulation Mismatch
Day 5	Optimization in Synthesis

Each day includes:

- Concept explanations with examples

- Step-by-step labs with code and outputs

- Practical tips and best practices for RTL design

 ğŸ“‚ Repository Layout
 ```
.
â”œâ”€â”€ Day1/
â”‚   â”œâ”€â”€ README.md
â”‚   â”œâ”€â”€ labs/
â”œâ”€â”€ Day2/
â”œâ”€â”€ Day3/
â”œâ”€â”€ Day4/
â”œâ”€â”€ Day5/
â””â”€â”€ README.md
```

Each Day folder contains output of lab files, and output screenshots.

The detailed Week 1 git link is [HERE](https://github.com/tanuka-sree628/Risc-V_SOC_-Week1-.git)

# ğŸ™ Acknowledgements

Special thanks to:

- VSD  & Kunal Ghosh for guidance and mentorship

- Open-source tool developers: Yosys, Icarus Verilog, GTKWave

- SkyWater Technology for the SKY130 PDK


