library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity mux is
   port
   (
      a, b, c : in std_logic_vector (31 downto 0); 
      Sel : in std_logic_vector(2 downto 0);
 
      Output : out std_logic_vector (31 downto 0)
   );
end entity mux;
 
architecture behavioral of mux is
begin 
   process (a, b, c, Sel) is
   begin
      case Sel is
         when "000"  => Output <= a;
         when "001"  => Output <= b;
         when "010"  => Output <= c;
       --  when "011"  => Output <= d;
       --  when "100"  => Output <= e;
       --  when "101"  => Output <= f;
       --  when "110"  => Output <= g;
         when others => Output <= (others => '0');
      end case;
   end process;
end architecture behavioral;