Analysis & Synthesis report for SAD
Mon Jun 24 22:48:31 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |SAD|Controller:CTRL_UNIT|state
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated
 14. Source assignments for datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated
 15. Source assignments for datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |SAD
 17. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT
 18. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|comparator:COMPARATORI
 19. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|comparator:COMPARATORJ
 20. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi
 21. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|mux2to1:MUX
 22. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|Adder:ADDER1
 23. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|Adder:ADDER2
 24. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|AbsSubtractor:ABSSUB
 25. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|counter:COUNTERI
 26. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|counter:COUNTERJ
 27. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMA
 28. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMB
 29. Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMC
 30. Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0
 31. Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0
 32. Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0
 33. Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0
 34. altsyncram Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "datapath:DATAPATH_UNIT|dpmem:DPMEMC"
 37. Port Connectivity Checks: "datapath:DATAPATH_UNIT|counter:COUNTERJ"
 38. Port Connectivity Checks: "datapath:DATAPATH_UNIT|counter:COUNTERI"
 39. Port Connectivity Checks: "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi"
 40. Port Connectivity Checks: "datapath:DATAPATH_UNIT|comparator:COMPARATORJ"
 41. Port Connectivity Checks: "datapath:DATAPATH_UNIT|comparator:COMPARATORI"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 24 22:48:31 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; SAD                                         ;
; Top-level Entity Name              ; SAD                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 65                                          ;
;     Total combinational functions  ; 60                                          ;
;     Dedicated logic registers      ; 22                                          ;
; Total registers                    ; 22                                          ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 330                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; SAD                ; SAD                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                   ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; SAD.vhd                            ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/SAD.vhd                                             ;         ;
; AbsSubtractor.vhd                  ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/AbsSubtractor.vhd                                   ;         ;
; Adder.vhd                          ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/Adder.vhd                                           ;         ;
; comparator.vhd                     ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/comparator.vhd                                      ;         ;
; Controller.vhd                     ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/Controller.vhd                                      ;         ;
; counter.vhd                        ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/counter.vhd                                         ;         ;
; datapath.vhd                       ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/datapath.vhd                                        ;         ;
; dpmem.vhd                          ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/dpmem.vhd                                           ;         ;
; Multiplier.vhd                     ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd                                      ;         ;
; mux2to1.vhd                        ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/mux2to1.vhd                                         ;         ;
; Mylib.vhd                          ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/SAD/Mylib.vhd                                           ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_8nh1.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/SAD/db/altsyncram_8nh1.tdf                              ;         ;
; db/sad.ram0_dpmem_a7e4b69b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/SAD/db/sad.ram0_dpmem_a7e4b69b.hdl.mif                  ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_8fh.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/SAD/db/add_sub_8fh.tdf                                  ;         ;
; altshift.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 65          ;
;                                             ;             ;
; Total combinational functions               ; 60          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 6           ;
;     -- 3 input functions                    ; 27          ;
;     -- <=2 input functions                  ; 27          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 36          ;
;     -- arithmetic mode                      ; 24          ;
;                                             ;             ;
; Total registers                             ; 22          ;
;     -- Dedicated logic registers            ; 22          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 26          ;
; Total memory bits                           ; 330         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 37          ;
; Total fan-out                               ; 387         ;
; Average fan-out                             ; 2.60        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name     ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |SAD                                              ; 60 (1)              ; 22 (0)                    ; 330         ; 0            ; 0       ; 0         ; 26   ; 0            ; |SAD                                                                                                                                                 ; SAD             ; work         ;
;    |Controller:CTRL_UNIT|                         ; 11 (11)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|Controller:CTRL_UNIT                                                                                                                            ; Controller      ; work         ;
;    |datapath:DATAPATH_UNIT|                       ; 48 (0)              ; 10 (0)                    ; 330         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT                                                                                                                          ; datapath        ; work         ;
;       |AbsSubtractor:ABSSUB|                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|AbsSubtractor:ABSSUB                                                                                                     ; AbsSubtractor   ; work         ;
;       |Adder:ADDER1|                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Adder:ADDER1                                                                                                             ; Adder           ; work         ;
;       |Adder:ADDER2|                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Adder:ADDER2                                                                                                             ; Adder           ; work         ;
;       |Multiplier:MULTIPLIERi|                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi                                                                                                   ; Multiplier      ; work         ;
;          |lpm_mult:Mult0|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0                                                                                    ; lpm_mult        ; work         ;
;             |multcore:mult_core|                  ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore        ; work         ;
;                |mpar_add:padder|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                      |add_sub_8fh:auto_generated| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_8fh:auto_generated ; add_sub_8fh     ; work         ;
;       |comparator:COMPARATORI|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|comparator:COMPARATORI                                                                                                   ; comparator      ; work         ;
;       |comparator:COMPARATORJ|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|comparator:COMPARATORJ                                                                                                   ; comparator      ; work         ;
;       |counter:COUNTERI|                          ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|counter:COUNTERI                                                                                                         ; counter         ; work         ;
;       |counter:COUNTERJ|                          ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|counter:COUNTERJ                                                                                                         ; counter         ; work         ;
;       |dpmem:DPMEMA|                              ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMA                                                                                                             ; dpmem           ; work         ;
;          |altsyncram:M_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0                                                                                          ; altsyncram      ; work         ;
;             |altsyncram_8nh1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated                                                           ; altsyncram_8nh1 ; work         ;
;       |dpmem:DPMEMB|                              ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMB                                                                                                             ; dpmem           ; work         ;
;          |altsyncram:M_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0                                                                                          ; altsyncram      ; work         ;
;             |altsyncram_8nh1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated                                                           ; altsyncram_8nh1 ; work         ;
;       |dpmem:DPMEMC|                              ; 0 (0)               ; 0 (0)                     ; 10          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMC                                                                                                             ; dpmem           ; work         ;
;          |altsyncram:M_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 10          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0                                                                                          ; altsyncram      ; work         ;
;             |altsyncram_8nh1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 10          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SAD|datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated                                                           ; altsyncram_8nh1 ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; Name                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160  ; db/SAD.ram0_dpmem_a7e4b69b.hdl.mif ;
; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160  ; db/SAD.ram0_dpmem_a7e4b69b.hdl.mif ;
; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160  ; db/SAD.ram0_dpmem_a7e4b69b.hdl.mif ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SAD|Controller:CTRL_UNIT|state                                                                                                 ;
+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.S11 ; state.S10 ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6  ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7  ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S8  ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S9  ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S10 ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S11 ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+------------------------------------------------+---------------------------------------------+------+
; Register Name                                  ; Megafunction                                ; Type ;
+------------------------------------------------+---------------------------------------------+------+
; datapath:DATAPATH_UNIT|dpmem:DPMEMC|Dout[0..4] ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|M_rtl_0 ; RAM  ;
; datapath:DATAPATH_UNIT|dpmem:DPMEMA|Dout[0..4] ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|M_rtl_0 ; RAM  ;
; datapath:DATAPATH_UNIT|dpmem:DPMEMB|Dout[0..4] ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|M_rtl_0 ; RAM  ;
+------------------------------------------------+---------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SAD|datapath:DATAPATH_UNIT|counter:COUNTERJ|pre_count[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SAD|datapath:DATAPATH_UNIT|counter:COUNTERI|pre_count[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SAD ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; CTRL_WIDTH     ; 5     ; Signed Integer                             ;
; DATA_WIDTH     ; 5     ; Signed Integer                             ;
; ADDR_WIDTH     ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; data_width     ; 5     ; Signed Integer                             ;
; N              ; 5     ; Signed Integer                             ;
; ADDR_WIDTH     ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|comparator:COMPARATORI ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|comparator:COMPARATORJ ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|mux2to1:MUX ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 5     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|Adder:ADDER1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|Adder:ADDER2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|AbsSubtractor:ABSSUB ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|counter:COUNTERI ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|counter:COUNTERJ ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMA ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 5     ; Signed Integer                                          ;
; addr_width     ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMB ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 5     ; Signed Integer                                          ;
; addr_width     ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMC ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 5     ; Signed Integer                                          ;
; addr_width     ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0 ;
+------------------------------------+------------------------------------+-------------------------------+
; Parameter Name                     ; Value                              ; Type                          ;
+------------------------------------+------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                       ;
; WIDTH_A                            ; 5                                  ; Untyped                       ;
; WIDTHAD_A                          ; 5                                  ; Untyped                       ;
; NUMWORDS_A                         ; 32                                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WIDTH_B                            ; 5                                  ; Untyped                       ;
; WIDTHAD_B                          ; 5                                  ; Untyped                       ;
; NUMWORDS_B                         ; 32                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; INIT_FILE                          ; db/SAD.ram0_dpmem_a7e4b69b.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8nh1                    ; Untyped                       ;
+------------------------------------+------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0 ;
+------------------------------------+------------------------------------+-------------------------------+
; Parameter Name                     ; Value                              ; Type                          ;
+------------------------------------+------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                       ;
; WIDTH_A                            ; 5                                  ; Untyped                       ;
; WIDTHAD_A                          ; 5                                  ; Untyped                       ;
; NUMWORDS_A                         ; 32                                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WIDTH_B                            ; 5                                  ; Untyped                       ;
; WIDTHAD_B                          ; 5                                  ; Untyped                       ;
; NUMWORDS_B                         ; 32                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; INIT_FILE                          ; db/SAD.ram0_dpmem_a7e4b69b.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8nh1                    ; Untyped                       ;
+------------------------------------+------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0 ;
+------------------------------------+------------------------------------+-------------------------------+
; Parameter Name                     ; Value                              ; Type                          ;
+------------------------------------+------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                       ;
; WIDTH_A                            ; 5                                  ; Untyped                       ;
; WIDTHAD_A                          ; 5                                  ; Untyped                       ;
; NUMWORDS_A                         ; 32                                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                       ;
; WIDTH_B                            ; 5                                  ; Untyped                       ;
; WIDTHAD_B                          ; 5                                  ; Untyped                       ;
; NUMWORDS_B                         ; 32                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                       ;
; INIT_FILE                          ; db/SAD.ram0_dpmem_a7e4b69b.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8nh1                    ; Untyped                       ;
+------------------------------------+------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 7            ; Untyped                                       ;
; LPM_WIDTHR                                     ; 7            ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 3                                                      ;
; Entity Instance                           ; datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 5                                                      ;
;     -- NUMWORDS_A                         ; 32                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 5                                                      ;
;     -- NUMWORDS_B                         ; 32                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 5                                                      ;
;     -- NUMWORDS_A                         ; 32                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 5                                                      ;
;     -- NUMWORDS_B                         ; 32                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; datapath:DATAPATH_UNIT|dpmem:DPMEMB|altsyncram:M_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 5                                                      ;
;     -- NUMWORDS_A                         ; 32                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 5                                                      ;
;     -- NUMWORDS_B                         ; 32                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                       ;
+---------------------------------------+--------------------------------------------------------------+
; Name                                  ; Value                                                        ;
+---------------------------------------+--------------------------------------------------------------+
; Number of entity instances            ; 1                                                            ;
; Entity Instance                       ; datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 2                                                            ;
;     -- LPM_WIDTHB                     ; 5                                                            ;
;     -- LPM_WIDTHP                     ; 7                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                           ;
;     -- USE_EAB                        ; OFF                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                           ;
+---------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH_UNIT|dpmem:DPMEMC" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; addr ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH_UNIT|counter:COUNTERJ" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; din  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH_UNIT|counter:COUNTERI" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; din  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi" ;
+---------+-------+----------+----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                      ;
+---------+-------+----------+----------------------------------------------+
; a[1..0] ; Input ; Info     ; Stuck at VCC                                 ;
; a[4..2] ; Input ; Info     ; Stuck at GND                                 ;
+---------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH_UNIT|comparator:COMPARATORJ" ;
+---------+-------+----------+----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                      ;
+---------+-------+----------+----------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                 ;
; b[4..2] ; Input ; Info     ; Stuck at GND                                 ;
+---------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH_UNIT|comparator:COMPARATORI" ;
+---------+-------+----------+----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                      ;
+---------+-------+----------+----------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                 ;
; b[4..2] ; Input ; Info     ; Stuck at GND                                 ;
+---------+-------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 22                          ;
;     CLR               ; 12                          ;
;     ENA CLR SCLR      ; 10                          ;
; cycloneiii_lcell_comb ; 60                          ;
;     arith             ; 24                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 36                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 6                           ;
; cycloneiii_ram_block  ; 15                          ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 2.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 24 22:48:15 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SAD -c SAD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sad.vhd
    Info (12022): Found design unit 1: SAD-RTL File: C:/intelFPGA_lite/18.1/SAD/SAD.vhd Line: 22
    Info (12023): Found entity 1: SAD File: C:/intelFPGA_lite/18.1/SAD/SAD.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file abssubtractor.vhd
    Info (12022): Found design unit 1: AbsSubtractor-Behavioral File: C:/intelFPGA_lite/18.1/SAD/AbsSubtractor.vhd Line: 15
    Info (12023): Found entity 1: AbsSubtractor File: C:/intelFPGA_lite/18.1/SAD/AbsSubtractor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: Adder-Behavioral File: C:/intelFPGA_lite/18.1/SAD/Adder.vhd Line: 15
    Info (12023): Found entity 1: Adder File: C:/intelFPGA_lite/18.1/SAD/Adder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-Behavioral File: C:/intelFPGA_lite/18.1/SAD/comparator.vhd Line: 15
    Info (12023): Found entity 1: comparator File: C:/intelFPGA_lite/18.1/SAD/comparator.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-RTL File: C:/intelFPGA_lite/18.1/SAD/Controller.vhd Line: 20
    Info (12023): Found entity 1: Controller File: C:/intelFPGA_lite/18.1/SAD/Controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-behav File: C:/intelFPGA_lite/18.1/SAD/counter.vhd Line: 17
    Info (12023): Found entity 1: counter File: C:/intelFPGA_lite/18.1/SAD/counter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-RTL File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 19
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dpmem.vhd
    Info (12022): Found design unit 1: dpmem-dpmem_arch File: C:/intelFPGA_lite/18.1/SAD/dpmem.vhd Line: 21
    Info (12023): Found entity 1: dpmem File: C:/intelFPGA_lite/18.1/SAD/dpmem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: Multiplier-Behavioral File: C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd Line: 14
    Info (12023): Found entity 1: Multiplier File: C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-behavior File: C:/intelFPGA_lite/18.1/SAD/mux2to1.vhd Line: 14
    Info (12023): Found entity 1: mux2to1 File: C:/intelFPGA_lite/18.1/SAD/mux2to1.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file mylib.vhd
    Info (12022): Found design unit 1: Mylib File: C:/intelFPGA_lite/18.1/SAD/Mylib.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sad_tb.vhd
    Info (12022): Found design unit 1: sad_tb-arch_tb File: C:/intelFPGA_lite/18.1/SAD/SAD_tb.vhd Line: 9
    Info (12023): Found entity 1: sad_tb File: C:/intelFPGA_lite/18.1/SAD/SAD_tb.vhd Line: 5
Info (12127): Elaborating entity "SAD" for the top level hierarchy
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:CTRL_UNIT" File: C:/intelFPGA_lite/18.1/SAD/SAD.vhd Line: 29
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DATAPATH_UNIT" File: C:/intelFPGA_lite/18.1/SAD/SAD.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at datapath.vhd(33): used explicit default value for signal "cB" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at datapath.vhd(34): used explicit default value for signal "rA" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at datapath.vhd(36): used explicit default value for signal "Din_i" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at datapath.vhd(37): used explicit default value for signal "Din_j" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at datapath.vhd(38): used explicit default value for signal "Addr_data_C" because signal was never assigned a value File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 38
Info (12128): Elaborating entity "comparator" for hierarchy "datapath:DATAPATH_UNIT|comparator:COMPARATORI" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 47
Info (12128): Elaborating entity "Multiplier" for hierarchy "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 63
Info (12128): Elaborating entity "mux2to1" for hierarchy "datapath:DATAPATH_UNIT|mux2to1:MUX" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 71
Info (12128): Elaborating entity "Adder" for hierarchy "datapath:DATAPATH_UNIT|Adder:ADDER1" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 81
Info (12128): Elaborating entity "AbsSubtractor" for hierarchy "datapath:DATAPATH_UNIT|AbsSubtractor:ABSSUB" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 97
Info (12128): Elaborating entity "counter" for hierarchy "datapath:DATAPATH_UNIT|counter:COUNTERI" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 106
Info (12128): Elaborating entity "dpmem" for hierarchy "datapath:DATAPATH_UNIT|dpmem:DPMEMA" File: C:/intelFPGA_lite/18.1/SAD/datapath.vhd Line: 128
Warning (276027): Inferred dual-clock RAM node "datapath:DATAPATH_UNIT|dpmem:DPMEMC|M_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "datapath:DATAPATH_UNIT|dpmem:DPMEMA|M_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "datapath:DATAPATH_UNIT|dpmem:DPMEMB|M_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:DATAPATH_UNIT|dpmem:DPMEMC|M_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SAD.ram0_dpmem_a7e4b69b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:DATAPATH_UNIT|dpmem:DPMEMA|M_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SAD.ram0_dpmem_a7e4b69b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:DATAPATH_UNIT|dpmem:DPMEMB|M_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SAD.ram0_dpmem_a7e4b69b.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|Mult0" File: C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd Line: 22
Info (12130): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0"
Info (12133): Instantiated megafunction "datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SAD.ram0_dpmem_a7e4b69b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nh1.tdf
    Info (12023): Found entity 1: altsyncram_8nh1 File: C:/intelFPGA_lite/18.1/SAD/db/altsyncram_8nh1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0"
Info (12133): Instantiated megafunction "datapath:DATAPATH_UNIT|dpmem:DPMEMA|altsyncram:M_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SAD.ram0_dpmem_a7e4b69b.hdl.mif"
Info (12130): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0" File: C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd Line: 22
Info (12133): Instantiated megafunction "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "7"
    Info (12134): Parameter "LPM_WIDTHR" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8fh.tdf
    Info (12023): Found entity 1: add_sub_8fh File: C:/intelFPGA_lite/18.1/SAD/db/add_sub_8fh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "datapath:DATAPATH_UNIT|Multiplier:MULTIPLIERi|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "datapath:DATAPATH_UNIT|dpmem:DPMEMC|altsyncram:M_rtl_0|altsyncram_8nh1:auto_generated|ALTSYNCRAM" File: C:/intelFPGA_lite/18.1/SAD/db/altsyncram_8nh1.tdf Line: 39
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 106 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 65 logic cells
    Info (21064): Implemented 15 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Mon Jun 24 22:48:31 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:33


