<Project ModBy="Inserter" SigType="0" Name="C:/lattice/LimeSDR-Mini_GW/LimeSDR-Mini_lms7_trx/proj/debug.rvl" Date="2022-04-05">
    <IP Version="1_6_042617"/>
    <Design DesignEntry="Schematic/Mixed HDL" Synthesis="synplify" DeviceFamily="ECP5U" DesignName="lms7_trx"/>
    <Core InsertDataset="0" Insert="1" Reveal_sig="420168940" Name="lms7_trx_top_LA0" ID="0">
        <Setting>
            <Clock SampleClk="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
            <TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="1024"/>
            <Capture Mode="0" MinSamplesPerTrig="8"/>
            <Event CntEnable="0" MaxEventCnt="8"/>
            <TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_lms7_trx_top_LA0_net"/>
            <DistRAM Disable="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delay_done"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delay_en"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delay_error"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delay_mode"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_dir"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_done"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_en"/>
                <Bus Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay">
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:0"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:1"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:2"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:3"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:4"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:5"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:6"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_ndelay:7"/>
                </Bus>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_done"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_en"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_error"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/reset_n"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_done_reg"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/min_found_reg"/>
                <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/max_found_reg"/>
                <Bus Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt">
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:0"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:1"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:2"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:3"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:4"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:5"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:6"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/move_cnt:7"/>
                </Bus>
                <Sig Type="SIG" Name="lms_inst/inst0/inst3_cflag"/>
                <Sig Type="SIG" Name="lms_inst/inst0/inst3_direction"/>
                <Sig Type="SIG" Name="lms_inst/inst0/inst3_loadn"/>
                <Sig Type="SIG" Name="lms_inst/inst0/inst3_move"/>
                <Sig Type="SIG" Name="lms_inst/inst0/sel"/>
                <Sig Type="SIG" Name="lms_inst/rx_path/data_cflag"/>
                <Bus Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state">
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:0"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:1"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:2"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:3"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:4"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:5"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:6"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:7"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:8"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:9"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:10"/>
                    <Sig Type="SIG" Name="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state:11"/>
                </Bus>
                <Bus Name="lms_inst/delay_sel">
                    <Sig Type="SIG" Name="lms_inst/delay_sel:0"/>
                    <Sig Type="SIG" Name="lms_inst/delay_sel:1"/>
                </Bus>
                <Sig Type="SIG" Name="lms_inst/rx_path/data_direction"/>
                <Sig Type="SIG" Name="lms_inst/rx_path/data_loadn"/>
                <Sig Type="SIG" Name="lms_inst/rx_path/data_move"/>
            </Trace>
            <Trigger>
                <TU Serialbits="0" Type="0" ID="1" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_en,"/>
                <TU Serialbits="0" Type="0" ID="2" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_en,"/>
                <TU Serialbits="0" Type="0" ID="3" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delayf_ctrl_done,"/>
                <TU Serialbits="0" Type="0" ID="4" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delay_en,"/>
                <TU Serialbits="0" Type="0" ID="5" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/delay_done,"/>
                <TU Serialbits="0" Type="0" ID="6" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_done,"/>
                <TU Serialbits="0" Type="0" ID="7" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_done_reg,"/>
                <TU Serialbits="0" Type="0" ID="8" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_error,"/>
                <TU Serialbits="0" Type="0" ID="9" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/smpl_cmp_en,"/>
                <TU Serialbits="0" Type="0" ID="10" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/min_found_reg,"/>
                <TU Serialbits="0" Type="0" ID="11" Sig="lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/max_found_reg,"/>
                <TU Serialbits="0" Type="0" ID="12" Sig="lms_inst/inst0/inst3_loadn,"/>
                <TU Serialbits="0" Type="0" ID="13" Sig="lms_inst/inst0/inst3_move,"/>
                <TU Serialbits="0" Type="0" ID="14" Sig="lms_inst/inst0/inst3_cflag,"/>
                <TU Serialbits="0" Type="0" ID="15" Sig="(BUS)lms_inst/inst1_delay_ctrl/inst0_delay_ctrl_fsm/current_state[11:0],"/>
                <TU Serialbits="0" Type="0" ID="16" Sig="(BUS)lms_inst/delay_sel[1:0],"/>
                <TE MaxSequence="1" MaxEvnCnt="1" ID="1" Resource="1"/>
            </Trigger>
        </Dataset>
    </Core>
    <Core InsertDataset="0" Insert="1" Reveal_sig="420168941" Name="lms7_trx_top_LA1" ID="1">
        <Setting>
            <Clock SampleClk="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/clk" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
            <TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="256"/>
            <Capture Mode="0" MinSamplesPerTrig="8"/>
            <Event CntEnable="0" MaxEventCnt="8"/>
            <TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_lms7_trx_top_LA1_net"/>
            <DistRAM Disable="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/ai_err"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/aq_err"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/bi_err"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/bq_err"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/cmp_done"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/cmp_error"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/cmp_start"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/compare_stop"/>
                <Bus Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/current_state">
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/current_state:0"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/current_state:1"/>
                </Bus>
                <Bus Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h">
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:0"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:1"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:2"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:3"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:4"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:5"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:6"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:7"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:8"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:9"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:10"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:11"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_h:12"/>
                </Bus>
                <Bus Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l">
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:0"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:1"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:2"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:3"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:4"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:5"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:6"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:7"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:8"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:9"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:10"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:11"/>
                    <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/diq_l:12"/>
                </Bus>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/iq_sel_err"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/reset_n"/>
                <Sig Type="SIG" Name="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/smpl_err"/>
            </Trace>
            <Trigger>
                <TU Serialbits="0" Type="0" ID="1" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/smpl_err,"/>
                <TU Serialbits="0" Type="0" ID="2" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/iq_sel_err,"/>
                <TU Serialbits="0" Type="0" ID="3" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/cmp_start,"/>
                <TU Serialbits="0" Type="0" ID="4" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/cmp_error,"/>
                <TU Serialbits="0" Type="0" ID="5" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/cmp_done,"/>
                <TU Serialbits="0" Type="0" ID="6" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/ai_err,"/>
                <TU Serialbits="0" Type="0" ID="7" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/aq_err,"/>
                <TU Serialbits="0" Type="0" ID="8" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/bi_err,"/>
                <TU Serialbits="0" Type="0" ID="9" Sig="inst6_rxtx_top/rx_path_top_inst5/diq2fifo_inst0/inst3_smpl_cmp/bq_err,"/>
                <TE MaxSequence="2" MaxEvnCnt="1" ID="1" Resource="1"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
