#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0115BAA0 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v011AA770_0 .net "alu_op", 2 0, v011AA610_0; 1 drivers
v011AA718_0 .net "alu_result", 7 0, v011607E8_0; 1 drivers
v011AA820_0 .net "alu_src", 0 0, v011AA560_0; 1 drivers
v011AADA0_0 .net "branch", 0 0, v011AAA30_0; 1 drivers
v011AAF00_0 .net "clk", 0 0, C4<z>; 0 drivers
v011AAF58_0 .net "instruction", 7 0, v011AA4B0_0; 1 drivers
v011AB218_0 .net "jump", 0 0, v011AAB38_0; 1 drivers
v011AB428_0 .net "mem_read", 0 0, v011AA928_0; 1 drivers
v011AAFB0_0 .net "mem_to_reg", 0 0, v011AA5B8_0; 1 drivers
v011AB378_0 .net "mem_write", 0 0, v011AA7C8_0; 1 drivers
v011AB1C0_0 .net "pc", 7 0, v011AAC40_0; 1 drivers
v011AB270_0 .net "reg_dst", 0 0, v011AABE8_0; 1 drivers
v011AB0B8_0 .net "reg_write", 0 0, v011AA9D8_0; 1 drivers
v011AB320_0 .net "reset", 0 0, C4<z>; 0 drivers
v011AB060_0 .net "zero", 0 0, L_011AC848; 1 drivers
S_0115B2A8 .scope module, "imem" "instruction_memory" 2 18, 3 1, S_0115BAA0;
 .timescale 0 0;
v011AAD48_0 .var/i "i", 31 0;
v011AA4B0_0 .var "instruction", 7 0;
v011AA878 .array "mem", 255 0, 7 0;
v011AA6C0_0 .alias "pc", 7 0, v011AB1C0_0;
v011AA878_0 .array/port v011AA878, 0;
v011AA878_1 .array/port v011AA878, 1;
v011AA878_2 .array/port v011AA878, 2;
E_0115A898/0 .event edge, v011A99D0_0, v011AA878_0, v011AA878_1, v011AA878_2;
v011AA878_3 .array/port v011AA878, 3;
v011AA878_4 .array/port v011AA878, 4;
v011AA878_5 .array/port v011AA878, 5;
v011AA878_6 .array/port v011AA878, 6;
E_0115A898/1 .event edge, v011AA878_3, v011AA878_4, v011AA878_5, v011AA878_6;
v011AA878_7 .array/port v011AA878, 7;
v011AA878_8 .array/port v011AA878, 8;
v011AA878_9 .array/port v011AA878, 9;
v011AA878_10 .array/port v011AA878, 10;
E_0115A898/2 .event edge, v011AA878_7, v011AA878_8, v011AA878_9, v011AA878_10;
v011AA878_11 .array/port v011AA878, 11;
v011AA878_12 .array/port v011AA878, 12;
v011AA878_13 .array/port v011AA878, 13;
v011AA878_14 .array/port v011AA878, 14;
E_0115A898/3 .event edge, v011AA878_11, v011AA878_12, v011AA878_13, v011AA878_14;
v011AA878_15 .array/port v011AA878, 15;
v011AA878_16 .array/port v011AA878, 16;
v011AA878_17 .array/port v011AA878, 17;
v011AA878_18 .array/port v011AA878, 18;
E_0115A898/4 .event edge, v011AA878_15, v011AA878_16, v011AA878_17, v011AA878_18;
v011AA878_19 .array/port v011AA878, 19;
v011AA878_20 .array/port v011AA878, 20;
v011AA878_21 .array/port v011AA878, 21;
v011AA878_22 .array/port v011AA878, 22;
E_0115A898/5 .event edge, v011AA878_19, v011AA878_20, v011AA878_21, v011AA878_22;
v011AA878_23 .array/port v011AA878, 23;
v011AA878_24 .array/port v011AA878, 24;
v011AA878_25 .array/port v011AA878, 25;
v011AA878_26 .array/port v011AA878, 26;
E_0115A898/6 .event edge, v011AA878_23, v011AA878_24, v011AA878_25, v011AA878_26;
v011AA878_27 .array/port v011AA878, 27;
v011AA878_28 .array/port v011AA878, 28;
v011AA878_29 .array/port v011AA878, 29;
v011AA878_30 .array/port v011AA878, 30;
E_0115A898/7 .event edge, v011AA878_27, v011AA878_28, v011AA878_29, v011AA878_30;
v011AA878_31 .array/port v011AA878, 31;
v011AA878_32 .array/port v011AA878, 32;
v011AA878_33 .array/port v011AA878, 33;
v011AA878_34 .array/port v011AA878, 34;
E_0115A898/8 .event edge, v011AA878_31, v011AA878_32, v011AA878_33, v011AA878_34;
v011AA878_35 .array/port v011AA878, 35;
v011AA878_36 .array/port v011AA878, 36;
v011AA878_37 .array/port v011AA878, 37;
v011AA878_38 .array/port v011AA878, 38;
E_0115A898/9 .event edge, v011AA878_35, v011AA878_36, v011AA878_37, v011AA878_38;
v011AA878_39 .array/port v011AA878, 39;
v011AA878_40 .array/port v011AA878, 40;
v011AA878_41 .array/port v011AA878, 41;
v011AA878_42 .array/port v011AA878, 42;
E_0115A898/10 .event edge, v011AA878_39, v011AA878_40, v011AA878_41, v011AA878_42;
v011AA878_43 .array/port v011AA878, 43;
v011AA878_44 .array/port v011AA878, 44;
v011AA878_45 .array/port v011AA878, 45;
v011AA878_46 .array/port v011AA878, 46;
E_0115A898/11 .event edge, v011AA878_43, v011AA878_44, v011AA878_45, v011AA878_46;
v011AA878_47 .array/port v011AA878, 47;
v011AA878_48 .array/port v011AA878, 48;
v011AA878_49 .array/port v011AA878, 49;
v011AA878_50 .array/port v011AA878, 50;
E_0115A898/12 .event edge, v011AA878_47, v011AA878_48, v011AA878_49, v011AA878_50;
v011AA878_51 .array/port v011AA878, 51;
v011AA878_52 .array/port v011AA878, 52;
v011AA878_53 .array/port v011AA878, 53;
v011AA878_54 .array/port v011AA878, 54;
E_0115A898/13 .event edge, v011AA878_51, v011AA878_52, v011AA878_53, v011AA878_54;
v011AA878_55 .array/port v011AA878, 55;
v011AA878_56 .array/port v011AA878, 56;
v011AA878_57 .array/port v011AA878, 57;
v011AA878_58 .array/port v011AA878, 58;
E_0115A898/14 .event edge, v011AA878_55, v011AA878_56, v011AA878_57, v011AA878_58;
v011AA878_59 .array/port v011AA878, 59;
v011AA878_60 .array/port v011AA878, 60;
v011AA878_61 .array/port v011AA878, 61;
v011AA878_62 .array/port v011AA878, 62;
E_0115A898/15 .event edge, v011AA878_59, v011AA878_60, v011AA878_61, v011AA878_62;
v011AA878_63 .array/port v011AA878, 63;
v011AA878_64 .array/port v011AA878, 64;
v011AA878_65 .array/port v011AA878, 65;
v011AA878_66 .array/port v011AA878, 66;
E_0115A898/16 .event edge, v011AA878_63, v011AA878_64, v011AA878_65, v011AA878_66;
v011AA878_67 .array/port v011AA878, 67;
v011AA878_68 .array/port v011AA878, 68;
v011AA878_69 .array/port v011AA878, 69;
v011AA878_70 .array/port v011AA878, 70;
E_0115A898/17 .event edge, v011AA878_67, v011AA878_68, v011AA878_69, v011AA878_70;
v011AA878_71 .array/port v011AA878, 71;
v011AA878_72 .array/port v011AA878, 72;
v011AA878_73 .array/port v011AA878, 73;
v011AA878_74 .array/port v011AA878, 74;
E_0115A898/18 .event edge, v011AA878_71, v011AA878_72, v011AA878_73, v011AA878_74;
v011AA878_75 .array/port v011AA878, 75;
v011AA878_76 .array/port v011AA878, 76;
v011AA878_77 .array/port v011AA878, 77;
v011AA878_78 .array/port v011AA878, 78;
E_0115A898/19 .event edge, v011AA878_75, v011AA878_76, v011AA878_77, v011AA878_78;
v011AA878_79 .array/port v011AA878, 79;
v011AA878_80 .array/port v011AA878, 80;
v011AA878_81 .array/port v011AA878, 81;
v011AA878_82 .array/port v011AA878, 82;
E_0115A898/20 .event edge, v011AA878_79, v011AA878_80, v011AA878_81, v011AA878_82;
v011AA878_83 .array/port v011AA878, 83;
v011AA878_84 .array/port v011AA878, 84;
v011AA878_85 .array/port v011AA878, 85;
v011AA878_86 .array/port v011AA878, 86;
E_0115A898/21 .event edge, v011AA878_83, v011AA878_84, v011AA878_85, v011AA878_86;
v011AA878_87 .array/port v011AA878, 87;
v011AA878_88 .array/port v011AA878, 88;
v011AA878_89 .array/port v011AA878, 89;
v011AA878_90 .array/port v011AA878, 90;
E_0115A898/22 .event edge, v011AA878_87, v011AA878_88, v011AA878_89, v011AA878_90;
v011AA878_91 .array/port v011AA878, 91;
v011AA878_92 .array/port v011AA878, 92;
v011AA878_93 .array/port v011AA878, 93;
v011AA878_94 .array/port v011AA878, 94;
E_0115A898/23 .event edge, v011AA878_91, v011AA878_92, v011AA878_93, v011AA878_94;
v011AA878_95 .array/port v011AA878, 95;
v011AA878_96 .array/port v011AA878, 96;
v011AA878_97 .array/port v011AA878, 97;
v011AA878_98 .array/port v011AA878, 98;
E_0115A898/24 .event edge, v011AA878_95, v011AA878_96, v011AA878_97, v011AA878_98;
v011AA878_99 .array/port v011AA878, 99;
v011AA878_100 .array/port v011AA878, 100;
v011AA878_101 .array/port v011AA878, 101;
v011AA878_102 .array/port v011AA878, 102;
E_0115A898/25 .event edge, v011AA878_99, v011AA878_100, v011AA878_101, v011AA878_102;
v011AA878_103 .array/port v011AA878, 103;
v011AA878_104 .array/port v011AA878, 104;
v011AA878_105 .array/port v011AA878, 105;
v011AA878_106 .array/port v011AA878, 106;
E_0115A898/26 .event edge, v011AA878_103, v011AA878_104, v011AA878_105, v011AA878_106;
v011AA878_107 .array/port v011AA878, 107;
v011AA878_108 .array/port v011AA878, 108;
v011AA878_109 .array/port v011AA878, 109;
v011AA878_110 .array/port v011AA878, 110;
E_0115A898/27 .event edge, v011AA878_107, v011AA878_108, v011AA878_109, v011AA878_110;
v011AA878_111 .array/port v011AA878, 111;
v011AA878_112 .array/port v011AA878, 112;
v011AA878_113 .array/port v011AA878, 113;
v011AA878_114 .array/port v011AA878, 114;
E_0115A898/28 .event edge, v011AA878_111, v011AA878_112, v011AA878_113, v011AA878_114;
v011AA878_115 .array/port v011AA878, 115;
v011AA878_116 .array/port v011AA878, 116;
v011AA878_117 .array/port v011AA878, 117;
v011AA878_118 .array/port v011AA878, 118;
E_0115A898/29 .event edge, v011AA878_115, v011AA878_116, v011AA878_117, v011AA878_118;
v011AA878_119 .array/port v011AA878, 119;
v011AA878_120 .array/port v011AA878, 120;
v011AA878_121 .array/port v011AA878, 121;
v011AA878_122 .array/port v011AA878, 122;
E_0115A898/30 .event edge, v011AA878_119, v011AA878_120, v011AA878_121, v011AA878_122;
v011AA878_123 .array/port v011AA878, 123;
v011AA878_124 .array/port v011AA878, 124;
v011AA878_125 .array/port v011AA878, 125;
v011AA878_126 .array/port v011AA878, 126;
E_0115A898/31 .event edge, v011AA878_123, v011AA878_124, v011AA878_125, v011AA878_126;
v011AA878_127 .array/port v011AA878, 127;
v011AA878_128 .array/port v011AA878, 128;
v011AA878_129 .array/port v011AA878, 129;
v011AA878_130 .array/port v011AA878, 130;
E_0115A898/32 .event edge, v011AA878_127, v011AA878_128, v011AA878_129, v011AA878_130;
v011AA878_131 .array/port v011AA878, 131;
v011AA878_132 .array/port v011AA878, 132;
v011AA878_133 .array/port v011AA878, 133;
v011AA878_134 .array/port v011AA878, 134;
E_0115A898/33 .event edge, v011AA878_131, v011AA878_132, v011AA878_133, v011AA878_134;
v011AA878_135 .array/port v011AA878, 135;
v011AA878_136 .array/port v011AA878, 136;
v011AA878_137 .array/port v011AA878, 137;
v011AA878_138 .array/port v011AA878, 138;
E_0115A898/34 .event edge, v011AA878_135, v011AA878_136, v011AA878_137, v011AA878_138;
v011AA878_139 .array/port v011AA878, 139;
v011AA878_140 .array/port v011AA878, 140;
v011AA878_141 .array/port v011AA878, 141;
v011AA878_142 .array/port v011AA878, 142;
E_0115A898/35 .event edge, v011AA878_139, v011AA878_140, v011AA878_141, v011AA878_142;
v011AA878_143 .array/port v011AA878, 143;
v011AA878_144 .array/port v011AA878, 144;
v011AA878_145 .array/port v011AA878, 145;
v011AA878_146 .array/port v011AA878, 146;
E_0115A898/36 .event edge, v011AA878_143, v011AA878_144, v011AA878_145, v011AA878_146;
v011AA878_147 .array/port v011AA878, 147;
v011AA878_148 .array/port v011AA878, 148;
v011AA878_149 .array/port v011AA878, 149;
v011AA878_150 .array/port v011AA878, 150;
E_0115A898/37 .event edge, v011AA878_147, v011AA878_148, v011AA878_149, v011AA878_150;
v011AA878_151 .array/port v011AA878, 151;
v011AA878_152 .array/port v011AA878, 152;
v011AA878_153 .array/port v011AA878, 153;
v011AA878_154 .array/port v011AA878, 154;
E_0115A898/38 .event edge, v011AA878_151, v011AA878_152, v011AA878_153, v011AA878_154;
v011AA878_155 .array/port v011AA878, 155;
v011AA878_156 .array/port v011AA878, 156;
v011AA878_157 .array/port v011AA878, 157;
v011AA878_158 .array/port v011AA878, 158;
E_0115A898/39 .event edge, v011AA878_155, v011AA878_156, v011AA878_157, v011AA878_158;
v011AA878_159 .array/port v011AA878, 159;
v011AA878_160 .array/port v011AA878, 160;
v011AA878_161 .array/port v011AA878, 161;
v011AA878_162 .array/port v011AA878, 162;
E_0115A898/40 .event edge, v011AA878_159, v011AA878_160, v011AA878_161, v011AA878_162;
v011AA878_163 .array/port v011AA878, 163;
v011AA878_164 .array/port v011AA878, 164;
v011AA878_165 .array/port v011AA878, 165;
v011AA878_166 .array/port v011AA878, 166;
E_0115A898/41 .event edge, v011AA878_163, v011AA878_164, v011AA878_165, v011AA878_166;
v011AA878_167 .array/port v011AA878, 167;
v011AA878_168 .array/port v011AA878, 168;
v011AA878_169 .array/port v011AA878, 169;
v011AA878_170 .array/port v011AA878, 170;
E_0115A898/42 .event edge, v011AA878_167, v011AA878_168, v011AA878_169, v011AA878_170;
v011AA878_171 .array/port v011AA878, 171;
v011AA878_172 .array/port v011AA878, 172;
v011AA878_173 .array/port v011AA878, 173;
v011AA878_174 .array/port v011AA878, 174;
E_0115A898/43 .event edge, v011AA878_171, v011AA878_172, v011AA878_173, v011AA878_174;
v011AA878_175 .array/port v011AA878, 175;
v011AA878_176 .array/port v011AA878, 176;
v011AA878_177 .array/port v011AA878, 177;
v011AA878_178 .array/port v011AA878, 178;
E_0115A898/44 .event edge, v011AA878_175, v011AA878_176, v011AA878_177, v011AA878_178;
v011AA878_179 .array/port v011AA878, 179;
v011AA878_180 .array/port v011AA878, 180;
v011AA878_181 .array/port v011AA878, 181;
v011AA878_182 .array/port v011AA878, 182;
E_0115A898/45 .event edge, v011AA878_179, v011AA878_180, v011AA878_181, v011AA878_182;
v011AA878_183 .array/port v011AA878, 183;
v011AA878_184 .array/port v011AA878, 184;
v011AA878_185 .array/port v011AA878, 185;
v011AA878_186 .array/port v011AA878, 186;
E_0115A898/46 .event edge, v011AA878_183, v011AA878_184, v011AA878_185, v011AA878_186;
v011AA878_187 .array/port v011AA878, 187;
v011AA878_188 .array/port v011AA878, 188;
v011AA878_189 .array/port v011AA878, 189;
v011AA878_190 .array/port v011AA878, 190;
E_0115A898/47 .event edge, v011AA878_187, v011AA878_188, v011AA878_189, v011AA878_190;
v011AA878_191 .array/port v011AA878, 191;
v011AA878_192 .array/port v011AA878, 192;
v011AA878_193 .array/port v011AA878, 193;
v011AA878_194 .array/port v011AA878, 194;
E_0115A898/48 .event edge, v011AA878_191, v011AA878_192, v011AA878_193, v011AA878_194;
v011AA878_195 .array/port v011AA878, 195;
v011AA878_196 .array/port v011AA878, 196;
v011AA878_197 .array/port v011AA878, 197;
v011AA878_198 .array/port v011AA878, 198;
E_0115A898/49 .event edge, v011AA878_195, v011AA878_196, v011AA878_197, v011AA878_198;
v011AA878_199 .array/port v011AA878, 199;
v011AA878_200 .array/port v011AA878, 200;
v011AA878_201 .array/port v011AA878, 201;
v011AA878_202 .array/port v011AA878, 202;
E_0115A898/50 .event edge, v011AA878_199, v011AA878_200, v011AA878_201, v011AA878_202;
v011AA878_203 .array/port v011AA878, 203;
v011AA878_204 .array/port v011AA878, 204;
v011AA878_205 .array/port v011AA878, 205;
v011AA878_206 .array/port v011AA878, 206;
E_0115A898/51 .event edge, v011AA878_203, v011AA878_204, v011AA878_205, v011AA878_206;
v011AA878_207 .array/port v011AA878, 207;
v011AA878_208 .array/port v011AA878, 208;
v011AA878_209 .array/port v011AA878, 209;
v011AA878_210 .array/port v011AA878, 210;
E_0115A898/52 .event edge, v011AA878_207, v011AA878_208, v011AA878_209, v011AA878_210;
v011AA878_211 .array/port v011AA878, 211;
v011AA878_212 .array/port v011AA878, 212;
v011AA878_213 .array/port v011AA878, 213;
v011AA878_214 .array/port v011AA878, 214;
E_0115A898/53 .event edge, v011AA878_211, v011AA878_212, v011AA878_213, v011AA878_214;
v011AA878_215 .array/port v011AA878, 215;
v011AA878_216 .array/port v011AA878, 216;
v011AA878_217 .array/port v011AA878, 217;
v011AA878_218 .array/port v011AA878, 218;
E_0115A898/54 .event edge, v011AA878_215, v011AA878_216, v011AA878_217, v011AA878_218;
v011AA878_219 .array/port v011AA878, 219;
v011AA878_220 .array/port v011AA878, 220;
v011AA878_221 .array/port v011AA878, 221;
v011AA878_222 .array/port v011AA878, 222;
E_0115A898/55 .event edge, v011AA878_219, v011AA878_220, v011AA878_221, v011AA878_222;
v011AA878_223 .array/port v011AA878, 223;
v011AA878_224 .array/port v011AA878, 224;
v011AA878_225 .array/port v011AA878, 225;
v011AA878_226 .array/port v011AA878, 226;
E_0115A898/56 .event edge, v011AA878_223, v011AA878_224, v011AA878_225, v011AA878_226;
v011AA878_227 .array/port v011AA878, 227;
v011AA878_228 .array/port v011AA878, 228;
v011AA878_229 .array/port v011AA878, 229;
v011AA878_230 .array/port v011AA878, 230;
E_0115A898/57 .event edge, v011AA878_227, v011AA878_228, v011AA878_229, v011AA878_230;
v011AA878_231 .array/port v011AA878, 231;
v011AA878_232 .array/port v011AA878, 232;
v011AA878_233 .array/port v011AA878, 233;
v011AA878_234 .array/port v011AA878, 234;
E_0115A898/58 .event edge, v011AA878_231, v011AA878_232, v011AA878_233, v011AA878_234;
v011AA878_235 .array/port v011AA878, 235;
v011AA878_236 .array/port v011AA878, 236;
v011AA878_237 .array/port v011AA878, 237;
v011AA878_238 .array/port v011AA878, 238;
E_0115A898/59 .event edge, v011AA878_235, v011AA878_236, v011AA878_237, v011AA878_238;
v011AA878_239 .array/port v011AA878, 239;
v011AA878_240 .array/port v011AA878, 240;
v011AA878_241 .array/port v011AA878, 241;
v011AA878_242 .array/port v011AA878, 242;
E_0115A898/60 .event edge, v011AA878_239, v011AA878_240, v011AA878_241, v011AA878_242;
v011AA878_243 .array/port v011AA878, 243;
v011AA878_244 .array/port v011AA878, 244;
v011AA878_245 .array/port v011AA878, 245;
v011AA878_246 .array/port v011AA878, 246;
E_0115A898/61 .event edge, v011AA878_243, v011AA878_244, v011AA878_245, v011AA878_246;
v011AA878_247 .array/port v011AA878, 247;
v011AA878_248 .array/port v011AA878, 248;
v011AA878_249 .array/port v011AA878, 249;
v011AA878_250 .array/port v011AA878, 250;
E_0115A898/62 .event edge, v011AA878_247, v011AA878_248, v011AA878_249, v011AA878_250;
v011AA878_251 .array/port v011AA878, 251;
v011AA878_252 .array/port v011AA878, 252;
v011AA878_253 .array/port v011AA878, 253;
v011AA878_254 .array/port v011AA878, 254;
E_0115A898/63 .event edge, v011AA878_251, v011AA878_252, v011AA878_253, v011AA878_254;
v011AA878_255 .array/port v011AA878, 255;
E_0115A898/64 .event edge, v011AA878_255;
E_0115A898 .event/or E_0115A898/0, E_0115A898/1, E_0115A898/2, E_0115A898/3, E_0115A898/4, E_0115A898/5, E_0115A898/6, E_0115A898/7, E_0115A898/8, E_0115A898/9, E_0115A898/10, E_0115A898/11, E_0115A898/12, E_0115A898/13, E_0115A898/14, E_0115A898/15, E_0115A898/16, E_0115A898/17, E_0115A898/18, E_0115A898/19, E_0115A898/20, E_0115A898/21, E_0115A898/22, E_0115A898/23, E_0115A898/24, E_0115A898/25, E_0115A898/26, E_0115A898/27, E_0115A898/28, E_0115A898/29, E_0115A898/30, E_0115A898/31, E_0115A898/32, E_0115A898/33, E_0115A898/34, E_0115A898/35, E_0115A898/36, E_0115A898/37, E_0115A898/38, E_0115A898/39, E_0115A898/40, E_0115A898/41, E_0115A898/42, E_0115A898/43, E_0115A898/44, E_0115A898/45, E_0115A898/46, E_0115A898/47, E_0115A898/48, E_0115A898/49, E_0115A898/50, E_0115A898/51, E_0115A898/52, E_0115A898/53, E_0115A898/54, E_0115A898/55, E_0115A898/56, E_0115A898/57, E_0115A898/58, E_0115A898/59, E_0115A898/60, E_0115A898/61, E_0115A898/62, E_0115A898/63, E_0115A898/64;
S_0115B110 .scope module, "ctrl" "control" 2 24, 4 1, S_0115BAA0;
 .timescale 0 0;
v011AA610_0 .var "alu_op", 2 0;
v011AA560_0 .var "alu_src", 0 0;
v011AAA30_0 .var "branch", 0 0;
v011AA668_0 .alias "instruction", 7 0, v011AAF58_0;
v011AAB38_0 .var "jump", 0 0;
v011AA928_0 .var "mem_read", 0 0;
v011AA5B8_0 .var "mem_to_reg", 0 0;
v011AA7C8_0 .var "mem_write", 0 0;
v011AAB90_0 .net "opcode", 2 0, L_011AB110; 1 drivers
v011AABE8_0 .var "reg_dst", 0 0;
v011AA9D8_0 .var "reg_write", 0 0;
E_0115A818 .event edge, v011AAB90_0, v011A9EF8_0;
L_011AB110 .part v011AA4B0_0, 5, 3;
S_0115BC38 .scope module, "dp" "datapath" 2 38, 5 4, S_0115BAA0;
 .timescale 0 0;
L_011ABAA0 .functor AND 1, v011AAA30_0, L_011AC848, C4<1>, C4<1>;
v011A9D40_0 .net *"_s11", 4 0, L_011AB168; 1 drivers
v011A9870_0 .net *"_s14", 0 0, L_011ABAA0; 1 drivers
v011A9AD8_0 .net *"_s16", 7 0, L_011ACF28; 1 drivers
v011A98C8_0 .net *"_s2", 7 0, C4<00000001>; 1 drivers
v011A9F50_0 .net *"_s25", 0 0, L_011ACA58; 1 drivers
v011A9E48_0 .net *"_s26", 4 0, L_011ACC68; 1 drivers
v011A9EA0_0 .net *"_s29", 1 0, L_011AC4D8; 1 drivers
v011A9768_0 .net *"_s30", 6 0, L_011ACAB0; 1 drivers
v011A9B88_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v011A9BE0_0 .net *"_s41", 2 0, L_011AC530; 1 drivers
v011A9C38_0 .net *"_s43", 1 0, L_011ACB08; 1 drivers
v011A9DF0_0 .net *"_s44", 2 0, L_011ACD18; 1 drivers
v011A95B0_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v011A96B8_0 .net *"_s9", 2 0, L_011AB008; 1 drivers
v011A9558_0 .net "alu_b", 7 0, L_011AC8A0; 1 drivers
v011A9608_0 .alias "alu_op", 2 0, v011AA770_0;
v011A9660_0 .alias "alu_result", 7 0, v011AA718_0;
v011A9A28_0 .alias "alu_src", 0 0, v011AA820_0;
v011A97C0_0 .alias "branch", 0 0, v011AADA0_0;
v011A9920_0 .net "branch_addr", 7 0, L_011AB2C8; 1 drivers
v011A9CE8_0 .alias "clk", 0 0, v011AAF00_0;
v011A9EF8_0 .alias "instruction", 7 0, v011AAF58_0;
v011A9D98_0 .alias "jump", 0 0, v011AB218_0;
v011A9978_0 .net "jump_addr", 7 0, L_011AC740; 1 drivers
v011A94A8_0 .alias "mem_read", 0 0, v011AB428_0;
v011A9500_0 .net "mem_read_data", 7 0, v011606E0_0; 1 drivers
v011A9710_0 .alias "mem_to_reg", 0 0, v011AAFB0_0;
v011A9818_0 .alias "mem_write", 0 0, v011AB378_0;
v011A99D0_0 .alias "pc", 7 0, v011AB1C0_0;
v011A9A80_0 .net "pc_next", 7 0, L_011ACED0; 1 drivers
v011AAC98_0 .net "pc_plus_1", 7 0, L_011AB3D0; 1 drivers
v011AAC40_0 .var "pc_reg", 7 0;
v011AAA88_0 .net "read_data1", 7 0, L_011ACE78; 1 drivers
v011AA8D0_0 .net "read_data2", 7 0, L_011ACF80; 1 drivers
v011AADF8_0 .alias "reg_dst", 0 0, v011AB270_0;
v011AACF0_0 .alias "reg_write", 0 0, v011AB0B8_0;
v011AA508_0 .alias "reset", 0 0, v011AB320_0;
v011AA980_0 .net "sign_ext_imm", 7 0, L_011ACDC8; 1 drivers
v011AAEA8_0 .net "write_data", 7 0, L_011AC8F8; 1 drivers
v011AAE50_0 .net "write_reg", 2 0, L_011ACBB8; 1 drivers
v011AAAE0_0 .alias "zero", 0 0, v011AB060_0;
L_011AB3D0 .arith/sum 8, v011AAC40_0, C4<00000001>;
L_011AB2C8 .arith/sum 8, L_011AB3D0, L_011ACDC8;
L_011AB008 .part L_011AB3D0, 5, 3;
L_011AB168 .part v011AA4B0_0, 0, 5;
L_011AC740 .concat [ 5 3 0 0], L_011AB168, L_011AB008;
L_011ACF28 .functor MUXZ 8, L_011AB3D0, L_011AB2C8, L_011ABAA0, C4<>;
L_011ACED0 .functor MUXZ 8, L_011ACF28, L_011AC740, v011AAB38_0, C4<>;
L_011ACC10 .part v011AA4B0_0, 2, 3;
L_011AC7F0 .part v011AA4B0_0, 0, 3;
L_011ACA58 .part v011AA4B0_0, 1, 1;
LS_011ACC68_0_0 .concat [ 1 1 1 1], L_011ACA58, L_011ACA58, L_011ACA58, L_011ACA58;
LS_011ACC68_0_4 .concat [ 1 0 0 0], L_011ACA58;
L_011ACC68 .concat [ 4 1 0 0], LS_011ACC68_0_0, LS_011ACC68_0_4;
L_011AC4D8 .part v011AA4B0_0, 0, 2;
L_011ACAB0 .concat [ 2 5 0 0], L_011AC4D8, L_011ACC68;
L_011ACDC8 .concat [ 7 1 0 0], L_011ACAB0, C4<0>;
L_011AC8A0 .functor MUXZ 8, L_011ACF80, L_011ACDC8, v011AA560_0, C4<>;
L_011AC8F8 .functor MUXZ 8, v011607E8_0, v011606E0_0, v011AA5B8_0, C4<>;
L_011AC530 .part v011AA4B0_0, 2, 3;
L_011ACB08 .part v011AA4B0_0, 0, 2;
L_011ACD18 .concat [ 2 1 0 0], L_011ACB08, C4<0>;
L_011ACBB8 .functor MUXZ 3, L_011ACD18, L_011AC530, v011AABE8_0, C4<>;
S_0115B088 .scope module, "rf" "register_file" 5 45, 6 1, S_0115BC38;
 .timescale 0 0;
v011608F0_0 .net *"_s0", 2 0, C4<000>; 1 drivers
v011602C0_0 .net *"_s10", 2 0, C4<000>; 1 drivers
v01160268_0 .net *"_s12", 0 0, L_011ACB60; 1 drivers
v011603C8_0 .net *"_s14", 7 0, C4<00000000>; 1 drivers
v011AA370_0 .net *"_s16", 7 0, L_011ACE20; 1 drivers
v011AA3C8_0 .net *"_s2", 0 0, L_011AC798; 1 drivers
v011AA420_0 .net *"_s4", 7 0, C4<00000000>; 1 drivers
v011AA0B0_0 .net *"_s6", 7 0, L_011AC9A8; 1 drivers
v011AA268_0 .alias "clk", 0 0, v011AAF00_0;
v011A9FA8_0 .var/i "i", 31 0;
v011AA210_0 .alias "read_data1", 7 0, v011AAA88_0;
v011AA000_0 .alias "read_data2", 7 0, v011AA8D0_0;
v011AA108_0 .net "read_reg1", 2 0, L_011ACC10; 1 drivers
v011AA160_0 .net "read_reg2", 2 0, L_011AC7F0; 1 drivers
v011AA2C0_0 .alias "reg_write", 0 0, v011AB0B8_0;
v011AA058 .array "regs", 7 0, 7 0;
v011AA1B8_0 .alias "reset", 0 0, v011AB320_0;
v011AA318_0 .alias "write_data", 7 0, v011AAEA8_0;
v011A9C90_0 .alias "write_reg", 2 0, v011AAE50_0;
E_0115A2F8 .event posedge, v011AA1B8_0, v01160630_0;
L_011AC798 .cmp/eq 3, L_011ACC10, C4<000>;
L_011AC9A8 .array/port v011AA058, L_011ACC10;
L_011ACE78 .functor MUXZ 8, L_011AC9A8, C4<00000000>, L_011AC798, C4<>;
L_011ACB60 .cmp/eq 3, L_011AC7F0, C4<000>;
L_011ACE20 .array/port v011AA058, L_011AC7F0;
L_011ACF80 .functor MUXZ 8, L_011ACE20, C4<00000000>, L_011ACB60, C4<>;
S_0115B660 .scope module, "alu_unit" "alu" 5 60, 7 1, S_0115BC38;
 .timescale 0 0;
P_0116CA7C .param/l "ADD" 7 8, C4<000>;
P_0116CA90 .param/l "AND" 7 10, C4<010>;
P_0116CAA4 .param/l "NOT" 7 13, C4<101>;
P_0116CAB8 .param/l "OR" 7 11, C4<011>;
P_0116CACC .param/l "SLT" 7 14, C4<110>;
P_0116CAE0 .param/l "SUB" 7 9, C4<001>;
P_0116CAF4 .param/l "XOR" 7 12, C4<100>;
v01160478_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v01160210_0 .alias "a", 7 0, v011AAA88_0;
v011604D0_0 .alias "b", 7 0, v011A9558_0;
v01160790_0 .alias "op", 2 0, v011AA770_0;
v011607E8_0 .var "out", 7 0;
v01160840_0 .alias "zero", 0 0, v011AB060_0;
E_0115A5F8 .event edge, v01160790_0, v01160210_0, v011604D0_0;
L_011AC848 .cmp/eq 8, v011607E8_0, C4<00000000>;
S_0115B000 .scope module, "dmem" "data_memory" 5 69, 8 1, S_0115BC38;
 .timescale 0 0;
v01160528_0 .alias "address", 7 0, v011AA718_0;
v01160630_0 .alias "clk", 0 0, v011AAF00_0;
v01160370_0 .var/i "i", 31 0;
v01160898 .array "mem", 255 0, 7 0;
v01160688_0 .alias "mem_read", 0 0, v011AB428_0;
v011605D8_0 .alias "mem_write", 0 0, v011AB378_0;
v011606E0_0 .var "read_data", 7 0;
v01160738_0 .alias "write_data", 7 0, v011AA8D0_0;
E_0115A518 .event posedge, v01160630_0;
v01160898_0 .array/port v01160898, 0;
v01160898_1 .array/port v01160898, 1;
E_0115A558/0 .event edge, v01160688_0, v01160528_0, v01160898_0, v01160898_1;
v01160898_2 .array/port v01160898, 2;
v01160898_3 .array/port v01160898, 3;
v01160898_4 .array/port v01160898, 4;
v01160898_5 .array/port v01160898, 5;
E_0115A558/1 .event edge, v01160898_2, v01160898_3, v01160898_4, v01160898_5;
v01160898_6 .array/port v01160898, 6;
v01160898_7 .array/port v01160898, 7;
v01160898_8 .array/port v01160898, 8;
v01160898_9 .array/port v01160898, 9;
E_0115A558/2 .event edge, v01160898_6, v01160898_7, v01160898_8, v01160898_9;
v01160898_10 .array/port v01160898, 10;
v01160898_11 .array/port v01160898, 11;
v01160898_12 .array/port v01160898, 12;
v01160898_13 .array/port v01160898, 13;
E_0115A558/3 .event edge, v01160898_10, v01160898_11, v01160898_12, v01160898_13;
v01160898_14 .array/port v01160898, 14;
v01160898_15 .array/port v01160898, 15;
v01160898_16 .array/port v01160898, 16;
v01160898_17 .array/port v01160898, 17;
E_0115A558/4 .event edge, v01160898_14, v01160898_15, v01160898_16, v01160898_17;
v01160898_18 .array/port v01160898, 18;
v01160898_19 .array/port v01160898, 19;
v01160898_20 .array/port v01160898, 20;
v01160898_21 .array/port v01160898, 21;
E_0115A558/5 .event edge, v01160898_18, v01160898_19, v01160898_20, v01160898_21;
v01160898_22 .array/port v01160898, 22;
v01160898_23 .array/port v01160898, 23;
v01160898_24 .array/port v01160898, 24;
v01160898_25 .array/port v01160898, 25;
E_0115A558/6 .event edge, v01160898_22, v01160898_23, v01160898_24, v01160898_25;
v01160898_26 .array/port v01160898, 26;
v01160898_27 .array/port v01160898, 27;
v01160898_28 .array/port v01160898, 28;
v01160898_29 .array/port v01160898, 29;
E_0115A558/7 .event edge, v01160898_26, v01160898_27, v01160898_28, v01160898_29;
v01160898_30 .array/port v01160898, 30;
v01160898_31 .array/port v01160898, 31;
v01160898_32 .array/port v01160898, 32;
v01160898_33 .array/port v01160898, 33;
E_0115A558/8 .event edge, v01160898_30, v01160898_31, v01160898_32, v01160898_33;
v01160898_34 .array/port v01160898, 34;
v01160898_35 .array/port v01160898, 35;
v01160898_36 .array/port v01160898, 36;
v01160898_37 .array/port v01160898, 37;
E_0115A558/9 .event edge, v01160898_34, v01160898_35, v01160898_36, v01160898_37;
v01160898_38 .array/port v01160898, 38;
v01160898_39 .array/port v01160898, 39;
v01160898_40 .array/port v01160898, 40;
v01160898_41 .array/port v01160898, 41;
E_0115A558/10 .event edge, v01160898_38, v01160898_39, v01160898_40, v01160898_41;
v01160898_42 .array/port v01160898, 42;
v01160898_43 .array/port v01160898, 43;
v01160898_44 .array/port v01160898, 44;
v01160898_45 .array/port v01160898, 45;
E_0115A558/11 .event edge, v01160898_42, v01160898_43, v01160898_44, v01160898_45;
v01160898_46 .array/port v01160898, 46;
v01160898_47 .array/port v01160898, 47;
v01160898_48 .array/port v01160898, 48;
v01160898_49 .array/port v01160898, 49;
E_0115A558/12 .event edge, v01160898_46, v01160898_47, v01160898_48, v01160898_49;
v01160898_50 .array/port v01160898, 50;
v01160898_51 .array/port v01160898, 51;
v01160898_52 .array/port v01160898, 52;
v01160898_53 .array/port v01160898, 53;
E_0115A558/13 .event edge, v01160898_50, v01160898_51, v01160898_52, v01160898_53;
v01160898_54 .array/port v01160898, 54;
v01160898_55 .array/port v01160898, 55;
v01160898_56 .array/port v01160898, 56;
v01160898_57 .array/port v01160898, 57;
E_0115A558/14 .event edge, v01160898_54, v01160898_55, v01160898_56, v01160898_57;
v01160898_58 .array/port v01160898, 58;
v01160898_59 .array/port v01160898, 59;
v01160898_60 .array/port v01160898, 60;
v01160898_61 .array/port v01160898, 61;
E_0115A558/15 .event edge, v01160898_58, v01160898_59, v01160898_60, v01160898_61;
v01160898_62 .array/port v01160898, 62;
v01160898_63 .array/port v01160898, 63;
v01160898_64 .array/port v01160898, 64;
v01160898_65 .array/port v01160898, 65;
E_0115A558/16 .event edge, v01160898_62, v01160898_63, v01160898_64, v01160898_65;
v01160898_66 .array/port v01160898, 66;
v01160898_67 .array/port v01160898, 67;
v01160898_68 .array/port v01160898, 68;
v01160898_69 .array/port v01160898, 69;
E_0115A558/17 .event edge, v01160898_66, v01160898_67, v01160898_68, v01160898_69;
v01160898_70 .array/port v01160898, 70;
v01160898_71 .array/port v01160898, 71;
v01160898_72 .array/port v01160898, 72;
v01160898_73 .array/port v01160898, 73;
E_0115A558/18 .event edge, v01160898_70, v01160898_71, v01160898_72, v01160898_73;
v01160898_74 .array/port v01160898, 74;
v01160898_75 .array/port v01160898, 75;
v01160898_76 .array/port v01160898, 76;
v01160898_77 .array/port v01160898, 77;
E_0115A558/19 .event edge, v01160898_74, v01160898_75, v01160898_76, v01160898_77;
v01160898_78 .array/port v01160898, 78;
v01160898_79 .array/port v01160898, 79;
v01160898_80 .array/port v01160898, 80;
v01160898_81 .array/port v01160898, 81;
E_0115A558/20 .event edge, v01160898_78, v01160898_79, v01160898_80, v01160898_81;
v01160898_82 .array/port v01160898, 82;
v01160898_83 .array/port v01160898, 83;
v01160898_84 .array/port v01160898, 84;
v01160898_85 .array/port v01160898, 85;
E_0115A558/21 .event edge, v01160898_82, v01160898_83, v01160898_84, v01160898_85;
v01160898_86 .array/port v01160898, 86;
v01160898_87 .array/port v01160898, 87;
v01160898_88 .array/port v01160898, 88;
v01160898_89 .array/port v01160898, 89;
E_0115A558/22 .event edge, v01160898_86, v01160898_87, v01160898_88, v01160898_89;
v01160898_90 .array/port v01160898, 90;
v01160898_91 .array/port v01160898, 91;
v01160898_92 .array/port v01160898, 92;
v01160898_93 .array/port v01160898, 93;
E_0115A558/23 .event edge, v01160898_90, v01160898_91, v01160898_92, v01160898_93;
v01160898_94 .array/port v01160898, 94;
v01160898_95 .array/port v01160898, 95;
v01160898_96 .array/port v01160898, 96;
v01160898_97 .array/port v01160898, 97;
E_0115A558/24 .event edge, v01160898_94, v01160898_95, v01160898_96, v01160898_97;
v01160898_98 .array/port v01160898, 98;
v01160898_99 .array/port v01160898, 99;
v01160898_100 .array/port v01160898, 100;
v01160898_101 .array/port v01160898, 101;
E_0115A558/25 .event edge, v01160898_98, v01160898_99, v01160898_100, v01160898_101;
v01160898_102 .array/port v01160898, 102;
v01160898_103 .array/port v01160898, 103;
v01160898_104 .array/port v01160898, 104;
v01160898_105 .array/port v01160898, 105;
E_0115A558/26 .event edge, v01160898_102, v01160898_103, v01160898_104, v01160898_105;
v01160898_106 .array/port v01160898, 106;
v01160898_107 .array/port v01160898, 107;
v01160898_108 .array/port v01160898, 108;
v01160898_109 .array/port v01160898, 109;
E_0115A558/27 .event edge, v01160898_106, v01160898_107, v01160898_108, v01160898_109;
v01160898_110 .array/port v01160898, 110;
v01160898_111 .array/port v01160898, 111;
v01160898_112 .array/port v01160898, 112;
v01160898_113 .array/port v01160898, 113;
E_0115A558/28 .event edge, v01160898_110, v01160898_111, v01160898_112, v01160898_113;
v01160898_114 .array/port v01160898, 114;
v01160898_115 .array/port v01160898, 115;
v01160898_116 .array/port v01160898, 116;
v01160898_117 .array/port v01160898, 117;
E_0115A558/29 .event edge, v01160898_114, v01160898_115, v01160898_116, v01160898_117;
v01160898_118 .array/port v01160898, 118;
v01160898_119 .array/port v01160898, 119;
v01160898_120 .array/port v01160898, 120;
v01160898_121 .array/port v01160898, 121;
E_0115A558/30 .event edge, v01160898_118, v01160898_119, v01160898_120, v01160898_121;
v01160898_122 .array/port v01160898, 122;
v01160898_123 .array/port v01160898, 123;
v01160898_124 .array/port v01160898, 124;
v01160898_125 .array/port v01160898, 125;
E_0115A558/31 .event edge, v01160898_122, v01160898_123, v01160898_124, v01160898_125;
v01160898_126 .array/port v01160898, 126;
v01160898_127 .array/port v01160898, 127;
v01160898_128 .array/port v01160898, 128;
v01160898_129 .array/port v01160898, 129;
E_0115A558/32 .event edge, v01160898_126, v01160898_127, v01160898_128, v01160898_129;
v01160898_130 .array/port v01160898, 130;
v01160898_131 .array/port v01160898, 131;
v01160898_132 .array/port v01160898, 132;
v01160898_133 .array/port v01160898, 133;
E_0115A558/33 .event edge, v01160898_130, v01160898_131, v01160898_132, v01160898_133;
v01160898_134 .array/port v01160898, 134;
v01160898_135 .array/port v01160898, 135;
v01160898_136 .array/port v01160898, 136;
v01160898_137 .array/port v01160898, 137;
E_0115A558/34 .event edge, v01160898_134, v01160898_135, v01160898_136, v01160898_137;
v01160898_138 .array/port v01160898, 138;
v01160898_139 .array/port v01160898, 139;
v01160898_140 .array/port v01160898, 140;
v01160898_141 .array/port v01160898, 141;
E_0115A558/35 .event edge, v01160898_138, v01160898_139, v01160898_140, v01160898_141;
v01160898_142 .array/port v01160898, 142;
v01160898_143 .array/port v01160898, 143;
v01160898_144 .array/port v01160898, 144;
v01160898_145 .array/port v01160898, 145;
E_0115A558/36 .event edge, v01160898_142, v01160898_143, v01160898_144, v01160898_145;
v01160898_146 .array/port v01160898, 146;
v01160898_147 .array/port v01160898, 147;
v01160898_148 .array/port v01160898, 148;
v01160898_149 .array/port v01160898, 149;
E_0115A558/37 .event edge, v01160898_146, v01160898_147, v01160898_148, v01160898_149;
v01160898_150 .array/port v01160898, 150;
v01160898_151 .array/port v01160898, 151;
v01160898_152 .array/port v01160898, 152;
v01160898_153 .array/port v01160898, 153;
E_0115A558/38 .event edge, v01160898_150, v01160898_151, v01160898_152, v01160898_153;
v01160898_154 .array/port v01160898, 154;
v01160898_155 .array/port v01160898, 155;
v01160898_156 .array/port v01160898, 156;
v01160898_157 .array/port v01160898, 157;
E_0115A558/39 .event edge, v01160898_154, v01160898_155, v01160898_156, v01160898_157;
v01160898_158 .array/port v01160898, 158;
v01160898_159 .array/port v01160898, 159;
v01160898_160 .array/port v01160898, 160;
v01160898_161 .array/port v01160898, 161;
E_0115A558/40 .event edge, v01160898_158, v01160898_159, v01160898_160, v01160898_161;
v01160898_162 .array/port v01160898, 162;
v01160898_163 .array/port v01160898, 163;
v01160898_164 .array/port v01160898, 164;
v01160898_165 .array/port v01160898, 165;
E_0115A558/41 .event edge, v01160898_162, v01160898_163, v01160898_164, v01160898_165;
v01160898_166 .array/port v01160898, 166;
v01160898_167 .array/port v01160898, 167;
v01160898_168 .array/port v01160898, 168;
v01160898_169 .array/port v01160898, 169;
E_0115A558/42 .event edge, v01160898_166, v01160898_167, v01160898_168, v01160898_169;
v01160898_170 .array/port v01160898, 170;
v01160898_171 .array/port v01160898, 171;
v01160898_172 .array/port v01160898, 172;
v01160898_173 .array/port v01160898, 173;
E_0115A558/43 .event edge, v01160898_170, v01160898_171, v01160898_172, v01160898_173;
v01160898_174 .array/port v01160898, 174;
v01160898_175 .array/port v01160898, 175;
v01160898_176 .array/port v01160898, 176;
v01160898_177 .array/port v01160898, 177;
E_0115A558/44 .event edge, v01160898_174, v01160898_175, v01160898_176, v01160898_177;
v01160898_178 .array/port v01160898, 178;
v01160898_179 .array/port v01160898, 179;
v01160898_180 .array/port v01160898, 180;
v01160898_181 .array/port v01160898, 181;
E_0115A558/45 .event edge, v01160898_178, v01160898_179, v01160898_180, v01160898_181;
v01160898_182 .array/port v01160898, 182;
v01160898_183 .array/port v01160898, 183;
v01160898_184 .array/port v01160898, 184;
v01160898_185 .array/port v01160898, 185;
E_0115A558/46 .event edge, v01160898_182, v01160898_183, v01160898_184, v01160898_185;
v01160898_186 .array/port v01160898, 186;
v01160898_187 .array/port v01160898, 187;
v01160898_188 .array/port v01160898, 188;
v01160898_189 .array/port v01160898, 189;
E_0115A558/47 .event edge, v01160898_186, v01160898_187, v01160898_188, v01160898_189;
v01160898_190 .array/port v01160898, 190;
v01160898_191 .array/port v01160898, 191;
v01160898_192 .array/port v01160898, 192;
v01160898_193 .array/port v01160898, 193;
E_0115A558/48 .event edge, v01160898_190, v01160898_191, v01160898_192, v01160898_193;
v01160898_194 .array/port v01160898, 194;
v01160898_195 .array/port v01160898, 195;
v01160898_196 .array/port v01160898, 196;
v01160898_197 .array/port v01160898, 197;
E_0115A558/49 .event edge, v01160898_194, v01160898_195, v01160898_196, v01160898_197;
v01160898_198 .array/port v01160898, 198;
v01160898_199 .array/port v01160898, 199;
v01160898_200 .array/port v01160898, 200;
v01160898_201 .array/port v01160898, 201;
E_0115A558/50 .event edge, v01160898_198, v01160898_199, v01160898_200, v01160898_201;
v01160898_202 .array/port v01160898, 202;
v01160898_203 .array/port v01160898, 203;
v01160898_204 .array/port v01160898, 204;
v01160898_205 .array/port v01160898, 205;
E_0115A558/51 .event edge, v01160898_202, v01160898_203, v01160898_204, v01160898_205;
v01160898_206 .array/port v01160898, 206;
v01160898_207 .array/port v01160898, 207;
v01160898_208 .array/port v01160898, 208;
v01160898_209 .array/port v01160898, 209;
E_0115A558/52 .event edge, v01160898_206, v01160898_207, v01160898_208, v01160898_209;
v01160898_210 .array/port v01160898, 210;
v01160898_211 .array/port v01160898, 211;
v01160898_212 .array/port v01160898, 212;
v01160898_213 .array/port v01160898, 213;
E_0115A558/53 .event edge, v01160898_210, v01160898_211, v01160898_212, v01160898_213;
v01160898_214 .array/port v01160898, 214;
v01160898_215 .array/port v01160898, 215;
v01160898_216 .array/port v01160898, 216;
v01160898_217 .array/port v01160898, 217;
E_0115A558/54 .event edge, v01160898_214, v01160898_215, v01160898_216, v01160898_217;
v01160898_218 .array/port v01160898, 218;
v01160898_219 .array/port v01160898, 219;
v01160898_220 .array/port v01160898, 220;
v01160898_221 .array/port v01160898, 221;
E_0115A558/55 .event edge, v01160898_218, v01160898_219, v01160898_220, v01160898_221;
v01160898_222 .array/port v01160898, 222;
v01160898_223 .array/port v01160898, 223;
v01160898_224 .array/port v01160898, 224;
v01160898_225 .array/port v01160898, 225;
E_0115A558/56 .event edge, v01160898_222, v01160898_223, v01160898_224, v01160898_225;
v01160898_226 .array/port v01160898, 226;
v01160898_227 .array/port v01160898, 227;
v01160898_228 .array/port v01160898, 228;
v01160898_229 .array/port v01160898, 229;
E_0115A558/57 .event edge, v01160898_226, v01160898_227, v01160898_228, v01160898_229;
v01160898_230 .array/port v01160898, 230;
v01160898_231 .array/port v01160898, 231;
v01160898_232 .array/port v01160898, 232;
v01160898_233 .array/port v01160898, 233;
E_0115A558/58 .event edge, v01160898_230, v01160898_231, v01160898_232, v01160898_233;
v01160898_234 .array/port v01160898, 234;
v01160898_235 .array/port v01160898, 235;
v01160898_236 .array/port v01160898, 236;
v01160898_237 .array/port v01160898, 237;
E_0115A558/59 .event edge, v01160898_234, v01160898_235, v01160898_236, v01160898_237;
v01160898_238 .array/port v01160898, 238;
v01160898_239 .array/port v01160898, 239;
v01160898_240 .array/port v01160898, 240;
v01160898_241 .array/port v01160898, 241;
E_0115A558/60 .event edge, v01160898_238, v01160898_239, v01160898_240, v01160898_241;
v01160898_242 .array/port v01160898, 242;
v01160898_243 .array/port v01160898, 243;
v01160898_244 .array/port v01160898, 244;
v01160898_245 .array/port v01160898, 245;
E_0115A558/61 .event edge, v01160898_242, v01160898_243, v01160898_244, v01160898_245;
v01160898_246 .array/port v01160898, 246;
v01160898_247 .array/port v01160898, 247;
v01160898_248 .array/port v01160898, 248;
v01160898_249 .array/port v01160898, 249;
E_0115A558/62 .event edge, v01160898_246, v01160898_247, v01160898_248, v01160898_249;
v01160898_250 .array/port v01160898, 250;
v01160898_251 .array/port v01160898, 251;
v01160898_252 .array/port v01160898, 252;
v01160898_253 .array/port v01160898, 253;
E_0115A558/63 .event edge, v01160898_250, v01160898_251, v01160898_252, v01160898_253;
v01160898_254 .array/port v01160898, 254;
v01160898_255 .array/port v01160898, 255;
E_0115A558/64 .event edge, v01160898_254, v01160898_255;
E_0115A558 .event/or E_0115A558/0, E_0115A558/1, E_0115A558/2, E_0115A558/3, E_0115A558/4, E_0115A558/5, E_0115A558/6, E_0115A558/7, E_0115A558/8, E_0115A558/9, E_0115A558/10, E_0115A558/11, E_0115A558/12, E_0115A558/13, E_0115A558/14, E_0115A558/15, E_0115A558/16, E_0115A558/17, E_0115A558/18, E_0115A558/19, E_0115A558/20, E_0115A558/21, E_0115A558/22, E_0115A558/23, E_0115A558/24, E_0115A558/25, E_0115A558/26, E_0115A558/27, E_0115A558/28, E_0115A558/29, E_0115A558/30, E_0115A558/31, E_0115A558/32, E_0115A558/33, E_0115A558/34, E_0115A558/35, E_0115A558/36, E_0115A558/37, E_0115A558/38, E_0115A558/39, E_0115A558/40, E_0115A558/41, E_0115A558/42, E_0115A558/43, E_0115A558/44, E_0115A558/45, E_0115A558/46, E_0115A558/47, E_0115A558/48, E_0115A558/49, E_0115A558/50, E_0115A558/51, E_0115A558/52, E_0115A558/53, E_0115A558/54, E_0115A558/55, E_0115A558/56, E_0115A558/57, E_0115A558/58, E_0115A558/59, E_0115A558/60, E_0115A558/61, E_0115A558/62, E_0115A558/63, E_0115A558/64;
    .scope S_0115B2A8;
T_0 ;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v011AA878, 8, 8;
    %movi 8, 51, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v011AA878, 8, 8;
    %movi 8, 76, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v011AA878, 8, 8;
    %movi 8, 117, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v011AA878, 8, 8;
    %movi 8, 4, 32;
    %set/v v011AAD48_0, 8, 32;
T_0.0 ;
    %load/v 8, v011AAD48_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 3, v011AAD48_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v011AA878, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011AAD48_0, 32;
    %set/v v011AAD48_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0115B2A8;
T_1 ;
    %wait E_0115A898;
    %ix/getv 3, v011AA6C0_0;
    %load/av 8, v011AA878, 8;
    %set/v v011AA4B0_0, 8, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0115B110;
T_2 ;
    %wait E_0115A818;
    %set/v v011AA9D8_0, 0, 1;
    %set/v v011AA5B8_0, 0, 1;
    %set/v v011AA928_0, 0, 1;
    %set/v v011AA7C8_0, 0, 1;
    %set/v v011AA610_0, 0, 3;
    %set/v v011AA560_0, 0, 1;
    %set/v v011AABE8_0, 0, 1;
    %set/v v011AAA30_0, 0, 1;
    %set/v v011AAB38_0, 0, 1;
    %load/v 8, v011AAB90_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %set/v v011AA9D8_0, 1, 1;
    %set/v v011AABE8_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.6, 4;
    %load/x1p 8, v011AA668_0, 3;
    %jmp T_2.7;
T_2.6 ;
    %mov 8, 2, 3;
T_2.7 ;
; Save base=8 wid=3 in lookaside.
    %set/v v011AA610_0, 8, 3;
    %jmp T_2.5;
T_2.1 ;
    %set/v v011AA9D8_0, 1, 1;
    %set/v v011AA5B8_0, 1, 1;
    %set/v v011AA928_0, 1, 1;
    %set/v v011AA560_0, 1, 1;
    %set/v v011AA610_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %set/v v011AA7C8_0, 1, 1;
    %set/v v011AA560_0, 1, 1;
    %set/v v011AA610_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %set/v v011AAA30_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v011AA610_0, 8, 3;
    %jmp T_2.5;
T_2.4 ;
    %set/v v011AAB38_0, 1, 1;
    %jmp T_2.5;
T_2.5 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0115B088;
T_3 ;
    %wait E_0115A2F8;
    %load/v 8, v011AA1B8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v011A9FA8_0, 0, 32;
T_3.2 ;
    %load/v 8, v011A9FA8_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 3, v011A9FA8_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011AA058, 0, 0;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011A9FA8_0, 32;
    %set/v v011A9FA8_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011AA2C0_0, 1;
    %load/v 9, v011A9C90_0, 3;
    %cmpi/u 9, 0, 3;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v011AA318_0, 8;
    %ix/getv 3, v011A9C90_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011AA058, 0, 8;
t_2 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0115B660;
T_4 ;
    %wait E_0115A5F8;
    %load/v 8, v01160790_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_4.6, 6;
    %set/v v011607E8_0, 0, 8;
    %jmp T_4.8;
T_4.0 ;
    %load/v 8, v01160210_0, 8;
    %load/v 16, v011604D0_0, 8;
    %add 8, 16, 8;
    %set/v v011607E8_0, 8, 8;
    %jmp T_4.8;
T_4.1 ;
    %load/v 8, v01160210_0, 8;
    %load/v 16, v011604D0_0, 8;
    %sub 8, 16, 8;
    %set/v v011607E8_0, 8, 8;
    %jmp T_4.8;
T_4.2 ;
    %load/v 8, v01160210_0, 8;
    %load/v 16, v011604D0_0, 8;
    %and 8, 16, 8;
    %set/v v011607E8_0, 8, 8;
    %jmp T_4.8;
T_4.3 ;
    %load/v 8, v01160210_0, 8;
    %load/v 16, v011604D0_0, 8;
    %or 8, 16, 8;
    %set/v v011607E8_0, 8, 8;
    %jmp T_4.8;
T_4.4 ;
    %load/v 8, v01160210_0, 8;
    %load/v 16, v011604D0_0, 8;
    %xor 8, 16, 8;
    %set/v v011607E8_0, 8, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/v 8, v01160210_0, 8;
    %inv 8, 8;
    %set/v v011607E8_0, 8, 8;
    %jmp T_4.8;
T_4.6 ;
    %load/v 8, v01160210_0, 8;
    %load/v 16, v011604D0_0, 8;
    %cmp/u 8, 16, 8;
    %mov 8, 5, 1;
    %jmp/0  T_4.9, 8;
    %movi 9, 1, 8;
    %jmp/1  T_4.11, 8;
T_4.9 ; End of true expr.
    %jmp/0  T_4.10, 8;
 ; End of false expr.
    %blend  9, 0, 8; Condition unknown.
    %jmp  T_4.11;
T_4.10 ;
    %mov 9, 0, 8; Return false value
T_4.11 ;
    %set/v v011607E8_0, 9, 8;
    %jmp T_4.8;
T_4.8 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0115B000;
T_5 ;
    %set/v v01160370_0, 0, 32;
T_5.0 ;
    %load/v 8, v01160370_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 3, v01160370_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v01160898, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01160370_0, 32;
    %set/v v01160370_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0115B000;
T_6 ;
    %wait E_0115A558;
    %load/v 8, v01160688_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 3, v01160528_0;
    %load/av 8, v01160898, 8;
    %set/v v011606E0_0, 8, 8;
    %jmp T_6.1;
T_6.0 ;
    %set/v v011606E0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0115B000;
T_7 ;
    %wait E_0115A518;
    %load/v 8, v011605D8_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v01160738_0, 8;
    %ix/getv 3, v01160528_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01160898, 0, 8;
t_4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0115BC38;
T_8 ;
    %wait E_0115A2F8;
    %load/v 8, v011AA508_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011AAC40_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011A9A80_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v011AAC40_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "top.v";
    "./../Instruction Memory/instruction_memory.v";
    "./../Cntrol Unit/control.v";
    "./../Data Path/datapath.v";
    "./../Register/register.v";
    "./../ALU/alu.v";
    "./../Data Memory/data_memory.v";
