

Implementation tool: Xilinx Vivado v.2024.2
Project:             add_sub
Solution:            hls
Device target:       xc7z007s-clg400-1
Report date:         Wed Jun 04 18:06:21 -0300 2025

#=== Post-Implementation Resource usage ===
SLICE:           16
LUT:             64
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path
