{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708913756852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708913756853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 23:15:56 2024 " "Processing started: Sun Feb 25 23:15:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708913756853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913756853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913756853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708913757356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708913757356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl3.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL3 " "Found entity 1: PBL3" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg " "Found entity 1: decod_numeros_7seg" {  } { { "decod_numeros_7seg.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/MUX_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_4 " "Found entity 1: decod_2_4" {  } { { "decod_2_4.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_display " "Found entity 1: modulo_display" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_desc_lim2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_desc_lim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_desc_lim2 " "Found entity 1: contador_2bit_desc_lim2" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_desc_lim2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_desc_lim5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_desc_lim5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_desc_lim5 " "Found entity 1: contador_4bit_desc_lim5" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_desc_lim5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bit_padrao.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bit_padrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bit_padrao " "Found entity 1: contador_3bit_padrao" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_3bit_padrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a9.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a9.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a9 " "Found entity 1: decod_numeros_7seg_0a9" {  } { { "decod_numeros_7seg_0a9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg_0a9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a3.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a3 " "Found entity 1: decod_numeros_7seg_0a3" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg_0a3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim9.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim9.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim9 " "Found entity 1: contador_4bit_asc_lim9" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_asc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_asc " "Found entity 1: contador_2bit_asc" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_asc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file div_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clock " "Found entity 1: div_clock" {  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/div_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_esteira.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_esteira.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_esteira " "Found entity 1: maq_esteira" {  } { { "maq_esteira.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_esteira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_enc_veda.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_enc_veda.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_enc_veda " "Found entity 1: maq_enc_veda" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_desp.v 1 1 " "Found 1 design units, including 1 entities, in source file maq_desp.v" { { "Info" "ISGN_ENTITY_NAME" "1 maq_desp " "Found entity 1: maq_desp" {  } { { "maq_desp.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_desp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim12.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim12.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim12 " "Found entity 1: contador_4bit_asc_lim12" {  } { { "contador_4bit_asc_lim12.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708913764880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913764880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0_inv PBL3.v(35) " "Verilog HDL Implicit Net warning at PBL3.v(35): created implicit net for \"B0_inv\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_inv PBL3.v(36) " "Verilog HDL Implicit Net warning at PBL3.v(36): created implicit net for \"B1_inv\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_pre PBL3.v(40) " "Verilog HDL Implicit Net warning at PBL3.v(40): created implicit net for \"RO_pre\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"C\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RC PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"RC\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD PBL3.v(45) " "Verilog HDL Implicit Net warning at PBL3.v(45): created implicit net for \"RD\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AL PBL3.v(50) " "Verilog HDL Implicit Net warning at PBL3.v(50): created implicit net for \"AL\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH1 modulo_display.v(17) " "Verilog HDL Implicit Net warning at modulo_display.v(17): created implicit net for \"CH1\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_diminuir modulo_display.v(21) " "Verilog HDL Implicit Net warning at modulo_display.v(21): created implicit net for \"pode_diminuir\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_uni_rol modulo_display.v(25) " "Verilog HDL Implicit Net warning at modulo_display.v(25): created implicit net for \"teste_uni_rol\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764882 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_r modulo_display.v(28) " "Verilog HDL Implicit Net warning at modulo_display.v(28): created implicit net for \"unidade_completa_r\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_deze_rol modulo_display.v(33) " "Verilog HDL Implicit Net warning at modulo_display.v(33): created implicit net for \"teste_deze_rol\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "duzia_c modulo_display.v(46) " "Verilog HDL Implicit Net warning at modulo_display.v(46): created implicit net for \"duzia_c\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_uni_gar modulo_display.v(48) " "Verilog HDL Implicit Net warning at modulo_display.v(48): created implicit net for \"teste_uni_gar\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_g modulo_display.v(49) " "Verilog HDL Implicit Net warning at modulo_display.v(49): created implicit net for \"unidade_completa_g\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "teste_deze_gar modulo_display.v(51) " "Verilog HDL Implicit Net warning at modulo_display.v(51): created implicit net for \"teste_deze_gar\"" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764883 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL3.v(48) " "Verilog HDL Instantiation warning at PBL3.v(48): instance has no name" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708913764885 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL3.v(49) " "Verilog HDL Instantiation warning at PBL3.v(49): instance has no name" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708913764885 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL3.v(50) " "Verilog HDL Instantiation warning at PBL3.v(50): instance has no name" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1708913764886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL3 " "Elaborating entity \"PBL3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708913764943 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED0 PBL3.v(19) " "Output port \"LED0\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708913764951 "|PBL3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 PBL3.v(19) " "Output port \"LED1\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708913764952 "|PBL3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 PBL3.v(19) " "Output port \"LED2\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708913764952 "|PBL3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 PBL3.v(19) " "Output port \"LED3\" at PBL3.v(19) has no driver" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708913764952 "|PBL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:divisor " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:divisor\"" {  } { { "PBL3.v" "divisor" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 div_clock.v(24) " "Verilog HDL assignment warning at div_clock.v(24): truncated value with size 32 to match size of target (15)" {  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/div_clock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764983 "|PBL3|div_clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer0\"" {  } { { "PBL3.v" "debouncer0" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer:debouncer0\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer:debouncer0\|d_ff:d0\"" {  } { { "debouncer.v" "d0" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/debouncer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_display modulo_display:modulo_display " "Elaborating entity \"modulo_display\" for hierarchy \"modulo_display:modulo_display\"" {  } { { "PBL3.v" "modulo_display" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_uni_rol modulo_display.v(25) " "Verilog HDL or VHDL warning at modulo_display.v(25): object \"teste_uni_rol\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_deze_rol modulo_display.v(33) " "Verilog HDL or VHDL warning at modulo_display.v(33): object \"teste_deze_rol\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_uni_gar modulo_display.v(48) " "Verilog HDL or VHDL warning at modulo_display.v(48): object \"teste_uni_gar\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste_deze_gar modulo_display.v(51) " "Verilog HDL or VHDL warning at modulo_display.v(51): object \"teste_deze_gar\" assigned a value but never read" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 modulo_display.v(25) " "Verilog HDL assignment warning at modulo_display.v(25): truncated value with size 4 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 modulo_display.v(33) " "Verilog HDL assignment warning at modulo_display.v(33): truncated value with size 2 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 modulo_display.v(48) " "Verilog HDL assignment warning at modulo_display.v(48): truncated value with size 4 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 modulo_display.v(51) " "Verilog HDL assignment warning at modulo_display.v(51): truncated value with size 4 to match size of target (1)" {  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764991 "|PBL3|modulo_display:modulo_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bit_padrao modulo_display:modulo_display\|contador_3bit_padrao:recargas_disponiveis " "Elaborating entity \"contador_3bit_padrao\" for hierarchy \"modulo_display:modulo_display\|contador_3bit_padrao:recargas_disponiveis\"" {  } { { "modulo_display.v" "recargas_disponiveis" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_3bit_padrao.v(13) " "Verilog HDL assignment warning at contador_3bit_padrao.v(13): truncated value with size 32 to match size of target (3)" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_3bit_padrao.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764993 "|PBL3|contador_3bit_padrao:recargas_disponiveis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_desc_lim5 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha " "Elaborating entity \"contador_4bit_desc_lim5\" for hierarchy \"modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\"" {  } { { "modulo_display.v" "cont_unidade_rolha" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_desc_lim5.v(24) " "Verilog HDL assignment warning at contador_4bit_desc_lim5.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_desc_lim5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764995 "|PBL3|contador_4bit_desc_lim5:cont_unidade_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_desc_lim2 modulo_display:modulo_display\|contador_2bit_desc_lim2:cont_dezena_rolha " "Elaborating entity \"contador_2bit_desc_lim2\" for hierarchy \"modulo_display:modulo_display\|contador_2bit_desc_lim2:cont_dezena_rolha\"" {  } { { "modulo_display.v" "cont_dezena_rolha" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_desc_lim2.v(24) " "Verilog HDL assignment warning at contador_2bit_desc_lim2.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_desc_lim2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913764997 "|PBL3|contador_2bit_desc_lim2:cont_dezena_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a9 modulo_display:modulo_display\|decod_numeros_7seg_0a9:decod_unidade_r " "Elaborating entity \"decod_numeros_7seg_0a9\" for hierarchy \"modulo_display:modulo_display\|decod_numeros_7seg_0a9:decod_unidade_r\"" {  } { { "modulo_display.v" "decod_unidade_r" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913764998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a3 modulo_display:modulo_display\|decod_numeros_7seg_0a3:decod_dezena_r " "Elaborating entity \"decod_numeros_7seg_0a3\" for hierarchy \"modulo_display:modulo_display\|decod_numeros_7seg_0a3:decod_dezena_r\"" {  } { { "modulo_display.v" "decod_dezena_r" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765000 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sB decod_numeros_7seg_0a3.v(3) " "Output port \"sB\" at decod_numeros_7seg_0a3.v(3) has no driver" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/decod_numeros_7seg_0a3.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708913765001 "|PBL3|decod_numeros_7seg_0a3:decod_dezena_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_asc_lim12 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia " "Elaborating entity \"contador_4bit_asc_lim12\" for hierarchy \"modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\"" {  } { { "modulo_display.v" "contador_duzia" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_asc_lim12.v(24) " "Verilog HDL assignment warning at contador_4bit_asc_lim12.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_asc_lim12.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim12.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913765002 "|PBL3|modulo_display:modulo_display|contador_4bit_asc_lim12:contador_duzia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_asc_lim9 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar " "Elaborating entity \"contador_4bit_asc_lim9\" for hierarchy \"modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\"" {  } { { "modulo_display.v" "cont_unidade_gar" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_asc_lim9.v(24) " "Verilog HDL assignment warning at contador_4bit_asc_lim9.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_asc_lim9.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913765003 "|PBL3|contador_4bit_asc_lim9:cont_unidade_gar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_asc modulo_display:modulo_display\|contador_2bit_asc:cont_dig_7seg " "Elaborating entity \"contador_2bit_asc\" for hierarchy \"modulo_display:modulo_display\|contador_2bit_asc:cont_dig_7seg\"" {  } { { "modulo_display.v" "cont_dig_7seg" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_asc.v(24) " "Verilog HDL assignment warning at contador_2bit_asc.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_asc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913765006 "|PBL3|contador_2bit_asc:cont_dig_7seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_4 modulo_display:modulo_display\|decod_2_4:decod_dig_7seg " "Elaborating entity \"decod_2_4\" for hierarchy \"modulo_display:modulo_display\|decod_2_4:decod_dig_7seg\"" {  } { { "modulo_display.v" "decod_dig_7seg" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 modulo_display:modulo_display\|MUX_4_1:mux_4_1_7seg " "Elaborating entity \"MUX_4_1\" for hierarchy \"modulo_display:modulo_display\|MUX_4_1:mux_4_1_7seg\"" {  } { { "modulo_display.v" "mux_4_1_7seg" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_esteira maq_esteira:comb_7 " "Elaborating entity \"maq_esteira\" for hierarchy \"maq_esteira:comb_7\"" {  } { { "PBL3.v" "comb_7" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_enc_veda maq_enc_veda:comb_8 " "Elaborating entity \"maq_enc_veda\" for hierarchy \"maq_enc_veda:comb_8\"" {  } { { "PBL3.v" "comb_8" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maq_enc_veda.v(76) " "Verilog HDL assignment warning at maq_enc_veda.v(76): truncated value with size 32 to match size of target (1)" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913765014 "|PBL3|maq_enc_veda:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maq_enc_veda.v(77) " "Verilog HDL assignment warning at maq_enc_veda.v(77): truncated value with size 32 to match size of target (1)" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913765014 "|PBL3|maq_enc_veda:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maq_enc_veda.v(78) " "Verilog HDL assignment warning at maq_enc_veda.v(78): truncated value with size 32 to match size of target (1)" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708913765014 "|PBL3|maq_enc_veda:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_desp maq_desp:comb_9 " "Elaborating entity \"maq_desp\" for hierarchy \"maq_desp:comb_9\"" {  } { { "PBL3.v" "comb_9" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708913765015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708913765306 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708913765354 "|PBL3|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708913765354 "|PBL3|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708913765354 "|PBL3|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708913765354 "|PBL3|LED3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708913765354 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_2bit_desc_lim2.v" 15 -1 0 } } { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/contador_4bit_desc_lim5.v" 15 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708913765363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708913765399 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0 " "No output dependent on input pin \"CH0\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708913765472 "|PBL3|CH0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1 " "No output dependent on input pin \"CH1\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708913765472 "|PBL3|CH1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH2 " "No output dependent on input pin \"CH2\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708913765472 "|PBL3|CH2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708913765472 "|PBL3|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708913765472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708913765473 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708913765473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708913765473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708913765473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708913765706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 23:16:05 2024 " "Processing ended: Sun Feb 25 23:16:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708913765706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708913765706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708913765706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708913765706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708913767583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708913767583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 23:16:06 2024 " "Processing started: Sun Feb 25 23:16:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708913767583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708913767583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708913767583 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708913768998 ""}
{ "Info" "0" "" "Project  = PBL3" {  } {  } 0 0 "Project  = PBL3" 0 0 "Fitter" 0 0 1708913768999 ""}
{ "Info" "0" "" "Revision = PBL3" {  } {  } 0 0 "Revision = PBL3" 0 0 "Fitter" 0 0 1708913768999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708913769068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708913769069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708913769071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708913769122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708913769122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708913769232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708913769242 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708913769630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708913769630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708913769630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708913769630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708913769630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708913769630 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 31 " "No exact pin location assignment(s) for 1 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708913769662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3.sdc " "Synopsys Design Constraints File file not found: 'PBL3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708913769733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708913769737 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "Clock target modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] of clock modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1708913769744 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1708913769747 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708913769747 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 div_clock:divisor\|count\[14\] " "   1.000 div_clock:divisor\|count\[14\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 maq_desp:comb_9\|current_state.Ligado " "   1.000 maq_desp:comb_9\|current_state.Ligado" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " "   1.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " "   1.000 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "   1.000 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           PG " "   1.000           PG" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708913769748 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708913769748 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708913769755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708913769755 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708913769760 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708913769767 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div_clock:divisor\|count\[14\] Global clock " "Automatically promoted some destinations of signal \"div_clock:divisor\|count\[14\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div_clock:divisor\|count\[14\] " "Destination \"div_clock:divisor\|count\[14\]\" may be non-global or may not use global clock" {  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/div_clock.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708913769768 ""}  } { { "div_clock.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/div_clock.v" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708913769768 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "maq_enc_veda:comb_8\|GC Global clock " "Automatically promoted signal \"maq_enc_veda:comb_8\|GC\" to use Global clock" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708913769768 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_display:modulo_display\|And1 Global clock " "Automatically promoted some destinations of signal \"modulo_display:modulo_display\|And1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED4 " "Destination \"LED4\" may be non-global or may not use global clock" {  } { { "PBL3.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/PBL3.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708913769768 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "maq_enc_veda:comb_8\|current_state.GARRAFA_CHEIA_VEDADA " "Destination \"maq_enc_veda:comb_8\|current_state.GARRAFA_CHEIA_VEDADA\" may be non-global or may not use global clock" {  } { { "maq_enc_veda.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/maq_enc_veda.v" 18 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708913769768 ""}  } { { "modulo_display.v" "" { Text "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/modulo_display.v" 21 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708913769768 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708913769768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1708913769773 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1708913769791 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1708913769815 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1708913769815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1708913769815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708913769815 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708913769819 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708913769819 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708913769819 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 28 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708913769819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 20 22 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708913769819 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708913769819 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708913769819 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708913769866 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708913769881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708913770022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708913770088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708913770098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708913770468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708913770469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708913770488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708913770607 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708913770607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708913770749 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708913770749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708913770750 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708913770768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708913770782 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1708913770802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/output_files/PBL3.fit.smsg " "Generated suppressed messages file C:/Users/nalbe/Downloads/PBL-3-main-main-20240226T013737Z-001/PBL-3-main-main/output_files/PBL3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708913770855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5890 " "Peak virtual memory: 5890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708913770885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 23:16:10 2024 " "Processing ended: Sun Feb 25 23:16:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708913770885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708913770885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708913770885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708913770885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708913772141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708913772141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 23:16:12 2024 " "Processing started: Sun Feb 25 23:16:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708913772141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708913772141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708913772141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708913772405 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708913772486 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708913772493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708913772681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 23:16:12 2024 " "Processing ended: Sun Feb 25 23:16:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708913772681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708913772681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708913772681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708913772681 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708913773379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708913774096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708913774096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 23:16:13 2024 " "Processing started: Sun Feb 25 23:16:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708913774096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708913774096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL3 -c PBL3 " "Command: quartus_sta PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708913774096 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708913774224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708913774340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708913774340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708913774450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708913774533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3.sdc " "Synopsys Design Constraints File file not found: 'PBL3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708913774564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774565 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clock:divisor\|count\[14\] div_clock:divisor\|count\[14\] " "create_clock -period 1.000 -name div_clock:divisor\|count\[14\] div_clock:divisor\|count\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "create_clock -period 1.000 -name modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " "create_clock -period 1.000 -name modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PG PG " "create_clock -period 1.000 -name PG PG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " "create_clock -period 1.000 -name modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name maq_desp:comb_9\|current_state.Ligado maq_desp:comb_9\|current_state.Ligado " "create_clock -period 1.000 -name maq_desp:comb_9\|current_state.Ligado maq_desp:comb_9\|current_state.Ligado" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708913774567 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708913774567 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "Clock target modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] of clock modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1708913774568 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708913774570 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708913774582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708913774583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.721 " "Worst-case setup slack is -9.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.721             -70.778 div_clock:divisor\|count\[14\]  " "   -9.721             -70.778 div_clock:divisor\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973             -52.241 clk  " "   -3.973             -52.241 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609             -10.894 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "   -2.609             -10.894 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885             -12.085 PG  " "   -1.885             -12.085 PG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863              -6.685 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "   -1.863              -6.685 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841              -5.395 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]  " "   -1.841              -5.395 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694              -4.460 maq_desp:comb_9\|current_state.Ligado  " "   -1.694              -4.460 maq_desp:comb_9\|current_state.Ligado " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.160 " "Worst-case hold slack is -7.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.160             -51.268 PG  " "   -7.160             -51.268 PG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.926             -17.770 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "   -5.926             -17.770 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -11.124 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]  " "   -2.928             -11.124 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863              -3.073 div_clock:divisor\|count\[14\]  " "   -1.863              -3.073 div_clock:divisor\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607              -1.607 clk  " "   -1.607              -1.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.693               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "    1.693               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.696               0.000 maq_desp:comb_9\|current_state.Ligado  " "    1.696               0.000 maq_desp:comb_9\|current_state.Ligado " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.313 " "Worst-case recovery slack is -5.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.313             -21.252 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "   -5.313             -21.252 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.103             -15.291 div_clock:divisor\|count\[14\]  " "   -5.103             -15.291 div_clock:divisor\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.870             -15.480 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]  " "   -3.870             -15.480 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583              -6.332 PG  " "   -1.583              -6.332 PG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "    1.064               0.000 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.199 " "Worst-case removal slack is -5.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.199             -20.796 PG  " "   -5.199             -20.796 PG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.328             -15.220 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "   -4.328             -15.220 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.216               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]  " "    3.216               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.440               0.000 div_clock:divisor\|count\[14\]  " "    4.440               0.000 div_clock:divisor\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.659               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "    4.659               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 PG  " "   -2.289              -2.289 PG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 div_clock:divisor\|count\[14\]  " "    0.234               0.000 div_clock:divisor\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 maq_desp:comb_9\|current_state.Ligado  " "    0.234               0.000 maq_desp:comb_9\|current_state.Ligado " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\]  " "    0.234               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim12:contador_duzia\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "    0.234               0.000 modulo_display:modulo_display\|contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "    0.234               0.000 modulo_display:modulo_display\|contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708913774600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708913774600 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1708913774723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708913774739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708913774739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708913774793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 23:16:14 2024 " "Processing ended: Sun Feb 25 23:16:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708913774793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708913774793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708913774793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708913774793 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708913775431 ""}
