#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 25 15:09:48 2018
# Process ID: 4483
# Current directory: /home/juju/mem_test_rw_seperate/ip
# Command line: vivado
# Log file: /home/juju/mem_test_rw_seperate/ip/vivado.log
# Journal file: /home/juju/mem_test_rw_seperate/ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/vivado_test/stream_test_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/mem_test_rw_seperate/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_tools/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 6268.059 ; gain = 200.996 ; free physical = 5003 ; free virtual = 22602
update_compile_order -fileset sources_1
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:hls:mem_hw:1.0 - mem_hw_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Successfully read diagram <design_1> from BD file </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6336.516 ; gain = 40.262 ; free physical = 4944 ; free virtual = 22578
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_S_AXI_HP3 {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells system_ila_0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXIS_MM2S } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { mem_hw_0_out_r } ]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
delete_bd_objs [get_bd_nets mem_hw_0_interrupt] [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {5 1746 496} [get_bd_cells axi_interconnect_2]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {5 1706 812} [get_bd_cells axi_interconnect_3]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_3}]
set_property location {5 1731 1091} [get_bd_cells axi_interconnect_4]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_2/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP3] -boundary_type upper [get_bd_intf_pins axi_interconnect_4/M00_AXI]
startgroup
copy_bd_objs /  [get_bd_cells {axi_dma_0}]
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_1/M_AXIS_MM2S. Setting parameter on /axi_dma_1/M_AXIS_MM2S failed
set_property location {4 1339 479} [get_bd_cells axi_dma_1]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_dma_1}]
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_2/M_AXIS_MM2S. Setting parameter on /axi_dma_2/M_AXIS_MM2S failed
set_property location {4 1322 805} [get_bd_cells axi_dma_2]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_dma_2}]
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_3/M_AXIS_MM2S. Setting parameter on /axi_dma_3/M_AXIS_MM2S failed
set_property location {4 1351 1078} [get_bd_cells axi_dma_3]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_4/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_4/S01_AXI] [get_bd_intf_pins axi_dma_3/M_AXI_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/S01_AXI] [get_bd_intf_pins axi_dma_2/M_AXI_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_2/S00_AXI] [get_bd_intf_pins axi_dma_1/M_AXI_MM2S]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_2/S01_AXI] [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
set_property location {3 1012 214} [get_bd_cells mem_hw_0]
startgroup
copy_bd_objs /  [get_bd_cells {mem_hw_0}]
set_property location {3 926 492} [get_bd_cells mem_hw_1]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {mem_hw_1}]
set_property location {3 957 795} [get_bd_cells mem_hw_2]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {mem_hw_1}]
set_property location {3 897 1060} [get_bd_cells mem_hw_3]
endgroup
connect_bd_net [get_bd_pins axi_dma_3/s_axi_lite_aclk] [get_bd_pins axi_dma_3/m_axi_mm2s_aclk]
delete_bd_objs [get_bd_nets Net]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/S_AXIS_S2MM] [get_bd_intf_pins mem_hw_3/out_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/S_AXIS_S2MM] [get_bd_intf_pins mem_hw_2/out_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM] [get_bd_intf_pins mem_hw_1/out_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins mem_hw_1/in_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXIS_MM2S] [get_bd_intf_pins mem_hw_2/in_r]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/M_AXIS_MM2S] [get_bd_intf_pins mem_hw_3/in_r]
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins mem_hw_1/s_axi_CONTROL_BUS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M03_AXI] [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M05_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M04_AXI] [get_bd_intf_pins mem_hw_2/s_axi_CONTROL_BUS]
connect_bd_intf_net [get_bd_intf_pins mem_hw_3/s_axi_CONTROL_BUS] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M06_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_3/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M07_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/M07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP3_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_2/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_2/S00_ACLK]
INFO: [BD 5-456] Automation on '/axi_interconnect_2/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_2/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_3/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_3/S00_ACLK]
INFO: [BD 5-456] Automation on '/axi_interconnect_3/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_3/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_4/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_4/S00_ACLK]
INFO: [BD 5-456] Automation on '/axi_interconnect_4/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_4/S01_ACLK]
INFO: [BD 5-456] Automation on '/axi_dma_1/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_1/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_1/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_2/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_2/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_2/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_3/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_3/m_axi_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/axi_dma_3/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/mem_hw_1/ap_clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/mem_hw_2/ap_clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/mem_hw_3/ap_clk' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {12}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins mem_hw_1/interrupt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_1/mm2s_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins axi_dma_1/s2mm_introut] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins mem_hw_0/interrupt] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In4]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In5]
connect_bd_net [get_bd_pins mem_hw_2/interrupt] [get_bd_pins xlconcat_0/In6]
connect_bd_net [get_bd_pins mem_hw_3/interrupt] [get_bd_pins xlconcat_0/In9]
connect_bd_net [get_bd_pins axi_dma_2/mm2s_introut] [get_bd_pins xlconcat_0/In7]
connect_bd_net [get_bd_pins axi_dma_2/s2mm_introut] [get_bd_pins xlconcat_0/In8]
connect_bd_net [get_bd_pins axi_dma_3/mm2s_introut] [get_bd_pins xlconcat_0/In10]
connect_bd_net [get_bd_pins axi_dma_3/s2mm_introut] [get_bd_pins xlconcat_0/In11]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
save_bd_design
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_2/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_3/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_1/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_hw_2/s_axi_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_hw_3/s_axi_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_hw_1/s_axi_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_1/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_1/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </axi_dma_2/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </axi_dma_2/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </axi_dma_3/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </axi_dma_3/Data_S2MM>. Please use Address Editor to either map or exclude it.
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_2/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_3/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_1/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_hw_2/s_axi_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_hw_3/s_axi_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_hw_1/s_axi_CONTROL_BUS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_1/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_1/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </axi_dma_2/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </axi_dma_2/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </axi_dma_3/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is not mapped into </axi_dma_3/Data_S2MM>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 6860.844 ; gain = 69.277 ; free physical = 4674 ; free virtual = 22279
INFO: [Common 17-681] Processing pending cancel.
assign_bd_address
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_dma_1/Data_MM2S> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_dma_1/Data_S2MM> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </axi_dma_2/Data_MM2S> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </axi_dma_2/Data_S2MM> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </axi_dma_3/Data_MM2S> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </axi_dma_3/Data_S2MM> at <0x00000000 [ 1G ]>
</axi_dma_1/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40410000 [ 64K ]>
</axi_dma_2/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40420000 [ 64K ]>
</axi_dma_3/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40430000 [ 64K ]>
</mem_hw_1/s_axi_CONTROL_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
</mem_hw_2/s_axi_CONTROL_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
</mem_hw_3/s_axi_CONTROL_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/juju/mem_test_rw_seperate/ip/mem_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/vivado_test/stream_test_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/mem_test_rw_seperate/ip'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/vivado_test/stream_test_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/mem_test_rw_seperate/ip'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mem_hw_0_1 design_1_mem_hw_1_1 design_1_mem_hw_1_0 design_1_mem_hw_0_0}] -log ip_upgrade.log
Upgrading '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_mem_hw_0_0 (Mem_hw 1.0) from revision 1805211644 to revision 1805251520
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_mem_hw_0_1 (Mem_hw 1.0) from revision 1805211644 to revision 1805251520
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_mem_hw_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_mem_hw_1_0 (Mem_hw 1.0) from revision 1805211644 to revision 1805251520
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_mem_hw_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_mem_hw_1_1 (Mem_hw 1.0) from revision 1805211644 to revision 1805251520
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TDATA' width 64 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TKEEP' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TSTRB' width 8 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_mem_hw_1_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_mem_hw_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/juju/mem_test_rw_seperate/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_mem_hw_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/juju/mem_test_rw_seperate/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_mem_hw_1_0' has identified issues that may require user intervention. Please review the upgrade log '/home/juju/mem_test_rw_seperate/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_mem_hw_1_1' has identified issues that may require user intervention. Please review the upgrade log '/home/juju/mem_test_rw_seperate/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/juju/mem_test_rw_seperate/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6944.789 ; gain = 0.004 ; free physical = 4438 ; free virtual = 22228
export_ip_user_files -of_objects [get_ips {design_1_mem_hw_0_1 design_1_mem_hw_1_1 design_1_mem_hw_1_0 design_1_mem_hw_0_0}] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_1]
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {16} CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {16} CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {16} CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8} CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_3]
endgroup
save_bd_design
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 6978.809 ; gain = 0.000 ; free physical = 4447 ; free virtual = 22225
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6994.816 ; gain = 0.000 ; free physical = 4419 ; free virtual = 22200
save_bd_design
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_4_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_4_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_4_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_4_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_4_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_4_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4_1/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3_1/design_1_s01_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3_1/design_1_s00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3_1/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2_1/design_1_s01_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2_1/design_1_s00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2_1/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1_1/design_1_s01_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1_1/design_1_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0_1/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0_1/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
Exporting to file /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_1, cache-ID = 9469a4e8c924fbf2; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mem_hw_0_0, cache-ID = 9c9c99a0a4b3a278; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_0_1, cache-ID = 4766b5d6ce350b0c; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_1_0, cache-ID = 4766b5d6ce350b0c; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_2_0, cache-ID = 97055ed2beaf3f7d; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mem_hw_0_1, cache-ID = 9c9c99a0a4b3a278; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mem_hw_1_0, cache-ID = 9c9c99a0a4b3a278; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mem_hw_1_1, cache-ID = 9c9c99a0a4b3a278; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_4, cache-ID = be534a00a9de3450; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_3, cache-ID = be534a00a9de3450; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = be534a00a9de3450; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 39afa56a2c730f0b; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_3, cache-ID = 147bdaffff085bf6; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_3, cache-ID = c45258b336029482; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 39afa56a2c730f0b; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_2, cache-ID = 147bdaffff085bf6; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_2, cache-ID = c45258b336029482; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 39afa56a2c730f0b; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_1, cache-ID = 147bdaffff085bf6; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_1, cache-ID = c45258b336029482; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 7e3921e835a209fe; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 39afa56a2c730f0b; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = 147bdaffff085bf6; cache size = 241.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = c45258b336029482; cache size = 241.137 MB.
[Fri May 25 15:24:33 2018] Launched design_1_axi_dma_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xbar_2_synth_1, design_1_xlconcat_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_2_synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_xbar_2_synth_1/runme.log
design_1_xlconcat_0_1_synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_xlconcat_0_1_synth_1/runme.log
synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/runme.log
[Fri May 25 15:24:33 2018] Launched impl_1...
Run output will be captured here: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 7056.199 ; gain = 29.367 ; free physical = 4359 ; free virtual = 22148
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 757 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_wrapper_board.xdc]
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_wrapper_early.xdc]
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_wrapper_late.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 7895.602 ; gain = 549.523 ; free physical = 3382 ; free virtual = 21361
INFO: [Common 17-344] 'all_registers' was cancelled [/opt/Xilinx_tools/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 1.400000 secs | Memory: 24.840828 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7932.273 ; gain = 36.672 ; free physical = 3350 ; free virtual = 21329
open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 7932.273 ; gain = 876.074 ; free physical = 3617 ; free virtual = 21536
INFO: [Common 17-344] 'open_run' was cancelled
file copy -force /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk -hwspec /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203346604A
set_property PROGRAM.FILE {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Common 17-48] File not found: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/design_1_wrapper.ltx
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_2_M00_AXI }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_0_M00_AXI }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_4_M00_AXI }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_interconnect_3_M00_AXI }]
true
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_interconnect_0_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_3_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_2_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_interconnect_4_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 4 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK0 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_ps7_0_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /axi_interconnect_0_M00_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
Debug Automation : Connecting interface connection /axi_interconnect_3_M00_AXI, to System ILA slot interface pin /system_ila_0/SLOT_1_AXI for debug.
Debug Automation : Connecting interface connection /axi_interconnect_2_M00_AXI, to System ILA slot interface pin /system_ila_0/SLOT_2_AXI for debug.
Debug Automation : Connecting interface connection /axi_interconnect_4_M00_AXI, to System ILA slot interface pin /system_ila_0/SLOT_3_AXI for debug.
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 8287.391 ; gain = 40.078 ; free physical = 172 ; free virtual = 18102
save_bd_design
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to net 'axi_interconnect_0_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to net 'axi_interconnect_0_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_bid'(1) to net 'axi_interconnect_3_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_rid'(1) to net 'axi_interconnect_3_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_bid'(1) to net 'axi_interconnect_2_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_rid'(1) to net 'axi_interconnect_2_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_4_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_3_AXI_rid'(1) to net 'axi_interconnect_4_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_3_AXI_bid'(1) to net 'axi_interconnect_4_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_4_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_4_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_2/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_3/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_4/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_rid'(1) to net 'axi_interconnect_0_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXI_bid'(1) to net 'axi_interconnect_0_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_bid'(1) to net 'axi_interconnect_3_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_rid'(1) to net 'axi_interconnect_3_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_2_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_bid'(1) to net 'axi_interconnect_2_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_interconnect_2_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_2_AXI_rid'(1) to net 'axi_interconnect_2_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_2_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_interconnect_4_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_3_AXI_rid'(1) to net 'axi_interconnect_4_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_3_AXI_bid'(1) to net 'axi_interconnect_4_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_interconnect_4_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_interconnect_4_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_hw_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/xbar .
Exporting to file /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4_1/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_3_1/design_1_s01_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_3_1/design_1_s00_data_fifo_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_4/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3_1/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_2_1/design_1_s01_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_2_1/design_1_s00_data_fifo_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_3/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2_1/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_1_1/design_1_s01_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1_1/design_1_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0_1/design_1_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0_1/design_1_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_data_fifo .
Exporting to file /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 39afa56a2c730f0b; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_3, cache-ID = 147bdaffff085bf6; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_3, cache-ID = c45258b336029482; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = 39afa56a2c730f0b; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_2, cache-ID = 147bdaffff085bf6; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_2, cache-ID = c45258b336029482; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 39afa56a2c730f0b; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_1, cache-ID = 147bdaffff085bf6; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_1, cache-ID = c45258b336029482; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 7e3921e835a209fe; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 39afa56a2c730f0b; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s01_data_fifo_0, cache-ID = 147bdaffff085bf6; cache size = 249.836 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_data_fifo_0, cache-ID = c45258b336029482; cache size = 249.836 MB.
[Tue May 29 12:47:04 2018] Launched design_1_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_system_ila_0_0_synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/design_1_system_ila_0_0_synth_1/runme.log
synth_1: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/runme.log
[Tue May 29 12:47:04 2018] Launched impl_1...
Run output will be captured here: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 8436.820 ; gain = 101.383 ; free physical = 205 ; free virtual = 18023
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper_board.xdc]
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper_early.xdc]
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper.xdc]
Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/ip/.Xil/Vivado-4483-alex-HP-Compaq-Elite-8300-CMT/dcp92/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8951.516 ; gain = 27.594 ; free physical = 1586 ; free virtual = 17696
Restored from archive | CPU: 2.900000 secs | Memory: 50.951874 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8951.516 ; gain = 27.594 ; free physical = 1586 ; free virtual = 17696
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 958 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 832 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  SRLC32E => SRL16E: 12 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 9170.770 ; gain = 711.535 ; free physical = 1446 ; free virtual = 17570
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9170.770 ; gain = 0.000 ; free physical = 1388 ; free virtual = 17527
open_bd_design {/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 29 15:14:34 2018...
