Analysis & Synthesis report for uP
Sat Nov 28 09:46:07 2015
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. State Machine - |uP|uP_CU:CtrlUnit|state
  5. Registers Removed During Synthesis
  6. Registers Packed Into Inferred Megafunctions
  7. Multiplexer Restructuring Statistics (Restructuring Performed)
  8. Source assignments for uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_uaj1:auto_generated
  9. Parameter Settings for User Entity Instance: uP_CU:CtrlUnit
 10. Parameter Settings for User Entity Instance: uP_DP:DataPath|n_REG:IR_REG
 11. Parameter Settings for User Entity Instance: uP_DP:DataPath|n_REG:A_REG
 12. Parameter Settings for User Entity Instance: uP_DP:DataPath|n_REG:PC_REG
 13. Parameter Settings for Inferred Entity Instance: uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 28 09:46:06 2015   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; uP                                      ;
; Top-level Entity Name              ; uP                                      ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C20F484C7       ;                    ;
; Top-level entity name                                          ; uP                 ; uP                 ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uP|uP_CU:CtrlUnit|state                                                                                                                      ;
+--------------+------------+------------+----------+-------------+-----------+-----------+-------------+------------+--------------+-------------+-------------+
; Name         ; state.HALT ; state.JPOS ; state.JZ ; state.INPUT ; state.SUB ; state.ADD ; state.STORE ; state.LOAD ; state.DECODE ; state.FETCH ; state.START ;
+--------------+------------+------------+----------+-------------+-----------+-----------+-------------+------------+--------------+-------------+-------------+
; state.START  ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 0           ;
; state.FETCH  ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 1           ; 1           ;
; state.DECODE ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 1            ; 0           ; 1           ;
; state.LOAD   ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 1          ; 0            ; 0           ; 1           ;
; state.STORE  ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 1           ; 0          ; 0            ; 0           ; 1           ;
; state.ADD    ; 0          ; 0          ; 0        ; 0           ; 0         ; 1         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.SUB    ; 0          ; 0          ; 0        ; 0           ; 1         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.INPUT  ; 0          ; 0          ; 0        ; 1           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.JZ     ; 0          ; 0          ; 1        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.JPOS   ; 0          ; 1          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.HALT   ; 1          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
+--------------+------------+------------+----------+-------------+-----------+-----------+-------------+------------+--------------+-------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; uP_CU:CtrlUnit|state~14               ; Lost fanout        ;
; uP_CU:CtrlUnit|state~15               ; Lost fanout        ;
; uP_CU:CtrlUnit|state~16               ; Lost fanout        ;
; uP_CU:CtrlUnit|state~17               ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+--------------------------------------+--------------------------------------------+------+
; Register Name                        ; Megafunction                               ; Type ;
+--------------------------------------+--------------------------------------------+------+
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[0] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[2] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[3] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[5] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[6] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
; uP_DP:DataPath|mem_RAM:RAM_32x8|Q[7] ; uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0 ; RAM  ;
+--------------------------------------+--------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uP|uP_DP:DataPath|n_REG:A_REG|Q[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |uP|uP_CU:CtrlUnit|nextState.SUB    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |uP|uP_CU:CtrlUnit|nextState.JPOS   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_uaj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uP_CU:CtrlUnit ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; START          ; 0000  ; Unsigned Binary                    ;
; FETCH          ; 0001  ; Unsigned Binary                    ;
; DECODE         ; 0010  ; Unsigned Binary                    ;
; LOAD           ; 1000  ; Unsigned Binary                    ;
; STORE          ; 1001  ; Unsigned Binary                    ;
; ADD            ; 1010  ; Unsigned Binary                    ;
; SUB            ; 1011  ; Unsigned Binary                    ;
; INPUT          ; 1100  ; Unsigned Binary                    ;
; JZ             ; 1101  ; Unsigned Binary                    ;
; JPOS           ; 1110  ; Unsigned Binary                    ;
; HALT           ; 1111  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uP_DP:DataPath|n_REG:IR_REG ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uP_DP:DataPath|n_REG:A_REG ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uP_DP:DataPath|n_REG:PC_REG ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0 ;
+------------------------------------+----------------------------------+------------------------------------+
; Parameter Name                     ; Value                            ; Type                               ;
+------------------------------------+----------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped                            ;
; WIDTH_A                            ; 8                                ; Untyped                            ;
; WIDTHAD_A                          ; 5                                ; Untyped                            ;
; NUMWORDS_A                         ; 32                               ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                            ;
; WIDTH_B                            ; 8                                ; Untyped                            ;
; WIDTHAD_B                          ; 5                                ; Untyped                            ;
; NUMWORDS_B                         ; 32                               ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                            ;
; BYTE_SIZE                          ; 8                                ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                            ;
; INIT_FILE                          ; db/ram0_mem_RAM_5f519972.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_uaj1                  ; Untyped                            ;
+------------------------------------+----------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Nov 28 09:46:05 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uP -c uP
Info: Found 1 design units, including 1 entities, in source file mem_RAM.v
    Info: Found entity 1: mem_RAM
Info: Found 1 design units, including 1 entities, in source file n_REG.v
    Info: Found entity 1: n_REG
Info: Found 1 design units, including 1 entities, in source file opr_ADD_SUB.v
    Info: Found entity 1: opr_ADD_SUB
Info: Found 1 design units, including 1 entities, in source file uP_CU.v
    Info: Found entity 1: uP_CU
Info: Found 1 design units, including 1 entities, in source file uP_DP.v
    Info: Found entity 1: uP_DP
Info: Found 1 design units, including 1 entities, in source file uP.v
    Info: Found entity 1: uP
Info: Found 1 design units, including 1 entities, in source file uP_tb.v
    Info: Found entity 1: uP_tb
Info: Elaborating entity "uP" for the top level hierarchy
Info: Elaborating entity "uP_CU" for hierarchy "uP_CU:CtrlUnit"
Info: Elaborating entity "uP_DP" for hierarchy "uP_DP:DataPath"
Info: Elaborating entity "n_REG" for hierarchy "uP_DP:DataPath|n_REG:IR_REG"
Info: Elaborating entity "n_REG" for hierarchy "uP_DP:DataPath|n_REG:PC_REG"
Info: Elaborating entity "mem_RAM" for hierarchy "uP_DP:DataPath|mem_RAM:RAM_32x8"
Info: Elaborating entity "opr_ADD_SUB" for hierarchy "uP_DP:DataPath|opr_ADD_SUB:ADD_SUB"
Warning: Inferred dual-clock RAM node "uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to db/ram0_mem_RAM_5f519972.hdl.mif
Info: Elaborated megafunction instantiation "uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0"
Info: Instantiated megafunction "uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "db/ram0_mem_RAM_5f519972.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uaj1.tdf
    Info: Found entity 1: altsyncram_uaj1
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "uP_CU:CtrlUnit|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "uP_CU:CtrlUnit|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "uP_CU:CtrlUnit|state~16" lost all its fanouts during netlist optimizations.
    Info: Register "uP_CU:CtrlUnit|state~17" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.map.smsg


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.map.smsg.


