Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ecad/Desktop/exercise5-2/clarvi_fpga/hex_to_7seg.qsys --block-symbol-file --output-directory=/home/ecad/Desktop/exercise5-2/clarvi_fpga/hex_to_7seg --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clarvi_fpga/hex_to_7seg.qsys
Progress: Reading input file
Progress: Adding EightBitsToSevenSeg_0 [EightBitsToSevenSeg 1.0]
Progress: Parameterizing module EightBitsToSevenSeg_0
Progress: Adding RotaryCtl_0 [RotaryCtl 1.0]
Warning: RotaryCtl_0: Component type RotaryCtl is not in the library
Progress: Parameterizing module RotaryCtl_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: hex_to_7seg.RotaryCtl_0: Component RotaryCtl 1.0 not found or could not be instantiated
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ecad/Desktop/exercise5-2/clarvi_fpga/hex_to_7seg.qsys --synthesis=VERILOG --output-directory=/home/ecad/Desktop/exercise5-2/clarvi_fpga/hex_to_7seg/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clarvi_fpga/hex_to_7seg.qsys
Progress: Reading input file
Progress: Adding EightBitsToSevenSeg_0 [EightBitsToSevenSeg 1.0]
Progress: Parameterizing module EightBitsToSevenSeg_0
Progress: Adding RotaryCtl_0 [RotaryCtl 1.0]
Warning: RotaryCtl_0: Component type RotaryCtl is not in the library
Progress: Parameterizing module RotaryCtl_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: hex_to_7seg.RotaryCtl_0: Component RotaryCtl 1.0 not found or could not be instantiated
Info: hex_to_7seg: Generating hex_to_7seg "hex_to_7seg" for QUARTUS_SYNTH
Warning: hex_to_7seg: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: hex_to_7seg: "No matching role found for EightBitsToSevenSeg_0:data_in:hexval (export)"
Warning: hex_to_7seg: "No matching role found for clk_0:clk_reset:reset_n_out (reset)"
Info: EightBitsToSevenSeg_0: "hex_to_7seg" instantiated EightBitsToSevenSeg "EightBitsToSevenSeg_0"
Error: RotaryCtl_0: missing_module does not support generation.
Error: Generation stopped, 1 or more modules remaining
Info: hex_to_7seg: Done "hex_to_7seg" with 4 modules, 2 files
Error: qsys-generate failed with exit code 1: 3 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
