// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_processing_image_processing_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_166_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty,
        frame_in_pixel_address0,
        frame_in_pixel_ce0,
        frame_in_pixel_q0,
        frame_in_pixel_address1,
        frame_in_pixel_ce1,
        frame_in_pixel_q1,
        frame_out1_pixel_address0,
        frame_out1_pixel_ce0,
        frame_out1_pixel_we0,
        frame_out1_pixel_d0,
        frame_out2_pixel_address0,
        frame_out2_pixel_ce0,
        frame_out2_pixel_we0,
        frame_out2_pixel_d0,
        frame_out3_pixel_address0,
        frame_out3_pixel_ce0,
        frame_out3_pixel_we0,
        frame_out3_pixel_d0,
        frame_out5_pixel_address0,
        frame_out5_pixel_ce0,
        frame_out5_pixel_we0,
        frame_out5_pixel_d0,
        frame_out6_pixel_address0,
        frame_out6_pixel_ce0,
        frame_out6_pixel_we0,
        frame_out6_pixel_d0,
        frame_out8_pixel_address0,
        frame_out8_pixel_ce0,
        frame_out8_pixel_we0,
        frame_out8_pixel_d0,
        frame_out9_pixel_address0,
        frame_out9_pixel_ce0,
        frame_out9_pixel_we0,
        frame_out9_pixel_d0,
        add_ln204
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] empty;
output  [12:0] frame_in_pixel_address0;
output   frame_in_pixel_ce0;
input  [95:0] frame_in_pixel_q0;
output  [12:0] frame_in_pixel_address1;
output   frame_in_pixel_ce1;
input  [95:0] frame_in_pixel_q1;
output  [12:0] frame_out1_pixel_address0;
output   frame_out1_pixel_ce0;
output   frame_out1_pixel_we0;
output  [95:0] frame_out1_pixel_d0;
output  [12:0] frame_out2_pixel_address0;
output   frame_out2_pixel_ce0;
output   frame_out2_pixel_we0;
output  [95:0] frame_out2_pixel_d0;
output  [12:0] frame_out3_pixel_address0;
output   frame_out3_pixel_ce0;
output   frame_out3_pixel_we0;
output  [95:0] frame_out3_pixel_d0;
output  [12:0] frame_out5_pixel_address0;
output   frame_out5_pixel_ce0;
output   frame_out5_pixel_we0;
output  [95:0] frame_out5_pixel_d0;
output  [12:0] frame_out6_pixel_address0;
output   frame_out6_pixel_ce0;
output   frame_out6_pixel_we0;
output  [95:0] frame_out6_pixel_d0;
output  [12:0] frame_out8_pixel_address0;
output   frame_out8_pixel_ce0;
output   frame_out8_pixel_we0;
output  [95:0] frame_out8_pixel_d0;
output  [12:0] frame_out9_pixel_address0;
output   frame_out9_pixel_ce0;
output   frame_out9_pixel_we0;
output  [95:0] frame_out9_pixel_d0;
input  [12:0] add_ln204;

reg ap_idle;
reg[12:0] frame_in_pixel_address0;
reg frame_in_pixel_ce0;
reg[12:0] frame_in_pixel_address1;
reg frame_in_pixel_ce1;
reg frame_out1_pixel_ce0;
reg frame_out1_pixel_we0;
reg frame_out2_pixel_ce0;
reg frame_out2_pixel_we0;
reg frame_out3_pixel_ce0;
reg frame_out3_pixel_we0;
reg frame_out5_pixel_ce0;
reg frame_out5_pixel_we0;
reg frame_out6_pixel_ce0;
reg frame_out6_pixel_we0;
reg frame_out8_pixel_ce0;
reg frame_out8_pixel_we0;
reg frame_out9_pixel_ce0;
reg frame_out9_pixel_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state12_pp0_stage5_iter1;
wire    ap_block_state18_pp0_stage5_iter2;
wire    ap_block_state24_pp0_stage5_iter3;
wire    ap_block_state30_pp0_stage5_iter4;
wire    ap_block_state36_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln165_reg_3397;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_432_p2;
reg   [31:0] reg_529;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state17_pp0_stage4_iter2;
wire    ap_block_state23_pp0_stage4_iter3;
wire    ap_block_state29_pp0_stage4_iter4;
wire    ap_block_state35_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state19_pp0_stage0_iter3;
wire    ap_block_state25_pp0_stage0_iter4;
wire    ap_block_state31_pp0_stage0_iter5;
wire    ap_block_state37_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state14_pp0_stage1_iter2;
wire    ap_block_state20_pp0_stage1_iter3;
wire    ap_block_state26_pp0_stage1_iter4;
wire    ap_block_state32_pp0_stage1_iter5;
wire    ap_block_state38_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state15_pp0_stage2_iter2;
wire    ap_block_state21_pp0_stage2_iter3;
wire    ap_block_state27_pp0_stage2_iter4;
wire    ap_block_state33_pp0_stage2_iter5;
wire    ap_block_state39_pp0_stage2_iter6;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] reg_533;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state16_pp0_stage3_iter2;
wire    ap_block_state22_pp0_stage3_iter3;
wire    ap_block_state28_pp0_stage3_iter4;
wire    ap_block_state34_pp0_stage3_iter5;
wire    ap_block_state40_pp0_stage3_iter6;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] grp_fu_449_p2;
reg   [63:0] reg_537;
wire   [63:0] grp_fu_441_p2;
reg   [63:0] reg_541;
wire   [63:0] grp_fu_445_p2;
reg   [63:0] reg_545;
wire   [0:0] icmp_ln165_fu_567_p2;
reg   [0:0] icmp_ln165_reg_3397_pp0_iter1_reg;
reg   [0:0] icmp_ln165_reg_3397_pp0_iter2_reg;
reg   [0:0] icmp_ln165_reg_3397_pp0_iter3_reg;
reg   [0:0] icmp_ln165_reg_3397_pp0_iter4_reg;
reg   [0:0] icmp_ln165_reg_3397_pp0_iter5_reg;
reg   [5:0] i_load_reg_3401;
wire   [0:0] icmp_ln166_fu_585_p2;
reg   [0:0] icmp_ln166_reg_3406;
wire   [6:0] select_ln165_fu_591_p3;
reg   [6:0] select_ln165_reg_3411;
wire   [5:0] empty_22_fu_599_p2;
reg   [5:0] empty_22_reg_3419;
wire   [5:0] select_ln165_1_fu_605_p3;
reg   [5:0] select_ln165_1_reg_3424;
wire   [6:0] sub_ln165_fu_617_p2;
reg   [6:0] sub_ln165_reg_3431;
wire   [12:0] add_ln182_fu_649_p2;
reg   [12:0] add_ln182_reg_3437;
wire   [7:0] add_ln181_fu_659_p2;
reg   [7:0] add_ln181_reg_3444;
wire   [12:0] add_ln169_fu_697_p2;
reg   [12:0] add_ln169_reg_3449;
wire   [12:0] zext_ln169_4_fu_703_p1;
reg   [12:0] zext_ln169_4_reg_3457;
wire  signed [12:0] sext_ln182_1_fu_716_p1;
reg  signed [12:0] sext_ln182_1_reg_3470;
wire   [6:0] add_ln181_1_fu_729_p2;
reg   [6:0] add_ln181_1_reg_3481;
wire   [12:0] add_ln182_1_fu_774_p2;
reg   [12:0] add_ln182_1_reg_3486;
wire   [31:0] trunc_ln182_fu_789_p1;
reg   [31:0] trunc_ln182_reg_3498;
reg   [31:0] trunc_ln182_1_reg_3503;
reg   [31:0] trunc_ln182_2_reg_3508;
wire   [31:0] trunc_ln182_3_fu_793_p1;
reg   [31:0] trunc_ln182_3_reg_3513;
reg   [31:0] trunc_ln182_4_reg_3518;
reg   [31:0] trunc_ln182_5_reg_3523;
wire   [12:0] zext_ln182_7_fu_797_p1;
reg   [12:0] zext_ln182_7_reg_3528;
wire   [31:0] trunc_ln182_6_fu_828_p1;
reg   [31:0] trunc_ln182_6_reg_3549;
reg   [31:0] trunc_ln182_7_reg_3554;
reg   [31:0] trunc_ln182_8_reg_3559;
wire   [31:0] trunc_ln182_9_fu_832_p1;
reg   [31:0] trunc_ln182_9_reg_3564;
reg   [31:0] trunc_ln182_s_reg_3569;
reg   [31:0] trunc_ln182_10_reg_3574;
wire   [31:0] trunc_ln182_11_fu_854_p1;
reg   [31:0] trunc_ln182_11_reg_3589;
reg   [31:0] trunc_ln182_12_reg_3594;
reg   [31:0] trunc_ln182_13_reg_3599;
wire   [31:0] trunc_ln182_14_fu_858_p1;
reg   [31:0] trunc_ln182_14_reg_3604;
reg   [31:0] trunc_ln182_15_reg_3609;
reg   [31:0] trunc_ln182_16_reg_3614;
wire   [63:0] zext_ln169_5_fu_890_p1;
reg   [63:0] zext_ln169_5_reg_3619;
reg   [63:0] zext_ln169_5_reg_3619_pp0_iter1_reg;
reg   [63:0] zext_ln169_5_reg_3619_pp0_iter2_reg;
reg   [63:0] zext_ln169_5_reg_3619_pp0_iter3_reg;
reg   [63:0] zext_ln169_5_reg_3619_pp0_iter4_reg;
reg   [63:0] zext_ln169_5_reg_3619_pp0_iter5_reg;
wire   [31:0] trunc_ln182_17_fu_905_p1;
reg   [31:0] trunc_ln182_17_reg_3639;
reg   [31:0] trunc_ln182_18_reg_3644;
reg   [31:0] trunc_ln182_19_reg_3649;
wire   [31:0] trunc_ln182_20_fu_909_p1;
reg   [31:0] trunc_ln182_20_reg_3654;
reg   [31:0] trunc_ln182_21_reg_3659;
reg   [31:0] trunc_ln182_22_reg_3664;
wire   [12:0] add_ln204_1_fu_917_p2;
reg   [12:0] add_ln204_1_reg_3669;
wire  signed [31:0] rgb_R_fu_960_p1;
reg  signed [31:0] rgb_R_reg_3674;
reg  signed [31:0] rgb_G_reg_3681;
reg  signed [31:0] rgb_B_reg_3688;
wire   [31:0] grp_fu_968_p2;
reg   [31:0] mul_ln49_reg_3700;
wire   [31:0] add_ln60_1_fu_982_p2;
reg   [31:0] add_ln60_1_reg_3705;
wire   [63:0] grp_fu_477_p1;
reg   [63:0] conv_i_reg_3710;
wire   [63:0] grp_fu_480_p1;
reg   [63:0] conv1_i_reg_3715;
wire   [63:0] grp_fu_483_p1;
reg   [63:0] conv_i_0_1_reg_3720;
wire   [63:0] grp_fu_486_p1;
reg   [63:0] conv1_i_0_1_reg_3725;
wire   [31:0] grp_fu_973_p2;
reg   [31:0] mul_ln49_1_reg_3730;
reg   [63:0] conv_i_0_2_reg_3735;
reg   [63:0] conv1_i_0_2_reg_3740;
reg   [63:0] conv_i_1_reg_3745;
reg   [63:0] conv1_i_1_reg_3750;
wire   [31:0] grp_fu_987_p2;
reg   [31:0] mul_ln49_2_reg_3755;
reg   [63:0] conv_i_1_2_reg_3765;
reg   [63:0] conv1_i_1_2_reg_3770;
reg   [63:0] conv_i_2_reg_3775;
reg   [63:0] conv1_i_2_reg_3780;
reg   [23:0] trunc_ln1_reg_3785;
reg   [7:0] trunc_ln2_reg_3790;
reg   [30:0] trunc_ln62_1_reg_3797;
reg   [22:0] tmp_16_reg_3803;
reg   [63:0] conv_i_2_1_reg_3808;
reg   [63:0] conv1_i_2_1_reg_3813;
reg   [63:0] conv_i_2_2_reg_3818;
reg   [63:0] conv1_i_2_2_reg_3823;
wire   [0:0] icmp_ln200_fu_1093_p2;
reg   [0:0] icmp_ln200_reg_3828;
wire   [0:0] icmp_ln200_1_fu_1114_p2;
reg   [0:0] icmp_ln200_1_reg_3833;
wire   [0:0] icmp_ln200_2_fu_1120_p2;
reg   [0:0] icmp_ln200_2_reg_3838;
reg   [63:0] conv3_i_reg_3843;
reg   [63:0] conv3_i_0_1_reg_3848;
reg   [63:0] conv3_i_0_2_reg_3853;
reg   [63:0] conv3_i_1_reg_3858;
wire   [31:0] grp_fu_438_p1;
reg   [31:0] conv_i1_reg_3863;
reg   [63:0] conv3_i_1_2_reg_3868;
reg   [63:0] conv3_i_2_reg_3873;
reg   [63:0] conv3_i_2_1_reg_3878;
reg   [63:0] conv3_i_2_2_reg_3883;
reg   [31:0] conv6_i_reg_3888;
reg   [31:0] conv13_i_reg_3893;
wire   [63:0] grp_fu_453_p2;
reg   [63:0] mul_i2_reg_3898;
wire   [63:0] grp_fu_458_p2;
reg   [63:0] mul2_i_reg_3903;
wire   [63:0] grp_fu_463_p2;
reg   [63:0] mul_i2_0_1_reg_3908;
wire   [63:0] grp_fu_468_p2;
reg   [63:0] mul2_i_0_1_reg_3913;
reg   [63:0] mul_i2_0_2_reg_3918;
reg   [63:0] mul2_i_0_2_reg_3923;
reg   [63:0] mul_i2_1_reg_3928;
reg   [63:0] mul2_i_1_reg_3933;
reg   [63:0] mul_i2_1_2_reg_3938;
reg   [63:0] mul2_i_1_2_reg_3943;
reg   [63:0] mul_i2_2_reg_3948;
reg   [63:0] mul2_i_2_reg_3953;
reg   [63:0] mul_i2_2_1_reg_3958;
reg   [63:0] mul2_i_2_1_reg_3963;
reg   [63:0] mul_i2_2_2_reg_3968;
reg   [63:0] mul2_i_2_2_reg_3973;
reg   [0:0] p_Result_s_reg_3978;
wire   [31:0] val_fu_1294_p3;
reg   [31:0] val_reg_3983;
reg   [0:0] p_Result_2_reg_3989;
wire   [31:0] val_1_fu_1420_p3;
reg   [31:0] val_1_reg_3994;
reg   [63:0] mul4_i_reg_4000;
reg   [63:0] mul4_i_0_1_reg_4005;
reg   [63:0] mul4_i_0_2_reg_4010;
reg   [63:0] mul4_i_0_2_reg_4010_pp0_iter4_reg;
reg   [63:0] mul4_i_1_reg_4015;
reg   [63:0] mul4_i_1_reg_4015_pp0_iter4_reg;
wire   [30:0] dimmed_R_fu_1449_p3;
reg   [30:0] dimmed_R_reg_4020;
wire   [30:0] dimmed_G_fu_1478_p3;
reg   [30:0] dimmed_G_reg_4025;
reg   [0:0] p_Result_4_reg_4030;
wire   [31:0] val_2_fu_1604_p3;
reg   [31:0] val_2_reg_4035;
reg   [63:0] mul4_i_1_2_reg_4041;
reg   [63:0] mul4_i_2_reg_4046;
reg   [63:0] mul4_i_2_reg_4046_pp0_iter4_reg;
reg   [63:0] mul4_i_2_1_reg_4051;
reg   [63:0] mul4_i_2_1_reg_4051_pp0_iter4_reg;
reg   [63:0] mul4_i_2_2_reg_4056;
reg   [63:0] mul4_i_2_2_reg_4056_pp0_iter4_reg;
wire   [30:0] dimmed_B_fu_1633_p3;
reg   [30:0] dimmed_B_reg_4061;
reg   [0:0] p_Result_6_reg_4066;
wire   [31:0] val_3_fu_1759_p3;
reg   [31:0] val_3_reg_4071;
wire   [31:0] result_V_fu_1792_p3;
reg   [31:0] result_V_reg_4077;
reg   [0:0] p_Result_8_reg_4083;
wire   [31:0] val_4_fu_1916_p3;
reg   [31:0] val_4_reg_4088;
wire   [31:0] result_V_21_fu_1929_p3;
reg   [31:0] result_V_21_reg_4094;
reg   [63:0] add_i_reg_4100;
reg   [63:0] add_i_0_1_reg_4105;
reg   [0:0] p_Result_10_reg_4110;
wire   [22:0] p_Result_11_fu_1957_p1;
reg   [22:0] p_Result_11_reg_4115;
wire   [0:0] isNeg_5_fu_1971_p3;
reg   [0:0] isNeg_5_reg_4120;
wire   [8:0] ush_5_fu_1989_p3;
reg   [8:0] ush_5_reg_4125;
reg   [63:0] add_i_0_2_reg_4130;
reg   [63:0] add_i_1_reg_4135;
wire   [31:0] val_5_fu_2051_p3;
reg   [31:0] val_5_reg_4140;
wire   [31:0] result_V_16_fu_2058_p2;
reg   [31:0] result_V_16_reg_4145;
reg   [63:0] add_i_1_2_reg_4150;
reg   [63:0] add_i_2_reg_4155;
reg   [63:0] add_i_2_1_reg_4160;
reg   [63:0] add_i_2_2_reg_4165;
reg   [0:0] tmp_18_reg_4170;
wire   [31:0] select_ln1513_fu_2236_p3;
reg   [31:0] select_ln1513_reg_4175;
wire   [31:0] select_ln59_fu_2249_p3;
reg   [31:0] select_ln59_reg_4181;
wire   [63:0] bitcast_ln488_1_fu_2255_p1;
reg   [63:0] bitcast_ln488_1_reg_4187;
wire   [30:0] select_ln1513_1_fu_2365_p3;
reg   [30:0] select_ln1513_1_reg_4192;
wire   [31:0] sub_ln185_fu_2400_p2;
reg   [31:0] sub_ln185_reg_4198;
reg   [0:0] tmp_29_reg_4203;
wire   [31:0] select_ln1513_2_fu_2524_p3;
reg   [31:0] select_ln1513_2_reg_4208;
reg   [0:0] tmp_33_reg_4214;
wire   [30:0] select_ln1513_3_fu_2650_p3;
reg   [30:0] select_ln1513_3_reg_4219;
reg   [0:0] tmp_38_reg_4225;
wire   [30:0] select_ln1513_4_fu_2776_p3;
reg   [30:0] select_ln1513_4_reg_4230;
wire   [31:0] select_ln59_2_fu_2789_p3;
reg   [31:0] select_ln59_2_reg_4236;
wire   [30:0] select_ln59_3_fu_2800_p3;
reg   [30:0] select_ln59_3_reg_4242;
wire   [30:0] select_ln59_4_fu_2811_p3;
reg   [30:0] select_ln59_4_reg_4247;
reg   [0:0] tmp_42_reg_4252;
wire   [31:0] select_ln1513_5_fu_2935_p3;
reg   [31:0] select_ln1513_5_reg_4257;
reg   [0:0] tmp_46_reg_4263;
wire   [30:0] select_ln1513_6_fu_3061_p3;
reg   [30:0] select_ln1513_6_reg_4268;
reg   [0:0] tmp_49_reg_4274;
wire   [31:0] select_ln1513_7_fu_3187_p3;
reg   [31:0] select_ln1513_7_reg_4279;
wire   [31:0] sub_ln185_2_fu_3203_p2;
reg   [31:0] sub_ln185_2_reg_4285;
wire   [31:0] add_ln184_fu_3228_p2;
reg   [31:0] add_ln184_reg_4290;
wire   [31:0] select_ln59_5_fu_3239_p3;
reg   [31:0] select_ln59_5_reg_4295;
wire   [30:0] select_ln59_6_fu_3250_p3;
reg   [30:0] select_ln59_6_reg_4301;
wire   [31:0] select_ln59_7_fu_3261_p3;
reg   [31:0] select_ln59_7_reg_4306;
wire   [31:0] add_ln184_1_fu_3278_p2;
reg   [31:0] add_ln184_1_reg_4312;
wire   [31:0] add_ln185_2_fu_3292_p2;
reg   [31:0] add_ln185_2_reg_4319;
wire   [31:0] add_ln188_fu_3332_p2;
reg   [31:0] add_ln188_reg_4326;
reg   [23:0] tmp_52_reg_4331;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
wire   [63:0] zext_ln182_2_fu_711_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln182_4_fu_724_p1;
wire   [63:0] zext_ln182_5_fu_784_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln182_8_fu_805_p1;
wire   [63:0] zext_ln182_6_fu_814_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln182_9_fu_823_p1;
wire   [63:0] zext_ln182_3_fu_840_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln182_10_fu_849_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln201_1_fu_900_p1;
wire   [63:0] zext_ln201_3_fu_955_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln204_fu_964_p1;
reg   [6:0] j_fu_218;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [5:0] i_fu_222;
reg   [5:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten_fu_226;
wire   [12:0] add_ln165_1_fu_573_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [31:0] grp_fu_432_p0;
reg   [31:0] grp_fu_432_p1;
reg  signed [31:0] grp_fu_438_p0;
reg   [63:0] grp_fu_441_p0;
reg   [63:0] grp_fu_441_p1;
reg   [63:0] grp_fu_445_p0;
reg   [63:0] grp_fu_445_p1;
reg   [63:0] grp_fu_449_p0;
reg   [63:0] grp_fu_449_p1;
reg   [63:0] grp_fu_453_p0;
reg   [63:0] grp_fu_453_p1;
reg   [63:0] grp_fu_458_p0;
reg   [63:0] grp_fu_458_p1;
reg   [63:0] grp_fu_463_p0;
reg   [63:0] grp_fu_463_p1;
reg   [63:0] grp_fu_468_p0;
reg   [63:0] grp_fu_468_p1;
reg   [31:0] grp_fu_477_p0;
reg   [31:0] grp_fu_480_p0;
reg   [31:0] grp_fu_483_p0;
reg   [31:0] grp_fu_486_p0;
wire   [6:0] zext_ln165_fu_613_p1;
wire   [6:0] add_ln165_fu_623_p2;
wire   [10:0] tmp_5_fu_637_p3;
wire   [12:0] tmp_4_fu_629_p3;
wire  signed [12:0] sext_ln182_fu_645_p1;
wire   [7:0] j_cast_fu_655_p1;
wire   [11:0] tmp_fu_675_p3;
wire   [9:0] tmp_1_fu_686_p3;
wire   [12:0] zext_ln169_2_fu_682_p1;
wire   [12:0] zext_ln169_3_fu_693_p1;
wire   [12:0] add_ln182_2_fu_706_p2;
wire   [12:0] add_ln182_4_fu_719_p2;
wire   [5:0] p_mid16_fu_739_p2;
wire   [5:0] select_ln165_2_fu_744_p3;
wire   [11:0] tmp_6_fu_750_p3;
wire   [9:0] tmp_7_fu_762_p3;
wire   [12:0] zext_ln182_fu_758_p1;
wire   [12:0] zext_ln182_1_fu_770_p1;
wire   [12:0] add_ln182_5_fu_780_p2;
wire   [12:0] add_ln182_7_fu_800_p2;
wire   [12:0] add_ln182_6_fu_810_p2;
wire   [12:0] add_ln182_8_fu_819_p2;
wire   [12:0] add_ln182_3_fu_836_p2;
wire   [12:0] add_ln182_9_fu_845_p2;
wire   [10:0] tmp_3_fu_869_p3;
wire   [12:0] tmp_2_fu_862_p3;
wire   [12:0] zext_ln201_fu_876_p1;
wire   [12:0] add_ln169_1_fu_886_p2;
wire   [12:0] add_ln201_fu_880_p2;
wire   [12:0] add_ln201_1_fu_895_p2;
wire   [12:0] sub_ln204_fu_913_p2;
wire   [10:0] tmp_9_fu_932_p3;
wire   [12:0] tmp_8_fu_925_p3;
wire   [12:0] zext_ln201_2_fu_939_p1;
wire   [12:0] add_ln201_2_fu_943_p2;
wire   [12:0] zext_ln169_1_fu_922_p1;
wire   [12:0] add_ln201_3_fu_949_p2;
wire   [7:0] grp_fu_968_p1;
wire   [8:0] grp_fu_973_p1;
wire   [31:0] add_ln60_fu_978_p2;
wire   [5:0] grp_fu_987_p1;
wire   [31:0] grp_fu_995_p0;
wire   [33:0] grp_fu_995_p1;
wire   [31:0] add_ln49_fu_1001_p2;
wire   [31:0] add_ln49_1_fu_1005_p2;
wire   [64:0] grp_fu_995_p2;
wire   [24:0] zext_ln49_fu_1050_p1;
wire   [24:0] gray_value_fu_1053_p2;
wire   [31:0] zext_ln49_1_fu_1059_p1;
wire   [88:0] or_ln169_1_fu_1063_p4;
wire   [30:0] add_ln62_fu_1078_p2;
wire   [22:0] tmp_12_fu_1083_p4;
wire   [30:0] add_ln63_fu_1099_p2;
wire   [22:0] tmp_14_fu_1104_p4;
wire   [7:0] add_ln200_fu_1125_p2;
wire   [7:0] sepia_R_fu_1130_p3;
wire   [7:0] add_ln200_1_fu_1141_p2;
wire   [7:0] sepia_B_fu_1146_p3;
wire   [7:0] select_ln63_fu_1152_p3;
wire   [31:0] zext_ln56_fu_1137_p1;
wire   [71:0] or_ln_fu_1159_p5;
wire   [31:0] data_V_fu_1176_p1;
wire   [22:0] p_Result_1_fu_1198_p1;
wire   [24:0] mantissa_fu_1202_p4;
wire   [7:0] xs_exp_V_2_fu_1188_p4;
wire   [8:0] zext_ln346_fu_1216_p1;
wire   [8:0] add_ln346_fu_1220_p2;
wire   [7:0] sub_ln1512_8_fu_1234_p2;
wire   [0:0] isNeg_fu_1226_p3;
wire  signed [8:0] sext_ln1512_8_fu_1240_p1;
wire   [8:0] ush_fu_1244_p3;
wire  signed [31:0] sext_ln1488_8_fu_1252_p1;
wire   [78:0] zext_ln15_fu_1212_p1;
wire   [78:0] zext_ln1488_8_fu_1256_p1;
wire   [78:0] r_V_fu_1260_p2;
wire   [0:0] tmp_56_fu_1272_p3;
wire   [78:0] r_V_1_fu_1266_p2;
wire   [31:0] zext_ln818_8_fu_1280_p1;
wire   [31:0] tmp_25_fu_1284_p4;
wire   [31:0] data_V_1_fu_1302_p1;
wire   [22:0] p_Result_3_fu_1324_p1;
wire   [24:0] mantissa_1_fu_1328_p4;
wire   [7:0] xs_exp_V_3_fu_1314_p4;
wire   [8:0] zext_ln346_1_fu_1342_p1;
wire   [8:0] add_ln346_1_fu_1346_p2;
wire   [7:0] sub_ln1512_9_fu_1360_p2;
wire   [0:0] isNeg_1_fu_1352_p3;
wire  signed [8:0] sext_ln1512_9_fu_1366_p1;
wire   [8:0] ush_1_fu_1370_p3;
wire  signed [31:0] sext_ln1488_9_fu_1378_p1;
wire   [78:0] zext_ln15_1_fu_1338_p1;
wire   [78:0] zext_ln1488_9_fu_1382_p1;
wire   [78:0] r_V_2_fu_1386_p2;
wire   [0:0] tmp_60_fu_1398_p3;
wire   [78:0] r_V_3_fu_1392_p2;
wire   [31:0] zext_ln818_9_fu_1406_p1;
wire   [31:0] tmp_28_fu_1410_p4;
wire   [31:0] result_V_2_fu_1428_p2;
wire   [31:0] result_V_18_fu_1433_p3;
wire   [0:0] icmp_ln224_fu_1443_p2;
wire   [30:0] trunc_ln58_fu_1439_p1;
wire   [31:0] result_V_5_fu_1457_p2;
wire   [31:0] result_V_19_fu_1462_p3;
wire   [0:0] icmp_ln224_1_fu_1472_p2;
wire   [30:0] trunc_ln58_1_fu_1468_p1;
wire   [31:0] data_V_2_fu_1486_p1;
wire   [22:0] p_Result_5_fu_1508_p1;
wire   [24:0] mantissa_2_fu_1512_p4;
wire   [7:0] xs_exp_V_4_fu_1498_p4;
wire   [8:0] zext_ln346_2_fu_1526_p1;
wire   [8:0] add_ln346_2_fu_1530_p2;
wire   [7:0] sub_ln1512_10_fu_1544_p2;
wire   [0:0] isNeg_2_fu_1536_p3;
wire  signed [8:0] sext_ln1512_10_fu_1550_p1;
wire   [8:0] ush_2_fu_1554_p3;
wire  signed [31:0] sext_ln1488_10_fu_1562_p1;
wire   [78:0] zext_ln15_2_fu_1522_p1;
wire   [78:0] zext_ln1488_10_fu_1566_p1;
wire   [78:0] r_V_4_fu_1570_p2;
wire   [0:0] tmp_64_fu_1582_p3;
wire   [78:0] r_V_5_fu_1576_p2;
wire   [31:0] zext_ln818_10_fu_1590_p1;
wire   [31:0] tmp_31_fu_1594_p4;
wire   [31:0] result_V_9_fu_1612_p2;
wire   [31:0] result_V_20_fu_1617_p3;
wire   [0:0] icmp_ln224_2_fu_1627_p2;
wire   [30:0] trunc_ln58_2_fu_1623_p1;
wire   [31:0] data_V_3_fu_1641_p1;
wire   [22:0] p_Result_7_fu_1663_p1;
wire   [24:0] mantissa_3_fu_1667_p4;
wire   [7:0] xs_exp_V_5_fu_1653_p4;
wire   [8:0] zext_ln346_3_fu_1681_p1;
wire   [8:0] add_ln346_3_fu_1685_p2;
wire   [7:0] sub_ln1512_11_fu_1699_p2;
wire   [0:0] isNeg_3_fu_1691_p3;
wire  signed [8:0] sext_ln1512_11_fu_1705_p1;
wire   [8:0] ush_3_fu_1709_p3;
wire  signed [31:0] sext_ln1488_11_fu_1717_p1;
wire   [78:0] zext_ln15_3_fu_1677_p1;
wire   [78:0] zext_ln1488_11_fu_1721_p1;
wire   [78:0] r_V_6_fu_1725_p2;
wire   [0:0] tmp_68_fu_1737_p3;
wire   [78:0] r_V_7_fu_1731_p2;
wire   [31:0] zext_ln818_11_fu_1745_p1;
wire   [31:0] tmp_34_fu_1749_p4;
wire   [31:0] zext_ln95_1_fu_1770_p1;
wire   [31:0] zext_ln95_fu_1767_p1;
wire   [94:0] or_ln210_1_fu_1773_p4;
wire   [31:0] result_V_10_fu_1787_p2;
wire   [31:0] data_V_4_fu_1798_p1;
wire   [22:0] p_Result_9_fu_1820_p1;
wire   [24:0] mantissa_4_fu_1824_p4;
wire   [7:0] xs_exp_V_6_fu_1810_p4;
wire   [8:0] zext_ln346_4_fu_1838_p1;
wire   [8:0] add_ln346_4_fu_1842_p2;
wire   [7:0] sub_ln1512_12_fu_1856_p2;
wire   [0:0] isNeg_4_fu_1848_p3;
wire  signed [8:0] sext_ln1512_12_fu_1862_p1;
wire   [8:0] ush_4_fu_1866_p3;
wire  signed [31:0] sext_ln1488_12_fu_1874_p1;
wire   [78:0] zext_ln15_4_fu_1834_p1;
wire   [78:0] zext_ln1488_12_fu_1878_p1;
wire   [78:0] r_V_8_fu_1882_p2;
wire   [0:0] tmp_72_fu_1894_p3;
wire   [78:0] r_V_9_fu_1888_p2;
wire   [31:0] zext_ln818_12_fu_1902_p1;
wire   [31:0] tmp_37_fu_1906_p4;
wire   [31:0] result_V_13_fu_1924_p2;
wire   [31:0] data_V_5_fu_1935_p1;
wire   [7:0] xs_exp_V_7_fu_1947_p4;
wire   [8:0] zext_ln346_5_fu_1961_p1;
wire   [8:0] add_ln346_5_fu_1965_p2;
wire   [7:0] sub_ln1512_13_fu_1979_p2;
wire  signed [8:0] sext_ln1512_13_fu_1985_p1;
wire   [24:0] mantissa_5_fu_1997_p4;
wire  signed [31:0] sext_ln1488_13_fu_2010_p1;
wire   [78:0] zext_ln15_5_fu_2006_p1;
wire   [78:0] zext_ln1488_13_fu_2013_p1;
wire   [78:0] r_V_10_fu_2017_p2;
wire   [0:0] tmp_76_fu_2029_p3;
wire   [78:0] r_V_11_fu_2023_p2;
wire   [31:0] zext_ln818_13_fu_2037_p1;
wire   [31:0] tmp_40_fu_2041_p4;
wire   [0:0] icmp_ln200_4_fu_2064_p2;
wire   [0:0] icmp_ln200_5_fu_2076_p2;
wire   [31:0] result_V_22_fu_2088_p3;
wire   [0:0] icmp_ln200_6_fu_2093_p2;
wire   [31:0] brightened_B_fu_2099_p3;
wire   [31:0] brightened_G_fu_2081_p3;
wire   [31:0] brightened_R_fu_2069_p3;
wire   [63:0] bitcast_ln488_fu_2118_p1;
wire   [51:0] trunc_ln628_fu_2140_p1;
wire   [53:0] zext_ln515_cast_fu_2144_p4;
wire   [10:0] xs_exp_V_fu_2130_p4;
wire   [11:0] zext_ln515_1_fu_2158_p1;
wire   [11:0] add_ln515_fu_2162_p2;
wire   [10:0] sub_ln1512_fu_2176_p2;
wire   [0:0] tmp_20_fu_2168_p3;
wire  signed [11:0] sext_ln1512_fu_2182_p1;
wire   [11:0] select_ln1512_fu_2186_p3;
wire  signed [31:0] sext_ln1488_fu_2194_p1;
wire   [136:0] zext_ln515_fu_2154_p1;
wire   [136:0] zext_ln1488_fu_2198_p1;
wire   [136:0] lshr_ln1488_fu_2202_p2;
wire   [0:0] tmp_22_fu_2214_p3;
wire   [136:0] shl_ln1454_fu_2208_p2;
wire   [31:0] zext_ln818_fu_2222_p1;
wire   [31:0] tmp_s_fu_2226_p4;
wire   [31:0] sub_ln813_fu_2244_p2;
wire   [51:0] trunc_ln628_1_fu_2269_p1;
wire   [53:0] zext_ln515_2_cast_fu_2273_p4;
wire   [10:0] xs_exp_V_0_s_fu_2259_p4;
wire   [11:0] zext_ln515_3_fu_2287_p1;
wire   [11:0] add_ln515_1_fu_2291_p2;
wire   [10:0] sub_ln1512_1_fu_2305_p2;
wire   [0:0] tmp_26_fu_2297_p3;
wire  signed [11:0] sext_ln1512_1_fu_2311_p1;
wire   [11:0] select_ln1512_1_fu_2315_p3;
wire  signed [31:0] sext_ln1488_1_fu_2323_p1;
wire   [136:0] zext_ln515_2_fu_2283_p1;
wire   [136:0] zext_ln1488_1_fu_2327_p1;
wire   [136:0] lshr_ln1488_1_fu_2331_p2;
wire   [0:0] tmp_27_fu_2343_p3;
wire   [136:0] shl_ln1454_1_fu_2337_p2;
wire   [30:0] zext_ln818_1_fu_2351_p1;
wire   [30:0] tmp_11_fu_2355_p4;
wire   [0:0] tmp_24_fu_2373_p3;
wire   [30:0] sub_ln813_1_fu_2380_p2;
wire   [30:0] select_ln59_1_fu_2385_p3;
wire   [31:0] shl_ln1_fu_2392_p3;
wire   [63:0] bitcast_ln488_2_fu_2406_p1;
wire   [51:0] trunc_ln628_2_fu_2428_p1;
wire   [53:0] zext_ln515_4_cast_fu_2432_p4;
wire   [10:0] xs_exp_V_0_1_fu_2418_p4;
wire   [11:0] zext_ln515_5_fu_2446_p1;
wire   [11:0] add_ln515_2_fu_2450_p2;
wire   [10:0] sub_ln1512_2_fu_2464_p2;
wire   [0:0] tmp_30_fu_2456_p3;
wire  signed [11:0] sext_ln1512_2_fu_2470_p1;
wire   [11:0] select_ln1512_2_fu_2474_p3;
wire  signed [31:0] sext_ln1488_2_fu_2482_p1;
wire   [136:0] zext_ln515_4_fu_2442_p1;
wire   [136:0] zext_ln1488_2_fu_2486_p1;
wire   [136:0] lshr_ln1488_2_fu_2490_p2;
wire   [0:0] tmp_32_fu_2502_p3;
wire   [136:0] shl_ln1454_2_fu_2496_p2;
wire   [31:0] zext_ln818_2_fu_2510_p1;
wire   [31:0] tmp_13_fu_2514_p4;
wire   [63:0] bitcast_ln488_3_fu_2532_p1;
wire   [51:0] trunc_ln628_3_fu_2554_p1;
wire   [53:0] zext_ln515_6_cast_fu_2558_p4;
wire   [10:0] xs_exp_V_s_fu_2544_p4;
wire   [11:0] zext_ln515_7_fu_2572_p1;
wire   [11:0] add_ln515_3_fu_2576_p2;
wire   [10:0] sub_ln1512_3_fu_2590_p2;
wire   [0:0] tmp_35_fu_2582_p3;
wire  signed [11:0] sext_ln1512_3_fu_2596_p1;
wire   [11:0] select_ln1512_3_fu_2600_p3;
wire  signed [31:0] sext_ln1488_3_fu_2608_p1;
wire   [136:0] zext_ln515_6_fu_2568_p1;
wire   [136:0] zext_ln1488_3_fu_2612_p1;
wire   [136:0] lshr_ln1488_3_fu_2616_p2;
wire   [0:0] tmp_36_fu_2628_p3;
wire   [136:0] shl_ln1454_3_fu_2622_p2;
wire   [30:0] zext_ln818_3_fu_2636_p1;
wire   [30:0] tmp_15_fu_2640_p4;
wire   [63:0] bitcast_ln488_4_fu_2658_p1;
wire   [51:0] trunc_ln628_4_fu_2680_p1;
wire   [53:0] zext_ln515_8_cast_fu_2684_p4;
wire   [10:0] xs_exp_V_1_s_fu_2670_p4;
wire   [11:0] zext_ln515_9_fu_2698_p1;
wire   [11:0] add_ln515_4_fu_2702_p2;
wire   [10:0] sub_ln1512_4_fu_2716_p2;
wire   [0:0] tmp_39_fu_2708_p3;
wire  signed [11:0] sext_ln1512_4_fu_2722_p1;
wire   [11:0] select_ln1512_4_fu_2726_p3;
wire  signed [31:0] sext_ln1488_4_fu_2734_p1;
wire   [136:0] zext_ln515_8_fu_2694_p1;
wire   [136:0] zext_ln1488_4_fu_2738_p1;
wire   [136:0] lshr_ln1488_4_fu_2742_p2;
wire   [0:0] tmp_41_fu_2754_p3;
wire   [136:0] shl_ln1454_4_fu_2748_p2;
wire   [30:0] zext_ln818_4_fu_2762_p1;
wire   [30:0] tmp_17_fu_2766_p4;
wire   [31:0] sub_ln813_2_fu_2784_p2;
wire   [30:0] sub_ln813_3_fu_2795_p2;
wire   [30:0] sub_ln813_4_fu_2806_p2;
wire   [63:0] bitcast_ln488_5_fu_2817_p1;
wire   [51:0] trunc_ln628_5_fu_2839_p1;
wire   [53:0] zext_ln515_10_cast_fu_2843_p4;
wire   [10:0] xs_exp_V_1_fu_2829_p4;
wire   [11:0] zext_ln515_11_fu_2857_p1;
wire   [11:0] add_ln515_5_fu_2861_p2;
wire   [10:0] sub_ln1512_5_fu_2875_p2;
wire   [0:0] tmp_44_fu_2867_p3;
wire  signed [11:0] sext_ln1512_5_fu_2881_p1;
wire   [11:0] select_ln1512_5_fu_2885_p3;
wire  signed [31:0] sext_ln1488_5_fu_2893_p1;
wire   [136:0] zext_ln515_10_fu_2853_p1;
wire   [136:0] zext_ln1488_5_fu_2897_p1;
wire   [136:0] lshr_ln1488_5_fu_2901_p2;
wire   [0:0] tmp_45_fu_2913_p3;
wire   [136:0] shl_ln1454_5_fu_2907_p2;
wire   [31:0] zext_ln818_5_fu_2921_p1;
wire   [31:0] tmp_19_fu_2925_p4;
wire   [63:0] bitcast_ln488_6_fu_2943_p1;
wire   [51:0] trunc_ln628_6_fu_2965_p1;
wire   [53:0] zext_ln515_12_cast_fu_2969_p4;
wire   [10:0] xs_exp_V_2_s_fu_2955_p4;
wire   [11:0] zext_ln515_13_fu_2983_p1;
wire   [11:0] add_ln515_6_fu_2987_p2;
wire   [10:0] sub_ln1512_6_fu_3001_p2;
wire   [0:0] tmp_47_fu_2993_p3;
wire  signed [11:0] sext_ln1512_6_fu_3007_p1;
wire   [11:0] select_ln1512_6_fu_3011_p3;
wire  signed [31:0] sext_ln1488_6_fu_3019_p1;
wire   [136:0] zext_ln515_12_fu_2979_p1;
wire   [136:0] zext_ln1488_6_fu_3023_p1;
wire   [136:0] lshr_ln1488_6_fu_3027_p2;
wire   [0:0] tmp_48_fu_3039_p3;
wire   [136:0] shl_ln1454_6_fu_3033_p2;
wire   [30:0] zext_ln818_6_fu_3047_p1;
wire   [30:0] tmp_21_fu_3051_p4;
wire   [63:0] bitcast_ln488_7_fu_3069_p1;
wire   [51:0] trunc_ln628_7_fu_3091_p1;
wire   [53:0] zext_ln515_14_cast_fu_3095_p4;
wire   [10:0] xs_exp_V_2_1_fu_3081_p4;
wire   [11:0] zext_ln515_15_fu_3109_p1;
wire   [11:0] add_ln515_7_fu_3113_p2;
wire   [10:0] sub_ln1512_7_fu_3127_p2;
wire   [0:0] tmp_50_fu_3119_p3;
wire  signed [11:0] sext_ln1512_7_fu_3133_p1;
wire   [11:0] select_ln1512_7_fu_3137_p3;
wire  signed [31:0] sext_ln1488_7_fu_3145_p1;
wire   [136:0] zext_ln515_14_fu_3105_p1;
wire   [136:0] zext_ln1488_7_fu_3149_p1;
wire   [136:0] lshr_ln1488_7_fu_3153_p2;
wire   [0:0] tmp_51_fu_3165_p3;
wire   [136:0] shl_ln1454_7_fu_3159_p2;
wire   [31:0] zext_ln818_7_fu_3173_p1;
wire   [31:0] tmp_23_fu_3177_p4;
wire   [31:0] sub_ln185_1_fu_3195_p2;
wire   [31:0] sub_ln184_fu_3199_p2;
wire   [31:0] shl_ln2_fu_3208_p3;
wire   [31:0] shl_ln184_1_fu_3221_p3;
wire   [31:0] sub_ln184_1_fu_3215_p2;
wire   [31:0] sub_ln813_5_fu_3234_p2;
wire   [30:0] sub_ln813_6_fu_3245_p2;
wire   [31:0] sub_ln813_7_fu_3256_p2;
wire   [31:0] sub_ln184_2_fu_3267_p2;
wire   [31:0] shl_ln185_1_fu_3271_p3;
wire   [31:0] add_ln185_1_fu_3288_p2;
wire   [31:0] add_ln185_fu_3283_p2;
wire   [0:0] abscond_fu_3303_p2;
wire   [31:0] neg_fu_3298_p2;
wire   [0:0] abscond2_fu_3320_p2;
wire   [31:0] neg1_fu_3315_p2;
wire   [31:0] abs3_fu_3325_p3;
wire   [31:0] abs_fu_3308_p3;
wire   [0:0] icmp_ln200_3_fu_3348_p2;
wire   [31:0] select_ln189_fu_3353_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter5_stage3;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [64:0] grp_fu_995_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

image_processing_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_432_p0),
    .din1(grp_fu_432_p1),
    .ce(1'b1),
    .dout(grp_fu_432_p2)
);

image_processing_uitofp_32s_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32s_32_6_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_438_p0),
    .ce(1'b1),
    .dout(grp_fu_438_p1)
);

image_processing_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_441_p0),
    .din1(grp_fu_441_p1),
    .ce(1'b1),
    .dout(grp_fu_441_p2)
);

image_processing_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_445_p0),
    .din1(grp_fu_445_p1),
    .ce(1'b1),
    .dout(grp_fu_445_p2)
);

image_processing_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_449_p0),
    .din1(grp_fu_449_p1),
    .ce(1'b1),
    .dout(grp_fu_449_p2)
);

image_processing_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_453_p0),
    .din1(grp_fu_453_p1),
    .ce(1'b1),
    .dout(grp_fu_453_p2)
);

image_processing_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_458_p0),
    .din1(grp_fu_458_p1),
    .ce(1'b1),
    .dout(grp_fu_458_p2)
);

image_processing_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_463_p0),
    .din1(grp_fu_463_p1),
    .ce(1'b1),
    .dout(grp_fu_463_p2)
);

image_processing_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_468_p0),
    .din1(grp_fu_468_p1),
    .ce(1'b1),
    .dout(grp_fu_468_p2)
);

image_processing_uitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_6_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_477_p0),
    .ce(1'b1),
    .dout(grp_fu_477_p1)
);

image_processing_uitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_6_no_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_480_p0),
    .ce(1'b1),
    .dout(grp_fu_480_p1)
);

image_processing_uitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_6_no_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_483_p0),
    .ce(1'b1),
    .dout(grp_fu_483_p1)
);

image_processing_uitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_6_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_486_p0),
    .ce(1'b1),
    .dout(grp_fu_486_p1)
);

image_processing_mul_32s_8ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8ns_32_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rgb_R_reg_3674),
    .din1(grp_fu_968_p1),
    .ce(1'b1),
    .dout(grp_fu_968_p2)
);

image_processing_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rgb_G_reg_3681),
    .din1(grp_fu_973_p1),
    .ce(1'b1),
    .dout(grp_fu_973_p2)
);

image_processing_mul_32s_6ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rgb_B_reg_3688),
    .din1(grp_fu_987_p1),
    .ce(1'b1),
    .dout(grp_fu_987_p2)
);

image_processing_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_995_p0),
    .din1(grp_fu_995_p1),
    .ce(1'b1),
    .dout(grp_fu_995_p2)
);

image_processing_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln165_fu_567_p2 == 1'd0))) begin
            i_fu_222 <= select_ln165_1_fu_605_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_222 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln165_fu_567_p2 == 1'd0))) begin
            indvar_flatten_fu_226 <= add_ln165_1_fu_573_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_226 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_218 <= 7'd0;
    end else if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_218 <= add_ln181_1_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_i_0_1_reg_4105 <= grp_fu_445_p2;
        add_i_reg_4100 <= grp_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_i_0_2_reg_4130 <= grp_fu_441_p2;
        add_i_1_reg_4135 <= grp_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_i_1_2_reg_4150 <= grp_fu_441_p2;
        add_i_2_reg_4155 <= grp_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_i_2_1_reg_4160 <= grp_fu_441_p2;
        add_i_2_2_reg_4165 <= grp_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln169_reg_3449[12 : 4] <= add_ln169_fu_697_p2[12 : 4];
        add_ln181_1_reg_3481 <= add_ln181_1_fu_729_p2;
        sext_ln182_1_reg_3470 <= sext_ln182_1_fu_716_p1;
        zext_ln169_4_reg_3457[6 : 0] <= zext_ln169_4_fu_703_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln165_fu_567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln181_reg_3444 <= add_ln181_fu_659_p2;
        add_ln182_reg_3437[12 : 4] <= add_ln182_fu_649_p2[12 : 4];
        empty_22_reg_3419 <= empty_22_fu_599_p2;
        i_load_reg_3401 <= ap_sig_allocacmp_i_load;
        icmp_ln166_reg_3406 <= icmp_ln166_fu_585_p2;
        select_ln165_1_reg_3424 <= select_ln165_1_fu_605_p3;
        select_ln165_reg_3411 <= select_ln165_fu_591_p3;
        sub_ln165_reg_3431 <= sub_ln165_fu_617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln182_1_reg_3486[12 : 4] <= add_ln182_1_fu_774_p2[12 : 4];
        trunc_ln182_3_reg_3513 <= trunc_ln182_3_fu_793_p1;
        trunc_ln182_reg_3498 <= trunc_ln182_fu_789_p1;
        zext_ln182_7_reg_3528[6 : 0] <= zext_ln182_7_fu_797_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln184_1_reg_4312 <= add_ln184_1_fu_3278_p2;
        add_ln185_2_reg_4319 <= add_ln185_2_fu_3292_p2;
        dimmed_G_reg_4025 <= dimmed_G_fu_1478_p3;
        dimmed_R_reg_4020 <= dimmed_R_fu_1449_p3;
        mul4_i_0_2_reg_4010_pp0_iter4_reg <= mul4_i_0_2_reg_4010;
        mul4_i_1_reg_4015_pp0_iter4_reg <= mul4_i_1_reg_4015;
        p_Result_4_reg_4030 <= data_V_2_fu_1486_p1[32'd31];
        val_2_reg_4035 <= val_2_fu_1604_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln184_reg_4290 <= add_ln184_fu_3228_p2;
        icmp_ln165_reg_3397 <= icmp_ln165_fu_567_p2;
        icmp_ln165_reg_3397_pp0_iter1_reg <= icmp_ln165_reg_3397;
        icmp_ln165_reg_3397_pp0_iter2_reg <= icmp_ln165_reg_3397_pp0_iter1_reg;
        icmp_ln165_reg_3397_pp0_iter3_reg <= icmp_ln165_reg_3397_pp0_iter2_reg;
        icmp_ln165_reg_3397_pp0_iter4_reg <= icmp_ln165_reg_3397_pp0_iter3_reg;
        icmp_ln165_reg_3397_pp0_iter5_reg <= icmp_ln165_reg_3397_pp0_iter4_reg;
        icmp_ln200_1_reg_3833 <= icmp_ln200_1_fu_1114_p2;
        icmp_ln200_2_reg_3838 <= icmp_ln200_2_fu_1120_p2;
        icmp_ln200_reg_3828 <= icmp_ln200_fu_1093_p2;
        p_Result_2_reg_3989 <= data_V_1_fu_1302_p1[32'd31];
        p_Result_s_reg_3978 <= data_V_fu_1176_p1[32'd31];
        rgb_R_reg_3674 <= rgb_R_fu_960_p1;
        select_ln59_5_reg_4295 <= select_ln59_5_fu_3239_p3;
        select_ln59_6_reg_4301 <= select_ln59_6_fu_3250_p3;
        select_ln59_7_reg_4306 <= select_ln59_7_fu_3261_p3;
        sub_ln185_2_reg_4285 <= sub_ln185_2_fu_3203_p2;
        val_1_reg_3994 <= val_1_fu_1420_p3;
        val_5_reg_4140 <= val_5_fu_2051_p3;
        val_reg_3983 <= val_fu_1294_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln188_reg_4326 <= add_ln188_fu_3332_p2;
        add_ln60_1_reg_3705 <= add_ln60_1_fu_982_p2;
        dimmed_B_reg_4061 <= dimmed_B_fu_1633_p3;
        mul4_i_2_1_reg_4051_pp0_iter4_reg <= mul4_i_2_1_reg_4051;
        mul4_i_2_2_reg_4056_pp0_iter4_reg <= mul4_i_2_2_reg_4056;
        mul4_i_2_reg_4046_pp0_iter4_reg <= mul4_i_2_reg_4046;
        mul_ln49_reg_3700 <= grp_fu_968_p2;
        p_Result_6_reg_4066 <= data_V_3_fu_1641_p1[32'd31];
        select_ln1513_reg_4175 <= select_ln1513_fu_2236_p3;
        tmp_18_reg_4170 <= bitcast_ln488_fu_2118_p1[32'd63];
        tmp_52_reg_4331 <= {{add_ln188_fu_3332_p2[31:8]}};
        val_3_reg_4071 <= val_3_fu_1759_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln204_1_reg_3669 <= add_ln204_1_fu_917_p2;
        trunc_ln182_17_reg_3639 <= trunc_ln182_17_fu_905_p1;
        trunc_ln182_20_reg_3654 <= trunc_ln182_20_fu_909_p1;
        zext_ln169_5_reg_3619[12 : 0] <= zext_ln169_5_fu_890_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        bitcast_ln488_1_reg_4187 <= bitcast_ln488_1_fu_2255_p1;
        mul_ln49_1_reg_3730 <= grp_fu_973_p2;
        p_Result_8_reg_4083 <= data_V_4_fu_1798_p1[32'd31];
        result_V_reg_4077 <= result_V_fu_1792_p3;
        select_ln1513_1_reg_4192 <= select_ln1513_1_fu_2365_p3;
        select_ln59_reg_4181 <= select_ln59_fu_2249_p3;
        val_4_reg_4088 <= val_4_fu_1916_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv13_i_reg_3893 <= grp_fu_438_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv1_i_0_1_reg_3725 <= grp_fu_486_p1;
        conv1_i_reg_3715 <= grp_fu_480_p1;
        conv_i_0_1_reg_3720 <= grp_fu_483_p1;
        conv_i_reg_3710 <= grp_fu_477_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv1_i_0_2_reg_3740 <= grp_fu_480_p1;
        conv1_i_1_reg_3750 <= grp_fu_486_p1;
        conv_i_0_2_reg_3735 <= grp_fu_477_p1;
        conv_i_1_reg_3745 <= grp_fu_483_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv1_i_1_2_reg_3770 <= grp_fu_480_p1;
        conv1_i_2_reg_3780 <= grp_fu_486_p1;
        conv_i_1_2_reg_3765 <= grp_fu_477_p1;
        conv_i_2_reg_3775 <= grp_fu_483_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv1_i_2_1_reg_3813 <= grp_fu_480_p1;
        conv1_i_2_2_reg_3823 <= grp_fu_486_p1;
        conv_i_2_1_reg_3808 <= grp_fu_477_p1;
        conv_i_2_2_reg_3818 <= grp_fu_483_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_i_0_1_reg_3848 <= grp_fu_480_p1;
        conv3_i_0_2_reg_3853 <= grp_fu_483_p1;
        conv3_i_1_reg_3858 <= grp_fu_486_p1;
        conv3_i_reg_3843 <= grp_fu_477_p1;
        conv_i1_reg_3863 <= grp_fu_438_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_i_1_2_reg_3868 <= grp_fu_477_p1;
        conv3_i_2_1_reg_3878 <= grp_fu_483_p1;
        conv3_i_2_2_reg_3883 <= grp_fu_486_p1;
        conv3_i_2_reg_3873 <= grp_fu_480_p1;
        conv6_i_reg_3888 <= grp_fu_438_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        isNeg_5_reg_4120 <= add_ln346_5_fu_1965_p2[32'd8];
        p_Result_10_reg_4110 <= data_V_5_fu_1935_p1[32'd31];
        p_Result_11_reg_4115 <= p_Result_11_fu_1957_p1;
        select_ln1513_5_reg_4257 <= select_ln1513_5_fu_2935_p3;
        select_ln1513_6_reg_4268 <= select_ln1513_6_fu_3061_p3;
        select_ln1513_7_reg_4279 <= select_ln1513_7_fu_3187_p3;
        select_ln59_2_reg_4236 <= select_ln59_2_fu_2789_p3;
        select_ln59_3_reg_4242 <= select_ln59_3_fu_2800_p3;
        select_ln59_4_reg_4247 <= select_ln59_4_fu_2811_p3;
        tmp_16_reg_3803 <= {{grp_fu_995_p2[64:42]}};
        tmp_42_reg_4252 <= bitcast_ln488_5_fu_2817_p1[32'd63];
        tmp_46_reg_4263 <= bitcast_ln488_6_fu_2943_p1[32'd63];
        tmp_49_reg_4274 <= bitcast_ln488_7_fu_3069_p1[32'd63];
        trunc_ln1_reg_3785 <= {{add_ln49_1_fu_1005_p2[31:8]}};
        trunc_ln2_reg_3790 <= {{grp_fu_995_p2[41:34]}};
        trunc_ln62_1_reg_3797 <= {{grp_fu_995_p2[64:34]}};
        ush_5_reg_4125 <= ush_5_fu_1989_p3;
        zext_ln169_5_reg_3619_pp0_iter1_reg[12 : 0] <= zext_ln169_5_reg_3619[12 : 0];
        zext_ln169_5_reg_3619_pp0_iter2_reg[12 : 0] <= zext_ln169_5_reg_3619_pp0_iter1_reg[12 : 0];
        zext_ln169_5_reg_3619_pp0_iter3_reg[12 : 0] <= zext_ln169_5_reg_3619_pp0_iter2_reg[12 : 0];
        zext_ln169_5_reg_3619_pp0_iter4_reg[12 : 0] <= zext_ln169_5_reg_3619_pp0_iter3_reg[12 : 0];
        zext_ln169_5_reg_3619_pp0_iter5_reg[12 : 0] <= zext_ln169_5_reg_3619_pp0_iter4_reg[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul2_i_0_1_reg_3913 <= grp_fu_468_p2;
        mul2_i_reg_3903 <= grp_fu_458_p2;
        mul_i2_0_1_reg_3908 <= grp_fu_463_p2;
        mul_i2_reg_3898 <= grp_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul2_i_0_2_reg_3923 <= grp_fu_458_p2;
        mul2_i_1_reg_3933 <= grp_fu_468_p2;
        mul_i2_0_2_reg_3918 <= grp_fu_453_p2;
        mul_i2_1_reg_3928 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul2_i_1_2_reg_3943 <= grp_fu_458_p2;
        mul2_i_2_reg_3953 <= grp_fu_468_p2;
        mul_i2_1_2_reg_3938 <= grp_fu_453_p2;
        mul_i2_2_reg_3948 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul2_i_2_1_reg_3963 <= grp_fu_458_p2;
        mul2_i_2_2_reg_3973 <= grp_fu_468_p2;
        mul_i2_2_1_reg_3958 <= grp_fu_453_p2;
        mul_i2_2_2_reg_3968 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul4_i_0_1_reg_4005 <= grp_fu_458_p2;
        mul4_i_0_2_reg_4010 <= grp_fu_463_p2;
        mul4_i_1_reg_4015 <= grp_fu_468_p2;
        mul4_i_reg_4000 <= grp_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul4_i_1_2_reg_4041 <= grp_fu_453_p2;
        mul4_i_2_1_reg_4051 <= grp_fu_463_p2;
        mul4_i_2_2_reg_4056 <= grp_fu_468_p2;
        mul4_i_2_reg_4046 <= grp_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln49_2_reg_3755 <= grp_fu_987_p2;
        result_V_21_reg_4094 <= result_V_21_fu_1929_p3;
        select_ln1513_2_reg_4208 <= select_ln1513_2_fu_2524_p3;
        select_ln1513_3_reg_4219 <= select_ln1513_3_fu_2650_p3;
        select_ln1513_4_reg_4230 <= select_ln1513_4_fu_2776_p3;
        sub_ln185_reg_4198[31 : 1] <= sub_ln185_fu_2400_p2[31 : 1];
        tmp_29_reg_4203 <= bitcast_ln488_2_fu_2406_p1[32'd63];
        tmp_33_reg_4214 <= bitcast_ln488_3_fu_2532_p1[32'd63];
        tmp_38_reg_4225 <= bitcast_ln488_4_fu_2658_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_529 <= grp_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_533 <= grp_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_537 <= grp_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_541 <= grp_fu_441_p2;
        reg_545 <= grp_fu_445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_10_reg_4110 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        result_V_16_reg_4145 <= result_V_16_fu_2058_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rgb_B_reg_3688 <= {{frame_in_pixel_q0[95:64]}};
        rgb_G_reg_3681 <= {{frame_in_pixel_q0[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln182_10_reg_3574 <= {{frame_in_pixel_q1[95:64]}};
        trunc_ln182_7_reg_3554 <= {{frame_in_pixel_q0[63:32]}};
        trunc_ln182_8_reg_3559 <= {{frame_in_pixel_q0[95:64]}};
        trunc_ln182_s_reg_3569 <= {{frame_in_pixel_q1[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln182_11_reg_3589 <= trunc_ln182_11_fu_854_p1;
        trunc_ln182_14_reg_3604 <= trunc_ln182_14_fu_858_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln182_12_reg_3594 <= {{frame_in_pixel_q0[63:32]}};
        trunc_ln182_13_reg_3599 <= {{frame_in_pixel_q0[95:64]}};
        trunc_ln182_15_reg_3609 <= {{frame_in_pixel_q1[63:32]}};
        trunc_ln182_16_reg_3614 <= {{frame_in_pixel_q1[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln182_18_reg_3644 <= {{frame_in_pixel_q0[63:32]}};
        trunc_ln182_19_reg_3649 <= {{frame_in_pixel_q0[95:64]}};
        trunc_ln182_21_reg_3659 <= {{frame_in_pixel_q1[63:32]}};
        trunc_ln182_22_reg_3664 <= {{frame_in_pixel_q1[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln182_1_reg_3503 <= {{frame_in_pixel_q1[63:32]}};
        trunc_ln182_2_reg_3508 <= {{frame_in_pixel_q1[95:64]}};
        trunc_ln182_4_reg_3518 <= {{frame_in_pixel_q0[63:32]}};
        trunc_ln182_5_reg_3523 <= {{frame_in_pixel_q0[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_reg_3397 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln182_6_reg_3549 <= trunc_ln182_6_fu_828_p1;
        trunc_ln182_9_reg_3564 <= trunc_ln182_9_fu_832_p1;
    end
end

always @ (*) begin
    if (((icmp_ln165_reg_3397 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln165_reg_3397_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter5_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 6'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_222;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_226;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_in_pixel_address0 = zext_ln204_fu_964_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        frame_in_pixel_address0 = zext_ln169_5_fu_890_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        frame_in_pixel_address0 = zext_ln182_3_fu_840_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        frame_in_pixel_address0 = zext_ln182_9_fu_823_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        frame_in_pixel_address0 = zext_ln182_8_fu_805_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_in_pixel_address0 = zext_ln182_2_fu_711_p1;
    end else begin
        frame_in_pixel_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            frame_in_pixel_address1 = zext_ln201_1_fu_900_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            frame_in_pixel_address1 = zext_ln182_10_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            frame_in_pixel_address1 = zext_ln182_6_fu_814_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            frame_in_pixel_address1 = zext_ln182_5_fu_784_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            frame_in_pixel_address1 = zext_ln182_4_fu_724_p1;
        end else begin
            frame_in_pixel_address1 = 'bx;
        end
    end else begin
        frame_in_pixel_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        frame_in_pixel_ce0 = 1'b1;
    end else begin
        frame_in_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        frame_in_pixel_ce1 = 1'b1;
    end else begin
        frame_in_pixel_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_out1_pixel_ce0 = 1'b1;
    end else begin
        frame_out1_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_out1_pixel_we0 = 1'b1;
    end else begin
        frame_out1_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_out2_pixel_ce0 = 1'b1;
    end else begin
        frame_out2_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_out2_pixel_we0 = 1'b1;
    end else begin
        frame_out2_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        frame_out3_pixel_ce0 = 1'b1;
    end else begin
        frame_out3_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        frame_out3_pixel_we0 = 1'b1;
    end else begin
        frame_out3_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_out5_pixel_ce0 = 1'b1;
    end else begin
        frame_out5_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_out5_pixel_we0 = 1'b1;
    end else begin
        frame_out5_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_out6_pixel_ce0 = 1'b1;
    end else begin
        frame_out6_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_out6_pixel_we0 = 1'b1;
    end else begin
        frame_out6_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        frame_out8_pixel_ce0 = 1'b1;
    end else begin
        frame_out8_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        frame_out8_pixel_we0 = 1'b1;
    end else begin
        frame_out8_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_out9_pixel_ce0 = 1'b1;
    end else begin
        frame_out9_pixel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        frame_out9_pixel_we0 = 1'b1;
    end else begin
        frame_out9_pixel_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_432_p0 = conv13_i_reg_3893;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_432_p0 = conv6_i_reg_3888;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_432_p0 = conv_i1_reg_3863;
    end else begin
        grp_fu_432_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_432_p1 = 32'd1069547520;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_432_p1 = 32'd1056964608;
    end else begin
        grp_fu_432_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_438_p0 = rgb_B_reg_3688;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_438_p0 = rgb_G_reg_3681;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_438_p0 = rgb_R_reg_3674;
        end else begin
            grp_fu_438_p0 = 'bx;
        end
    end else begin
        grp_fu_438_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_441_p0 = add_i_2_reg_4155;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_441_p0 = add_i_0_2_reg_4130;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_441_p0 = mul_i2_2_1_reg_3958;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_441_p0 = mul_i2_1_2_reg_3938;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_441_p0 = mul_i2_0_2_reg_3918;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_441_p0 = mul_i2_reg_3898;
    end else begin
        grp_fu_441_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_441_p1 = mul4_i_2_reg_4046_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_441_p1 = mul4_i_0_2_reg_4010_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_441_p1 = mul2_i_2_1_reg_3963;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_441_p1 = mul2_i_1_2_reg_3943;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_441_p1 = mul2_i_0_2_reg_3923;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_441_p1 = mul2_i_reg_3903;
    end else begin
        grp_fu_441_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_445_p0 = add_i_2_1_reg_4160;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_445_p0 = add_i_1_reg_4135;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_445_p0 = mul_i2_2_2_reg_3968;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_445_p0 = mul_i2_2_reg_3948;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_445_p0 = mul_i2_1_reg_3928;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_445_p0 = mul_i2_0_1_reg_3908;
    end else begin
        grp_fu_445_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_445_p1 = mul4_i_2_1_reg_4051_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_445_p1 = mul4_i_1_reg_4015_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_445_p1 = mul2_i_2_2_reg_3973;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_445_p1 = mul2_i_2_reg_3953;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_445_p1 = mul2_i_1_reg_3933;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_445_p1 = mul2_i_0_1_reg_3913;
    end else begin
        grp_fu_445_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_449_p0 = add_i_2_2_reg_4165;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_449_p0 = add_i_1_2_reg_4150;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_449_p0 = add_i_0_1_reg_4105;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_449_p0 = add_i_reg_4100;
        end else begin
            grp_fu_449_p0 = 'bx;
        end
    end else begin
        grp_fu_449_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_449_p1 = mul4_i_2_2_reg_4056_pp0_iter4_reg;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_449_p1 = mul4_i_1_2_reg_4041;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_449_p1 = mul4_i_0_1_reg_4005;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_449_p1 = mul4_i_reg_4000;
        end else begin
            grp_fu_449_p1 = 'bx;
        end
    end else begin
        grp_fu_449_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_453_p0 = conv3_i_1_2_reg_3868;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_453_p0 = conv3_i_reg_3843;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_453_p0 = conv_i_2_1_reg_3808;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_453_p0 = conv_i_1_2_reg_3765;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_453_p0 = conv_i_0_2_reg_3735;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_453_p0 = conv_i_reg_3710;
    end else begin
        grp_fu_453_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_453_p1 = 64'd4592878986383488713;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_453_p1 = 64'd4599057925072241033;
    end else begin
        grp_fu_453_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_458_p0 = conv3_i_2_reg_3873;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_458_p0 = conv3_i_0_1_reg_3848;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_458_p0 = conv1_i_2_1_reg_3813;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_458_p0 = conv1_i_1_2_reg_3770;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_458_p0 = conv1_i_0_2_reg_3740;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_458_p0 = conv1_i_reg_3715;
    end else begin
        grp_fu_458_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_458_p1 = 64'd4592878986383488713;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_458_p1 = 64'd4603462445507809378;
    end else begin
        grp_fu_458_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_463_p0 = conv3_i_2_1_reg_3878;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_463_p0 = conv3_i_0_2_reg_3853;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_463_p0 = conv_i_2_2_reg_3818;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_463_p0 = conv_i_2_reg_3775;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_463_p0 = conv_i_1_reg_3745;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_463_p0 = conv_i_0_1_reg_3720;
    end else begin
        grp_fu_463_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_463_p1 = 64'd4592878986383488713;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_463_p1 = 64'd4599057925072241033;
    end else begin
        grp_fu_463_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_468_p0 = conv3_i_2_2_reg_3883;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_468_p0 = conv3_i_1_reg_3858;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_468_p0 = conv1_i_2_2_reg_3823;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_468_p0 = conv1_i_2_reg_3780;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_468_p0 = conv1_i_1_reg_3750;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_468_p0 = conv1_i_0_1_reg_3725;
    end else begin
        grp_fu_468_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_468_p1 = 64'd4592878986383488713;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_468_p1 = 64'd4603462445507809378;
    end else begin
        grp_fu_468_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_477_p0 = trunc_ln182_13_reg_3599;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_477_p0 = trunc_ln182_2_reg_3508;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_477_p0 = trunc_ln182_17_reg_3639;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_477_p0 = trunc_ln182_11_reg_3589;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_477_p0 = trunc_ln182_6_reg_3549;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_477_p0 = trunc_ln182_reg_3498;
    end else begin
        grp_fu_477_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_480_p0 = trunc_ln182_16_reg_3614;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_480_p0 = trunc_ln182_5_reg_3523;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_480_p0 = trunc_ln182_18_reg_3644;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_480_p0 = trunc_ln182_12_reg_3594;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_480_p0 = trunc_ln182_7_reg_3554;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_480_p0 = trunc_ln182_1_reg_3503;
    end else begin
        grp_fu_480_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_483_p0 = trunc_ln182_19_reg_3649;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_483_p0 = trunc_ln182_8_reg_3559;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_483_p0 = trunc_ln182_20_reg_3654;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_483_p0 = trunc_ln182_14_reg_3604;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_483_p0 = trunc_ln182_9_reg_3564;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_483_p0 = trunc_ln182_3_reg_3513;
    end else begin
        grp_fu_483_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_486_p0 = trunc_ln182_22_reg_3664;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_486_p0 = trunc_ln182_10_reg_3574;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_486_p0 = trunc_ln182_21_reg_3659;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_486_p0 = trunc_ln182_15_reg_3609;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_486_p0 = trunc_ln182_s_reg_3569;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_486_p0 = trunc_ln182_4_reg_3518;
    end else begin
        grp_fu_486_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs3_fu_3325_p3 = ((abscond2_fu_3320_p2[0:0] == 1'b1) ? add_ln185_2_reg_4319 : neg1_fu_3315_p2);

assign abs_fu_3308_p3 = ((abscond_fu_3303_p2[0:0] == 1'b1) ? add_ln184_1_reg_4312 : neg_fu_3298_p2);

assign abscond2_fu_3320_p2 = (($signed(add_ln185_2_reg_4319) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign abscond_fu_3303_p2 = (($signed(add_ln184_1_reg_4312) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign add_ln165_1_fu_573_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln165_fu_623_p2 = ($signed(zext_ln165_fu_613_p1) + $signed(7'd127));

assign add_ln169_1_fu_886_p2 = (add_ln169_reg_3449 + zext_ln169_4_reg_3457);

assign add_ln169_fu_697_p2 = (zext_ln169_2_fu_682_p1 + zext_ln169_3_fu_693_p1);

assign add_ln181_1_fu_729_p2 = (select_ln165_reg_3411 + 7'd1);

assign add_ln181_fu_659_p2 = ($signed(j_cast_fu_655_p1) + $signed(8'd255));

assign add_ln182_1_fu_774_p2 = (zext_ln182_fu_758_p1 + zext_ln182_1_fu_770_p1);

assign add_ln182_2_fu_706_p2 = (add_ln182_reg_3437 + zext_ln169_4_fu_703_p1);

assign add_ln182_3_fu_836_p2 = (add_ln182_1_reg_3486 + zext_ln169_4_reg_3457);

assign add_ln182_4_fu_719_p2 = ($signed(add_ln182_reg_3437) + $signed(sext_ln182_1_fu_716_p1));

assign add_ln182_5_fu_780_p2 = ($signed(add_ln169_reg_3449) + $signed(sext_ln182_1_reg_3470));

assign add_ln182_6_fu_810_p2 = ($signed(add_ln182_1_reg_3486) + $signed(sext_ln182_1_reg_3470));

assign add_ln182_7_fu_800_p2 = (add_ln182_reg_3437 + zext_ln182_7_fu_797_p1);

assign add_ln182_8_fu_819_p2 = (add_ln169_reg_3449 + zext_ln182_7_reg_3528);

assign add_ln182_9_fu_845_p2 = (add_ln182_1_reg_3486 + zext_ln182_7_reg_3528);

assign add_ln182_fu_649_p2 = ($signed(tmp_4_fu_629_p3) + $signed(sext_ln182_fu_645_p1));

assign add_ln184_1_fu_3278_p2 = (select_ln59_7_reg_4306 + sub_ln184_2_fu_3267_p2);

assign add_ln184_fu_3228_p2 = (shl_ln184_1_fu_3221_p3 + sub_ln184_1_fu_3215_p2);

assign add_ln185_1_fu_3288_p2 = (select_ln59_5_reg_4295 + select_ln59_7_reg_4306);

assign add_ln185_2_fu_3292_p2 = (add_ln185_1_fu_3288_p2 + add_ln185_fu_3283_p2);

assign add_ln185_fu_3283_p2 = (sub_ln185_2_reg_4285 + shl_ln185_1_fu_3271_p3);

assign add_ln188_fu_3332_p2 = (abs3_fu_3325_p3 + abs_fu_3308_p3);

assign add_ln200_1_fu_1141_p2 = (trunc_ln2_reg_3790 + 8'd30);

assign add_ln200_fu_1125_p2 = (trunc_ln2_reg_3790 + 8'd60);

assign add_ln201_1_fu_895_p2 = (add_ln201_fu_880_p2 + zext_ln169_4_reg_3457);

assign add_ln201_2_fu_943_p2 = (tmp_8_fu_925_p3 + zext_ln201_2_fu_939_p1);

assign add_ln201_3_fu_949_p2 = (add_ln201_2_fu_943_p2 + zext_ln169_1_fu_922_p1);

assign add_ln201_fu_880_p2 = (tmp_2_fu_862_p3 + zext_ln201_fu_876_p1);

assign add_ln204_1_fu_917_p2 = (add_ln169_reg_3449 + sub_ln204_fu_913_p2);

assign add_ln346_1_fu_1346_p2 = ($signed(zext_ln346_1_fu_1342_p1) + $signed(9'd385));

assign add_ln346_2_fu_1530_p2 = ($signed(zext_ln346_2_fu_1526_p1) + $signed(9'd385));

assign add_ln346_3_fu_1685_p2 = ($signed(zext_ln346_3_fu_1681_p1) + $signed(9'd385));

assign add_ln346_4_fu_1842_p2 = ($signed(zext_ln346_4_fu_1838_p1) + $signed(9'd385));

assign add_ln346_5_fu_1965_p2 = ($signed(zext_ln346_5_fu_1961_p1) + $signed(9'd385));

assign add_ln346_fu_1220_p2 = ($signed(zext_ln346_fu_1216_p1) + $signed(9'd385));

assign add_ln49_1_fu_1005_p2 = (add_ln49_fu_1001_p2 + mul_ln49_1_reg_3730);

assign add_ln49_fu_1001_p2 = (mul_ln49_reg_3700 + mul_ln49_2_reg_3755);

assign add_ln515_1_fu_2291_p2 = ($signed(zext_ln515_3_fu_2287_p1) + $signed(12'd3073));

assign add_ln515_2_fu_2450_p2 = ($signed(zext_ln515_5_fu_2446_p1) + $signed(12'd3073));

assign add_ln515_3_fu_2576_p2 = ($signed(zext_ln515_7_fu_2572_p1) + $signed(12'd3073));

assign add_ln515_4_fu_2702_p2 = ($signed(zext_ln515_9_fu_2698_p1) + $signed(12'd3073));

assign add_ln515_5_fu_2861_p2 = ($signed(zext_ln515_11_fu_2857_p1) + $signed(12'd3073));

assign add_ln515_6_fu_2987_p2 = ($signed(zext_ln515_13_fu_2983_p1) + $signed(12'd3073));

assign add_ln515_7_fu_3113_p2 = ($signed(zext_ln515_15_fu_3109_p1) + $signed(12'd3073));

assign add_ln515_fu_2162_p2 = ($signed(zext_ln515_1_fu_2158_p1) + $signed(12'd3073));

assign add_ln60_1_fu_982_p2 = ($signed(add_ln60_fu_978_p2) + $signed(rgb_G_reg_3681));

assign add_ln60_fu_978_p2 = ($signed(rgb_R_reg_3674) + $signed(rgb_B_reg_3688));

assign add_ln62_fu_1078_p2 = (trunc_ln62_1_reg_3797 + 31'd60);

assign add_ln63_fu_1099_p2 = (trunc_ln62_1_reg_3797 + 31'd30);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign bitcast_ln488_1_fu_2255_p1 = reg_537;

assign bitcast_ln488_2_fu_2406_p1 = reg_541;

assign bitcast_ln488_3_fu_2532_p1 = reg_545;

assign bitcast_ln488_4_fu_2658_p1 = reg_537;

assign bitcast_ln488_5_fu_2817_p1 = reg_541;

assign bitcast_ln488_6_fu_2943_p1 = reg_545;

assign bitcast_ln488_7_fu_3069_p1 = reg_537;

assign bitcast_ln488_fu_2118_p1 = reg_537;

assign brightened_B_fu_2099_p3 = ((icmp_ln200_6_fu_2093_p2[0:0] == 1'b1) ? result_V_22_fu_2088_p3 : 32'd255);

assign brightened_G_fu_2081_p3 = ((icmp_ln200_5_fu_2076_p2[0:0] == 1'b1) ? result_V_21_reg_4094 : 32'd255);

assign brightened_R_fu_2069_p3 = ((icmp_ln200_4_fu_2064_p2[0:0] == 1'b1) ? result_V_reg_4077 : 32'd255);

assign data_V_1_fu_1302_p1 = reg_533;

assign data_V_2_fu_1486_p1 = reg_529;

assign data_V_3_fu_1641_p1 = reg_529;

assign data_V_4_fu_1798_p1 = reg_529;

assign data_V_5_fu_1935_p1 = reg_533;

assign data_V_fu_1176_p1 = reg_529;

assign dimmed_B_fu_1633_p3 = ((icmp_ln224_2_fu_1627_p2[0:0] == 1'b1) ? trunc_ln58_2_fu_1623_p1 : 31'd0);

assign dimmed_G_fu_1478_p3 = ((icmp_ln224_1_fu_1472_p2[0:0] == 1'b1) ? trunc_ln58_1_fu_1468_p1 : 31'd0);

assign dimmed_R_fu_1449_p3 = ((icmp_ln224_fu_1443_p2[0:0] == 1'b1) ? trunc_ln58_fu_1439_p1 : 31'd0);

assign empty_22_fu_599_p2 = (ap_sig_allocacmp_i_load + 6'd1);

assign frame_out1_pixel_address0 = zext_ln169_5_reg_3619_pp0_iter1_reg;

assign frame_out1_pixel_d0 = or_ln169_1_fu_1063_p4;

assign frame_out2_pixel_address0 = zext_ln169_5_reg_3619_pp0_iter1_reg;

assign frame_out2_pixel_d0 = or_ln_fu_1159_p5;

assign frame_out3_pixel_address0 = zext_ln169_5_reg_3619_pp0_iter5_reg;

assign frame_out3_pixel_d0 = {{{select_ln189_fu_3353_p3}, {select_ln189_fu_3353_p3}}, {select_ln189_fu_3353_p3}};

assign frame_out5_pixel_address0 = zext_ln201_3_fu_955_p1;

assign frame_out5_pixel_d0 = frame_in_pixel_q1;

assign frame_out6_pixel_address0 = zext_ln169_5_reg_3619;

assign frame_out6_pixel_d0 = frame_in_pixel_q0;

assign frame_out8_pixel_address0 = zext_ln169_5_reg_3619_pp0_iter2_reg;

assign frame_out8_pixel_d0 = or_ln210_1_fu_1773_p4;

assign frame_out9_pixel_address0 = zext_ln169_5_reg_3619_pp0_iter3_reg;

assign frame_out9_pixel_d0 = {{{brightened_B_fu_2099_p3}, {brightened_G_fu_2081_p3}}, {brightened_R_fu_2069_p3}};

assign gray_value_fu_1053_p2 = (zext_ln49_fu_1050_p1 + 25'd1);

assign grp_fu_968_p1 = 32'd76;

assign grp_fu_973_p1 = 32'd150;

assign grp_fu_987_p1 = 32'd29;

assign grp_fu_995_p0 = grp_fu_995_p00;

assign grp_fu_995_p00 = add_ln60_1_reg_3705;

assign grp_fu_995_p1 = 65'd5726623062;

assign icmp_ln165_fu_567_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4320) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_585_p2 = ((ap_sig_allocacmp_j_load == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln200_1_fu_1114_p2 = ((tmp_14_fu_1104_p4 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_2_fu_1120_p2 = ((tmp_16_reg_3803 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_3_fu_3348_p2 = (($signed(tmp_52_reg_4331) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln200_4_fu_2064_p2 = (($signed(result_V_reg_4077) < $signed(32'd255)) ? 1'b1 : 1'b0);

assign icmp_ln200_5_fu_2076_p2 = (($signed(result_V_21_reg_4094) < $signed(32'd255)) ? 1'b1 : 1'b0);

assign icmp_ln200_6_fu_2093_p2 = (($signed(result_V_22_fu_2088_p3) < $signed(32'd255)) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_1093_p2 = ((tmp_12_fu_1083_p4 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln224_1_fu_1472_p2 = (($signed(result_V_19_fu_1462_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln224_2_fu_1627_p2 = (($signed(result_V_20_fu_1617_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_1443_p2 = (($signed(result_V_18_fu_1433_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign isNeg_1_fu_1352_p3 = add_ln346_1_fu_1346_p2[32'd8];

assign isNeg_2_fu_1536_p3 = add_ln346_2_fu_1530_p2[32'd8];

assign isNeg_3_fu_1691_p3 = add_ln346_3_fu_1685_p2[32'd8];

assign isNeg_4_fu_1848_p3 = add_ln346_4_fu_1842_p2[32'd8];

assign isNeg_5_fu_1971_p3 = add_ln346_5_fu_1965_p2[32'd8];

assign isNeg_fu_1226_p3 = add_ln346_fu_1220_p2[32'd8];

assign j_cast_fu_655_p1 = select_ln165_fu_591_p3;

assign lshr_ln1488_1_fu_2331_p2 = zext_ln515_2_fu_2283_p1 >> zext_ln1488_1_fu_2327_p1;

assign lshr_ln1488_2_fu_2490_p2 = zext_ln515_4_fu_2442_p1 >> zext_ln1488_2_fu_2486_p1;

assign lshr_ln1488_3_fu_2616_p2 = zext_ln515_6_fu_2568_p1 >> zext_ln1488_3_fu_2612_p1;

assign lshr_ln1488_4_fu_2742_p2 = zext_ln515_8_fu_2694_p1 >> zext_ln1488_4_fu_2738_p1;

assign lshr_ln1488_5_fu_2901_p2 = zext_ln515_10_fu_2853_p1 >> zext_ln1488_5_fu_2897_p1;

assign lshr_ln1488_6_fu_3027_p2 = zext_ln515_12_fu_2979_p1 >> zext_ln1488_6_fu_3023_p1;

assign lshr_ln1488_7_fu_3153_p2 = zext_ln515_14_fu_3105_p1 >> zext_ln1488_7_fu_3149_p1;

assign lshr_ln1488_fu_2202_p2 = zext_ln515_fu_2154_p1 >> zext_ln1488_fu_2198_p1;

assign mantissa_1_fu_1328_p4 = {{{{1'd1}, {p_Result_3_fu_1324_p1}}}, {1'd0}};

assign mantissa_2_fu_1512_p4 = {{{{1'd1}, {p_Result_5_fu_1508_p1}}}, {1'd0}};

assign mantissa_3_fu_1667_p4 = {{{{1'd1}, {p_Result_7_fu_1663_p1}}}, {1'd0}};

assign mantissa_4_fu_1824_p4 = {{{{1'd1}, {p_Result_9_fu_1820_p1}}}, {1'd0}};

assign mantissa_5_fu_1997_p4 = {{{{1'd1}, {p_Result_11_reg_4115}}}, {1'd0}};

assign mantissa_fu_1202_p4 = {{{{1'd1}, {p_Result_1_fu_1198_p1}}}, {1'd0}};

assign neg1_fu_3315_p2 = (32'd0 - add_ln185_2_reg_4319);

assign neg_fu_3298_p2 = (32'd0 - add_ln184_1_reg_4312);

assign or_ln169_1_fu_1063_p4 = {{{gray_value_fu_1053_p2}, {zext_ln49_1_fu_1059_p1}}, {zext_ln49_1_fu_1059_p1}};

assign or_ln210_1_fu_1773_p4 = {{{dimmed_B_reg_4061}, {zext_ln95_1_fu_1770_p1}}, {zext_ln95_fu_1767_p1}};

assign or_ln_fu_1159_p5 = {{{{sepia_B_fu_1146_p3}, {24'd0}}, {select_ln63_fu_1152_p3}}, {zext_ln56_fu_1137_p1}};

assign p_Result_11_fu_1957_p1 = data_V_5_fu_1935_p1[22:0];

assign p_Result_1_fu_1198_p1 = data_V_fu_1176_p1[22:0];

assign p_Result_3_fu_1324_p1 = data_V_1_fu_1302_p1[22:0];

assign p_Result_5_fu_1508_p1 = data_V_2_fu_1486_p1[22:0];

assign p_Result_7_fu_1663_p1 = data_V_3_fu_1641_p1[22:0];

assign p_Result_9_fu_1820_p1 = data_V_4_fu_1798_p1[22:0];

assign p_mid16_fu_739_p2 = (i_load_reg_3401 + 6'd2);

assign r_V_10_fu_2017_p2 = zext_ln15_5_fu_2006_p1 >> zext_ln1488_13_fu_2013_p1;

assign r_V_11_fu_2023_p2 = zext_ln15_5_fu_2006_p1 << zext_ln1488_13_fu_2013_p1;

assign r_V_1_fu_1266_p2 = zext_ln15_fu_1212_p1 << zext_ln1488_8_fu_1256_p1;

assign r_V_2_fu_1386_p2 = zext_ln15_1_fu_1338_p1 >> zext_ln1488_9_fu_1382_p1;

assign r_V_3_fu_1392_p2 = zext_ln15_1_fu_1338_p1 << zext_ln1488_9_fu_1382_p1;

assign r_V_4_fu_1570_p2 = zext_ln15_2_fu_1522_p1 >> zext_ln1488_10_fu_1566_p1;

assign r_V_5_fu_1576_p2 = zext_ln15_2_fu_1522_p1 << zext_ln1488_10_fu_1566_p1;

assign r_V_6_fu_1725_p2 = zext_ln15_3_fu_1677_p1 >> zext_ln1488_11_fu_1721_p1;

assign r_V_7_fu_1731_p2 = zext_ln15_3_fu_1677_p1 << zext_ln1488_11_fu_1721_p1;

assign r_V_8_fu_1882_p2 = zext_ln15_4_fu_1834_p1 >> zext_ln1488_12_fu_1878_p1;

assign r_V_9_fu_1888_p2 = zext_ln15_4_fu_1834_p1 << zext_ln1488_12_fu_1878_p1;

assign r_V_fu_1260_p2 = zext_ln15_fu_1212_p1 >> zext_ln1488_8_fu_1256_p1;

assign result_V_10_fu_1787_p2 = (32'd0 - val_3_reg_4071);

assign result_V_13_fu_1924_p2 = (32'd0 - val_4_reg_4088);

assign result_V_16_fu_2058_p2 = (32'd0 - val_5_fu_2051_p3);

assign result_V_18_fu_1433_p3 = ((p_Result_s_reg_3978[0:0] == 1'b1) ? result_V_2_fu_1428_p2 : val_reg_3983);

assign result_V_19_fu_1462_p3 = ((p_Result_2_reg_3989[0:0] == 1'b1) ? result_V_5_fu_1457_p2 : val_1_reg_3994);

assign result_V_20_fu_1617_p3 = ((p_Result_4_reg_4030[0:0] == 1'b1) ? result_V_9_fu_1612_p2 : val_2_reg_4035);

assign result_V_21_fu_1929_p3 = ((p_Result_8_reg_4083[0:0] == 1'b1) ? result_V_13_fu_1924_p2 : val_4_reg_4088);

assign result_V_22_fu_2088_p3 = ((p_Result_10_reg_4110[0:0] == 1'b1) ? result_V_16_reg_4145 : val_5_reg_4140);

assign result_V_2_fu_1428_p2 = (32'd0 - val_reg_3983);

assign result_V_5_fu_1457_p2 = (32'd0 - val_1_reg_3994);

assign result_V_9_fu_1612_p2 = (32'd0 - val_2_reg_4035);

assign result_V_fu_1792_p3 = ((p_Result_6_reg_4066[0:0] == 1'b1) ? result_V_10_fu_1787_p2 : val_3_reg_4071);

assign rgb_R_fu_960_p1 = frame_in_pixel_q0[31:0];

assign select_ln1512_1_fu_2315_p3 = ((tmp_26_fu_2297_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_2311_p1 : add_ln515_1_fu_2291_p2);

assign select_ln1512_2_fu_2474_p3 = ((tmp_30_fu_2456_p3[0:0] == 1'b1) ? sext_ln1512_2_fu_2470_p1 : add_ln515_2_fu_2450_p2);

assign select_ln1512_3_fu_2600_p3 = ((tmp_35_fu_2582_p3[0:0] == 1'b1) ? sext_ln1512_3_fu_2596_p1 : add_ln515_3_fu_2576_p2);

assign select_ln1512_4_fu_2726_p3 = ((tmp_39_fu_2708_p3[0:0] == 1'b1) ? sext_ln1512_4_fu_2722_p1 : add_ln515_4_fu_2702_p2);

assign select_ln1512_5_fu_2885_p3 = ((tmp_44_fu_2867_p3[0:0] == 1'b1) ? sext_ln1512_5_fu_2881_p1 : add_ln515_5_fu_2861_p2);

assign select_ln1512_6_fu_3011_p3 = ((tmp_47_fu_2993_p3[0:0] == 1'b1) ? sext_ln1512_6_fu_3007_p1 : add_ln515_6_fu_2987_p2);

assign select_ln1512_7_fu_3137_p3 = ((tmp_50_fu_3119_p3[0:0] == 1'b1) ? sext_ln1512_7_fu_3133_p1 : add_ln515_7_fu_3113_p2);

assign select_ln1512_fu_2186_p3 = ((tmp_20_fu_2168_p3[0:0] == 1'b1) ? sext_ln1512_fu_2182_p1 : add_ln515_fu_2162_p2);

assign select_ln1513_1_fu_2365_p3 = ((tmp_26_fu_2297_p3[0:0] == 1'b1) ? zext_ln818_1_fu_2351_p1 : tmp_11_fu_2355_p4);

assign select_ln1513_2_fu_2524_p3 = ((tmp_30_fu_2456_p3[0:0] == 1'b1) ? zext_ln818_2_fu_2510_p1 : tmp_13_fu_2514_p4);

assign select_ln1513_3_fu_2650_p3 = ((tmp_35_fu_2582_p3[0:0] == 1'b1) ? zext_ln818_3_fu_2636_p1 : tmp_15_fu_2640_p4);

assign select_ln1513_4_fu_2776_p3 = ((tmp_39_fu_2708_p3[0:0] == 1'b1) ? zext_ln818_4_fu_2762_p1 : tmp_17_fu_2766_p4);

assign select_ln1513_5_fu_2935_p3 = ((tmp_44_fu_2867_p3[0:0] == 1'b1) ? zext_ln818_5_fu_2921_p1 : tmp_19_fu_2925_p4);

assign select_ln1513_6_fu_3061_p3 = ((tmp_47_fu_2993_p3[0:0] == 1'b1) ? zext_ln818_6_fu_3047_p1 : tmp_21_fu_3051_p4);

assign select_ln1513_7_fu_3187_p3 = ((tmp_50_fu_3119_p3[0:0] == 1'b1) ? zext_ln818_7_fu_3173_p1 : tmp_23_fu_3177_p4);

assign select_ln1513_fu_2236_p3 = ((tmp_20_fu_2168_p3[0:0] == 1'b1) ? zext_ln818_fu_2222_p1 : tmp_s_fu_2226_p4);

assign select_ln165_1_fu_605_p3 = ((icmp_ln166_fu_585_p2[0:0] == 1'b1) ? empty_22_fu_599_p2 : ap_sig_allocacmp_i_load);

assign select_ln165_2_fu_744_p3 = ((icmp_ln166_reg_3406[0:0] == 1'b1) ? p_mid16_fu_739_p2 : empty_22_reg_3419);

assign select_ln165_fu_591_p3 = ((icmp_ln166_fu_585_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign select_ln189_fu_3353_p3 = ((icmp_ln200_3_fu_3348_p2[0:0] == 1'b1) ? 32'd255 : add_ln188_reg_4326);

assign select_ln59_1_fu_2385_p3 = ((tmp_24_fu_2373_p3[0:0] == 1'b1) ? sub_ln813_1_fu_2380_p2 : select_ln1513_1_reg_4192);

assign select_ln59_2_fu_2789_p3 = ((tmp_29_reg_4203[0:0] == 1'b1) ? sub_ln813_2_fu_2784_p2 : select_ln1513_2_reg_4208);

assign select_ln59_3_fu_2800_p3 = ((tmp_33_reg_4214[0:0] == 1'b1) ? sub_ln813_3_fu_2795_p2 : select_ln1513_3_reg_4219);

assign select_ln59_4_fu_2811_p3 = ((tmp_38_reg_4225[0:0] == 1'b1) ? sub_ln813_4_fu_2806_p2 : select_ln1513_4_reg_4230);

assign select_ln59_5_fu_3239_p3 = ((tmp_42_reg_4252[0:0] == 1'b1) ? sub_ln813_5_fu_3234_p2 : select_ln1513_5_reg_4257);

assign select_ln59_6_fu_3250_p3 = ((tmp_46_reg_4263[0:0] == 1'b1) ? sub_ln813_6_fu_3245_p2 : select_ln1513_6_reg_4268);

assign select_ln59_7_fu_3261_p3 = ((tmp_49_reg_4274[0:0] == 1'b1) ? sub_ln813_7_fu_3256_p2 : select_ln1513_7_reg_4279);

assign select_ln59_fu_2249_p3 = ((tmp_18_reg_4170[0:0] == 1'b1) ? sub_ln813_fu_2244_p2 : select_ln1513_reg_4175);

assign select_ln63_fu_1152_p3 = ((icmp_ln200_1_reg_3833[0:0] == 1'b1) ? 8'd255 : add_ln200_1_fu_1141_p2);

assign sepia_B_fu_1146_p3 = ((icmp_ln200_2_reg_3838[0:0] == 1'b1) ? 8'd255 : trunc_ln2_reg_3790);

assign sepia_R_fu_1130_p3 = ((icmp_ln200_reg_3828[0:0] == 1'b1) ? 8'd255 : add_ln200_fu_1125_p2);

assign sext_ln1488_10_fu_1562_p1 = $signed(ush_2_fu_1554_p3);

assign sext_ln1488_11_fu_1717_p1 = $signed(ush_3_fu_1709_p3);

assign sext_ln1488_12_fu_1874_p1 = $signed(ush_4_fu_1866_p3);

assign sext_ln1488_13_fu_2010_p1 = $signed(ush_5_reg_4125);

assign sext_ln1488_1_fu_2323_p1 = $signed(select_ln1512_1_fu_2315_p3);

assign sext_ln1488_2_fu_2482_p1 = $signed(select_ln1512_2_fu_2474_p3);

assign sext_ln1488_3_fu_2608_p1 = $signed(select_ln1512_3_fu_2600_p3);

assign sext_ln1488_4_fu_2734_p1 = $signed(select_ln1512_4_fu_2726_p3);

assign sext_ln1488_5_fu_2893_p1 = $signed(select_ln1512_5_fu_2885_p3);

assign sext_ln1488_6_fu_3019_p1 = $signed(select_ln1512_6_fu_3011_p3);

assign sext_ln1488_7_fu_3145_p1 = $signed(select_ln1512_7_fu_3137_p3);

assign sext_ln1488_8_fu_1252_p1 = $signed(ush_fu_1244_p3);

assign sext_ln1488_9_fu_1378_p1 = $signed(ush_1_fu_1370_p3);

assign sext_ln1488_fu_2194_p1 = $signed(select_ln1512_fu_2186_p3);

assign sext_ln1512_10_fu_1550_p1 = $signed(sub_ln1512_10_fu_1544_p2);

assign sext_ln1512_11_fu_1705_p1 = $signed(sub_ln1512_11_fu_1699_p2);

assign sext_ln1512_12_fu_1862_p1 = $signed(sub_ln1512_12_fu_1856_p2);

assign sext_ln1512_13_fu_1985_p1 = $signed(sub_ln1512_13_fu_1979_p2);

assign sext_ln1512_1_fu_2311_p1 = $signed(sub_ln1512_1_fu_2305_p2);

assign sext_ln1512_2_fu_2470_p1 = $signed(sub_ln1512_2_fu_2464_p2);

assign sext_ln1512_3_fu_2596_p1 = $signed(sub_ln1512_3_fu_2590_p2);

assign sext_ln1512_4_fu_2722_p1 = $signed(sub_ln1512_4_fu_2716_p2);

assign sext_ln1512_5_fu_2881_p1 = $signed(sub_ln1512_5_fu_2875_p2);

assign sext_ln1512_6_fu_3007_p1 = $signed(sub_ln1512_6_fu_3001_p2);

assign sext_ln1512_7_fu_3133_p1 = $signed(sub_ln1512_7_fu_3127_p2);

assign sext_ln1512_8_fu_1240_p1 = $signed(sub_ln1512_8_fu_1234_p2);

assign sext_ln1512_9_fu_1366_p1 = $signed(sub_ln1512_9_fu_1360_p2);

assign sext_ln1512_fu_2182_p1 = $signed(sub_ln1512_fu_2176_p2);

assign sext_ln182_1_fu_716_p1 = $signed(add_ln181_reg_3444);

assign sext_ln182_fu_645_p1 = $signed(tmp_5_fu_637_p3);

assign shl_ln1454_1_fu_2337_p2 = zext_ln515_2_fu_2283_p1 << zext_ln1488_1_fu_2327_p1;

assign shl_ln1454_2_fu_2496_p2 = zext_ln515_4_fu_2442_p1 << zext_ln1488_2_fu_2486_p1;

assign shl_ln1454_3_fu_2622_p2 = zext_ln515_6_fu_2568_p1 << zext_ln1488_3_fu_2612_p1;

assign shl_ln1454_4_fu_2748_p2 = zext_ln515_8_fu_2694_p1 << zext_ln1488_4_fu_2738_p1;

assign shl_ln1454_5_fu_2907_p2 = zext_ln515_10_fu_2853_p1 << zext_ln1488_5_fu_2897_p1;

assign shl_ln1454_6_fu_3033_p2 = zext_ln515_12_fu_2979_p1 << zext_ln1488_6_fu_3023_p1;

assign shl_ln1454_7_fu_3159_p2 = zext_ln515_14_fu_3105_p1 << zext_ln1488_7_fu_3149_p1;

assign shl_ln1454_fu_2208_p2 = zext_ln515_fu_2154_p1 << zext_ln1488_fu_2198_p1;

assign shl_ln184_1_fu_3221_p3 = {{select_ln59_4_reg_4247}, {1'd0}};

assign shl_ln185_1_fu_3271_p3 = {{select_ln59_6_reg_4301}, {1'd0}};

assign shl_ln1_fu_2392_p3 = {{select_ln59_1_fu_2385_p3}, {1'd0}};

assign shl_ln2_fu_3208_p3 = {{select_ln59_3_reg_4242}, {1'd0}};

assign sub_ln1512_10_fu_1544_p2 = (8'd127 - xs_exp_V_4_fu_1498_p4);

assign sub_ln1512_11_fu_1699_p2 = (8'd127 - xs_exp_V_5_fu_1653_p4);

assign sub_ln1512_12_fu_1856_p2 = (8'd127 - xs_exp_V_6_fu_1810_p4);

assign sub_ln1512_13_fu_1979_p2 = (8'd127 - xs_exp_V_7_fu_1947_p4);

assign sub_ln1512_1_fu_2305_p2 = (11'd1023 - xs_exp_V_0_s_fu_2259_p4);

assign sub_ln1512_2_fu_2464_p2 = (11'd1023 - xs_exp_V_0_1_fu_2418_p4);

assign sub_ln1512_3_fu_2590_p2 = (11'd1023 - xs_exp_V_s_fu_2544_p4);

assign sub_ln1512_4_fu_2716_p2 = (11'd1023 - xs_exp_V_1_s_fu_2670_p4);

assign sub_ln1512_5_fu_2875_p2 = (11'd1023 - xs_exp_V_1_fu_2829_p4);

assign sub_ln1512_6_fu_3001_p2 = (11'd1023 - xs_exp_V_2_s_fu_2955_p4);

assign sub_ln1512_7_fu_3127_p2 = (11'd1023 - xs_exp_V_2_1_fu_3081_p4);

assign sub_ln1512_8_fu_1234_p2 = (8'd127 - xs_exp_V_2_fu_1188_p4);

assign sub_ln1512_9_fu_1360_p2 = (8'd127 - xs_exp_V_3_fu_1314_p4);

assign sub_ln1512_fu_2176_p2 = (11'd1023 - xs_exp_V_fu_2130_p4);

assign sub_ln165_fu_617_p2 = (empty - zext_ln165_fu_613_p1);

assign sub_ln184_1_fu_3215_p2 = (sub_ln184_fu_3199_p2 - shl_ln2_fu_3208_p3);

assign sub_ln184_2_fu_3267_p2 = (add_ln184_reg_4290 - select_ln59_5_reg_4295);

assign sub_ln184_fu_3199_p2 = (select_ln59_2_reg_4236 - select_ln59_reg_4181);

assign sub_ln185_1_fu_3195_p2 = (sub_ln185_reg_4198 - select_ln59_reg_4181);

assign sub_ln185_2_fu_3203_p2 = (sub_ln185_1_fu_3195_p2 - select_ln59_2_reg_4236);

assign sub_ln185_fu_2400_p2 = (32'd0 - shl_ln1_fu_2392_p3);

assign sub_ln204_fu_913_p2 = (add_ln204 - zext_ln169_4_reg_3457);

assign sub_ln813_1_fu_2380_p2 = (31'd0 - select_ln1513_1_reg_4192);

assign sub_ln813_2_fu_2784_p2 = (32'd0 - select_ln1513_2_reg_4208);

assign sub_ln813_3_fu_2795_p2 = (31'd0 - select_ln1513_3_reg_4219);

assign sub_ln813_4_fu_2806_p2 = (31'd0 - select_ln1513_4_reg_4230);

assign sub_ln813_5_fu_3234_p2 = (32'd0 - select_ln1513_5_reg_4257);

assign sub_ln813_6_fu_3245_p2 = (31'd0 - select_ln1513_6_reg_4268);

assign sub_ln813_7_fu_3256_p2 = (32'd0 - select_ln1513_7_reg_4279);

assign sub_ln813_fu_2244_p2 = (32'd0 - select_ln1513_reg_4175);

assign tmp_11_fu_2355_p4 = {{shl_ln1454_1_fu_2337_p2[83:53]}};

assign tmp_12_fu_1083_p4 = {{add_ln62_fu_1078_p2[30:8]}};

assign tmp_13_fu_2514_p4 = {{shl_ln1454_2_fu_2496_p2[84:53]}};

assign tmp_14_fu_1104_p4 = {{add_ln63_fu_1099_p2[30:8]}};

assign tmp_15_fu_2640_p4 = {{shl_ln1454_3_fu_2622_p2[83:53]}};

assign tmp_17_fu_2766_p4 = {{shl_ln1454_4_fu_2748_p2[83:53]}};

assign tmp_19_fu_2925_p4 = {{shl_ln1454_5_fu_2907_p2[84:53]}};

assign tmp_1_fu_686_p3 = {{select_ln165_1_reg_3424}, {4'd0}};

assign tmp_20_fu_2168_p3 = add_ln515_fu_2162_p2[32'd11];

assign tmp_21_fu_3051_p4 = {{shl_ln1454_6_fu_3033_p2[83:53]}};

assign tmp_22_fu_2214_p3 = lshr_ln1488_fu_2202_p2[32'd53];

assign tmp_23_fu_3177_p4 = {{shl_ln1454_7_fu_3159_p2[84:53]}};

assign tmp_24_fu_2373_p3 = bitcast_ln488_1_reg_4187[32'd63];

assign tmp_25_fu_1284_p4 = {{r_V_1_fu_1266_p2[55:24]}};

assign tmp_26_fu_2297_p3 = add_ln515_1_fu_2291_p2[32'd11];

assign tmp_27_fu_2343_p3 = lshr_ln1488_1_fu_2331_p2[32'd53];

assign tmp_28_fu_1410_p4 = {{r_V_3_fu_1392_p2[55:24]}};

assign tmp_2_fu_862_p3 = {{sub_ln165_reg_3431}, {6'd0}};

assign tmp_30_fu_2456_p3 = add_ln515_2_fu_2450_p2[32'd11];

assign tmp_31_fu_1594_p4 = {{r_V_5_fu_1576_p2[55:24]}};

assign tmp_32_fu_2502_p3 = lshr_ln1488_2_fu_2490_p2[32'd53];

assign tmp_34_fu_1749_p4 = {{r_V_7_fu_1731_p2[55:24]}};

assign tmp_35_fu_2582_p3 = add_ln515_3_fu_2576_p2[32'd11];

assign tmp_36_fu_2628_p3 = lshr_ln1488_3_fu_2616_p2[32'd53];

assign tmp_37_fu_1906_p4 = {{r_V_9_fu_1888_p2[55:24]}};

assign tmp_39_fu_2708_p3 = add_ln515_4_fu_2702_p2[32'd11];

assign tmp_3_fu_869_p3 = {{sub_ln165_reg_3431}, {4'd0}};

assign tmp_40_fu_2041_p4 = {{r_V_11_fu_2023_p2[55:24]}};

assign tmp_41_fu_2754_p3 = lshr_ln1488_4_fu_2742_p2[32'd53];

assign tmp_44_fu_2867_p3 = add_ln515_5_fu_2861_p2[32'd11];

assign tmp_45_fu_2913_p3 = lshr_ln1488_5_fu_2901_p2[32'd53];

assign tmp_47_fu_2993_p3 = add_ln515_6_fu_2987_p2[32'd11];

assign tmp_48_fu_3039_p3 = lshr_ln1488_6_fu_3027_p2[32'd53];

assign tmp_4_fu_629_p3 = {{add_ln165_fu_623_p2}, {6'd0}};

assign tmp_50_fu_3119_p3 = add_ln515_7_fu_3113_p2[32'd11];

assign tmp_51_fu_3165_p3 = lshr_ln1488_7_fu_3153_p2[32'd53];

assign tmp_56_fu_1272_p3 = r_V_fu_1260_p2[32'd24];

assign tmp_5_fu_637_p3 = {{add_ln165_fu_623_p2}, {4'd0}};

assign tmp_60_fu_1398_p3 = r_V_2_fu_1386_p2[32'd24];

assign tmp_64_fu_1582_p3 = r_V_4_fu_1570_p2[32'd24];

assign tmp_68_fu_1737_p3 = r_V_6_fu_1725_p2[32'd24];

assign tmp_6_fu_750_p3 = {{select_ln165_2_fu_744_p3}, {6'd0}};

assign tmp_72_fu_1894_p3 = r_V_8_fu_1882_p2[32'd24];

assign tmp_76_fu_2029_p3 = r_V_10_fu_2017_p2[32'd24];

assign tmp_7_fu_762_p3 = {{select_ln165_2_fu_744_p3}, {4'd0}};

assign tmp_8_fu_925_p3 = {{select_ln165_reg_3411}, {6'd0}};

assign tmp_9_fu_932_p3 = {{select_ln165_reg_3411}, {4'd0}};

assign tmp_fu_675_p3 = {{select_ln165_1_reg_3424}, {6'd0}};

assign tmp_s_fu_2226_p4 = {{shl_ln1454_fu_2208_p2[84:53]}};

assign trunc_ln182_11_fu_854_p1 = frame_in_pixel_q0[31:0];

assign trunc_ln182_14_fu_858_p1 = frame_in_pixel_q1[31:0];

assign trunc_ln182_17_fu_905_p1 = frame_in_pixel_q0[31:0];

assign trunc_ln182_20_fu_909_p1 = frame_in_pixel_q1[31:0];

assign trunc_ln182_3_fu_793_p1 = frame_in_pixel_q0[31:0];

assign trunc_ln182_6_fu_828_p1 = frame_in_pixel_q0[31:0];

assign trunc_ln182_9_fu_832_p1 = frame_in_pixel_q1[31:0];

assign trunc_ln182_fu_789_p1 = frame_in_pixel_q1[31:0];

assign trunc_ln58_1_fu_1468_p1 = result_V_19_fu_1462_p3[30:0];

assign trunc_ln58_2_fu_1623_p1 = result_V_20_fu_1617_p3[30:0];

assign trunc_ln58_fu_1439_p1 = result_V_18_fu_1433_p3[30:0];

assign trunc_ln628_1_fu_2269_p1 = bitcast_ln488_1_fu_2255_p1[51:0];

assign trunc_ln628_2_fu_2428_p1 = bitcast_ln488_2_fu_2406_p1[51:0];

assign trunc_ln628_3_fu_2554_p1 = bitcast_ln488_3_fu_2532_p1[51:0];

assign trunc_ln628_4_fu_2680_p1 = bitcast_ln488_4_fu_2658_p1[51:0];

assign trunc_ln628_5_fu_2839_p1 = bitcast_ln488_5_fu_2817_p1[51:0];

assign trunc_ln628_6_fu_2965_p1 = bitcast_ln488_6_fu_2943_p1[51:0];

assign trunc_ln628_7_fu_3091_p1 = bitcast_ln488_7_fu_3069_p1[51:0];

assign trunc_ln628_fu_2140_p1 = bitcast_ln488_fu_2118_p1[51:0];

assign ush_1_fu_1370_p3 = ((isNeg_1_fu_1352_p3[0:0] == 1'b1) ? sext_ln1512_9_fu_1366_p1 : add_ln346_1_fu_1346_p2);

assign ush_2_fu_1554_p3 = ((isNeg_2_fu_1536_p3[0:0] == 1'b1) ? sext_ln1512_10_fu_1550_p1 : add_ln346_2_fu_1530_p2);

assign ush_3_fu_1709_p3 = ((isNeg_3_fu_1691_p3[0:0] == 1'b1) ? sext_ln1512_11_fu_1705_p1 : add_ln346_3_fu_1685_p2);

assign ush_4_fu_1866_p3 = ((isNeg_4_fu_1848_p3[0:0] == 1'b1) ? sext_ln1512_12_fu_1862_p1 : add_ln346_4_fu_1842_p2);

assign ush_5_fu_1989_p3 = ((isNeg_5_fu_1971_p3[0:0] == 1'b1) ? sext_ln1512_13_fu_1985_p1 : add_ln346_5_fu_1965_p2);

assign ush_fu_1244_p3 = ((isNeg_fu_1226_p3[0:0] == 1'b1) ? sext_ln1512_8_fu_1240_p1 : add_ln346_fu_1220_p2);

assign val_1_fu_1420_p3 = ((isNeg_1_fu_1352_p3[0:0] == 1'b1) ? zext_ln818_9_fu_1406_p1 : tmp_28_fu_1410_p4);

assign val_2_fu_1604_p3 = ((isNeg_2_fu_1536_p3[0:0] == 1'b1) ? zext_ln818_10_fu_1590_p1 : tmp_31_fu_1594_p4);

assign val_3_fu_1759_p3 = ((isNeg_3_fu_1691_p3[0:0] == 1'b1) ? zext_ln818_11_fu_1745_p1 : tmp_34_fu_1749_p4);

assign val_4_fu_1916_p3 = ((isNeg_4_fu_1848_p3[0:0] == 1'b1) ? zext_ln818_12_fu_1902_p1 : tmp_37_fu_1906_p4);

assign val_5_fu_2051_p3 = ((isNeg_5_reg_4120[0:0] == 1'b1) ? zext_ln818_13_fu_2037_p1 : tmp_40_fu_2041_p4);

assign val_fu_1294_p3 = ((isNeg_fu_1226_p3[0:0] == 1'b1) ? zext_ln818_8_fu_1280_p1 : tmp_25_fu_1284_p4);

assign xs_exp_V_0_1_fu_2418_p4 = {{bitcast_ln488_2_fu_2406_p1[62:52]}};

assign xs_exp_V_0_s_fu_2259_p4 = {{bitcast_ln488_1_fu_2255_p1[62:52]}};

assign xs_exp_V_1_fu_2829_p4 = {{bitcast_ln488_5_fu_2817_p1[62:52]}};

assign xs_exp_V_1_s_fu_2670_p4 = {{bitcast_ln488_4_fu_2658_p1[62:52]}};

assign xs_exp_V_2_1_fu_3081_p4 = {{bitcast_ln488_7_fu_3069_p1[62:52]}};

assign xs_exp_V_2_fu_1188_p4 = {{data_V_fu_1176_p1[30:23]}};

assign xs_exp_V_2_s_fu_2955_p4 = {{bitcast_ln488_6_fu_2943_p1[62:52]}};

assign xs_exp_V_3_fu_1314_p4 = {{data_V_1_fu_1302_p1[30:23]}};

assign xs_exp_V_4_fu_1498_p4 = {{data_V_2_fu_1486_p1[30:23]}};

assign xs_exp_V_5_fu_1653_p4 = {{data_V_3_fu_1641_p1[30:23]}};

assign xs_exp_V_6_fu_1810_p4 = {{data_V_4_fu_1798_p1[30:23]}};

assign xs_exp_V_7_fu_1947_p4 = {{data_V_5_fu_1935_p1[30:23]}};

assign xs_exp_V_fu_2130_p4 = {{bitcast_ln488_fu_2118_p1[62:52]}};

assign xs_exp_V_s_fu_2544_p4 = {{bitcast_ln488_3_fu_2532_p1[62:52]}};

assign zext_ln1488_10_fu_1566_p1 = $unsigned(sext_ln1488_10_fu_1562_p1);

assign zext_ln1488_11_fu_1721_p1 = $unsigned(sext_ln1488_11_fu_1717_p1);

assign zext_ln1488_12_fu_1878_p1 = $unsigned(sext_ln1488_12_fu_1874_p1);

assign zext_ln1488_13_fu_2013_p1 = $unsigned(sext_ln1488_13_fu_2010_p1);

assign zext_ln1488_1_fu_2327_p1 = $unsigned(sext_ln1488_1_fu_2323_p1);

assign zext_ln1488_2_fu_2486_p1 = $unsigned(sext_ln1488_2_fu_2482_p1);

assign zext_ln1488_3_fu_2612_p1 = $unsigned(sext_ln1488_3_fu_2608_p1);

assign zext_ln1488_4_fu_2738_p1 = $unsigned(sext_ln1488_4_fu_2734_p1);

assign zext_ln1488_5_fu_2897_p1 = $unsigned(sext_ln1488_5_fu_2893_p1);

assign zext_ln1488_6_fu_3023_p1 = $unsigned(sext_ln1488_6_fu_3019_p1);

assign zext_ln1488_7_fu_3149_p1 = $unsigned(sext_ln1488_7_fu_3145_p1);

assign zext_ln1488_8_fu_1256_p1 = $unsigned(sext_ln1488_8_fu_1252_p1);

assign zext_ln1488_9_fu_1382_p1 = $unsigned(sext_ln1488_9_fu_1378_p1);

assign zext_ln1488_fu_2198_p1 = $unsigned(sext_ln1488_fu_2194_p1);

assign zext_ln15_1_fu_1338_p1 = mantissa_1_fu_1328_p4;

assign zext_ln15_2_fu_1522_p1 = mantissa_2_fu_1512_p4;

assign zext_ln15_3_fu_1677_p1 = mantissa_3_fu_1667_p4;

assign zext_ln15_4_fu_1834_p1 = mantissa_4_fu_1824_p4;

assign zext_ln15_5_fu_2006_p1 = mantissa_5_fu_1997_p4;

assign zext_ln15_fu_1212_p1 = mantissa_fu_1202_p4;

assign zext_ln165_fu_613_p1 = select_ln165_1_fu_605_p3;

assign zext_ln169_1_fu_922_p1 = select_ln165_1_reg_3424;

assign zext_ln169_2_fu_682_p1 = tmp_fu_675_p3;

assign zext_ln169_3_fu_693_p1 = tmp_1_fu_686_p3;

assign zext_ln169_4_fu_703_p1 = select_ln165_reg_3411;

assign zext_ln169_5_fu_890_p1 = add_ln169_1_fu_886_p2;

assign zext_ln182_10_fu_849_p1 = add_ln182_9_fu_845_p2;

assign zext_ln182_1_fu_770_p1 = tmp_7_fu_762_p3;

assign zext_ln182_2_fu_711_p1 = add_ln182_2_fu_706_p2;

assign zext_ln182_3_fu_840_p1 = add_ln182_3_fu_836_p2;

assign zext_ln182_4_fu_724_p1 = add_ln182_4_fu_719_p2;

assign zext_ln182_5_fu_784_p1 = add_ln182_5_fu_780_p2;

assign zext_ln182_6_fu_814_p1 = add_ln182_6_fu_810_p2;

assign zext_ln182_7_fu_797_p1 = add_ln181_1_reg_3481;

assign zext_ln182_8_fu_805_p1 = add_ln182_7_fu_800_p2;

assign zext_ln182_9_fu_823_p1 = add_ln182_8_fu_819_p2;

assign zext_ln182_fu_758_p1 = tmp_6_fu_750_p3;

assign zext_ln201_1_fu_900_p1 = add_ln201_1_fu_895_p2;

assign zext_ln201_2_fu_939_p1 = tmp_9_fu_932_p3;

assign zext_ln201_3_fu_955_p1 = add_ln201_3_fu_949_p2;

assign zext_ln201_fu_876_p1 = tmp_3_fu_869_p3;

assign zext_ln204_fu_964_p1 = add_ln204_1_reg_3669;

assign zext_ln346_1_fu_1342_p1 = xs_exp_V_3_fu_1314_p4;

assign zext_ln346_2_fu_1526_p1 = xs_exp_V_4_fu_1498_p4;

assign zext_ln346_3_fu_1681_p1 = xs_exp_V_5_fu_1653_p4;

assign zext_ln346_4_fu_1838_p1 = xs_exp_V_6_fu_1810_p4;

assign zext_ln346_5_fu_1961_p1 = xs_exp_V_7_fu_1947_p4;

assign zext_ln346_fu_1216_p1 = xs_exp_V_2_fu_1188_p4;

assign zext_ln49_1_fu_1059_p1 = gray_value_fu_1053_p2;

assign zext_ln49_fu_1050_p1 = trunc_ln1_reg_3785;

assign zext_ln515_10_cast_fu_2843_p4 = {{{{1'd1}, {trunc_ln628_5_fu_2839_p1}}}, {1'd0}};

assign zext_ln515_10_fu_2853_p1 = zext_ln515_10_cast_fu_2843_p4;

assign zext_ln515_11_fu_2857_p1 = xs_exp_V_1_fu_2829_p4;

assign zext_ln515_12_cast_fu_2969_p4 = {{{{1'd1}, {trunc_ln628_6_fu_2965_p1}}}, {1'd0}};

assign zext_ln515_12_fu_2979_p1 = zext_ln515_12_cast_fu_2969_p4;

assign zext_ln515_13_fu_2983_p1 = xs_exp_V_2_s_fu_2955_p4;

assign zext_ln515_14_cast_fu_3095_p4 = {{{{1'd1}, {trunc_ln628_7_fu_3091_p1}}}, {1'd0}};

assign zext_ln515_14_fu_3105_p1 = zext_ln515_14_cast_fu_3095_p4;

assign zext_ln515_15_fu_3109_p1 = xs_exp_V_2_1_fu_3081_p4;

assign zext_ln515_1_fu_2158_p1 = xs_exp_V_fu_2130_p4;

assign zext_ln515_2_cast_fu_2273_p4 = {{{{1'd1}, {trunc_ln628_1_fu_2269_p1}}}, {1'd0}};

assign zext_ln515_2_fu_2283_p1 = zext_ln515_2_cast_fu_2273_p4;

assign zext_ln515_3_fu_2287_p1 = xs_exp_V_0_s_fu_2259_p4;

assign zext_ln515_4_cast_fu_2432_p4 = {{{{1'd1}, {trunc_ln628_2_fu_2428_p1}}}, {1'd0}};

assign zext_ln515_4_fu_2442_p1 = zext_ln515_4_cast_fu_2432_p4;

assign zext_ln515_5_fu_2446_p1 = xs_exp_V_0_1_fu_2418_p4;

assign zext_ln515_6_cast_fu_2558_p4 = {{{{1'd1}, {trunc_ln628_3_fu_2554_p1}}}, {1'd0}};

assign zext_ln515_6_fu_2568_p1 = zext_ln515_6_cast_fu_2558_p4;

assign zext_ln515_7_fu_2572_p1 = xs_exp_V_s_fu_2544_p4;

assign zext_ln515_8_cast_fu_2684_p4 = {{{{1'd1}, {trunc_ln628_4_fu_2680_p1}}}, {1'd0}};

assign zext_ln515_8_fu_2694_p1 = zext_ln515_8_cast_fu_2684_p4;

assign zext_ln515_9_fu_2698_p1 = xs_exp_V_1_s_fu_2670_p4;

assign zext_ln515_cast_fu_2144_p4 = {{{{1'd1}, {trunc_ln628_fu_2140_p1}}}, {1'd0}};

assign zext_ln515_fu_2154_p1 = zext_ln515_cast_fu_2144_p4;

assign zext_ln56_fu_1137_p1 = sepia_R_fu_1130_p3;

assign zext_ln818_10_fu_1590_p1 = tmp_64_fu_1582_p3;

assign zext_ln818_11_fu_1745_p1 = tmp_68_fu_1737_p3;

assign zext_ln818_12_fu_1902_p1 = tmp_72_fu_1894_p3;

assign zext_ln818_13_fu_2037_p1 = tmp_76_fu_2029_p3;

assign zext_ln818_1_fu_2351_p1 = tmp_27_fu_2343_p3;

assign zext_ln818_2_fu_2510_p1 = tmp_32_fu_2502_p3;

assign zext_ln818_3_fu_2636_p1 = tmp_36_fu_2628_p3;

assign zext_ln818_4_fu_2762_p1 = tmp_41_fu_2754_p3;

assign zext_ln818_5_fu_2921_p1 = tmp_45_fu_2913_p3;

assign zext_ln818_6_fu_3047_p1 = tmp_48_fu_3039_p3;

assign zext_ln818_7_fu_3173_p1 = tmp_51_fu_3165_p3;

assign zext_ln818_8_fu_1280_p1 = tmp_56_fu_1272_p3;

assign zext_ln818_9_fu_1406_p1 = tmp_60_fu_1398_p3;

assign zext_ln818_fu_2222_p1 = tmp_22_fu_2214_p3;

assign zext_ln95_1_fu_1770_p1 = dimmed_G_reg_4025;

assign zext_ln95_fu_1767_p1 = dimmed_R_reg_4020;

always @ (posedge ap_clk) begin
    add_ln182_reg_3437[3:0] <= 4'b0000;
    add_ln169_reg_3449[3:0] <= 4'b0000;
    zext_ln169_4_reg_3457[12:7] <= 6'b000000;
    add_ln182_1_reg_3486[3:0] <= 4'b0000;
    zext_ln182_7_reg_3528[12:7] <= 6'b000000;
    zext_ln169_5_reg_3619[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln169_5_reg_3619_pp0_iter1_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln169_5_reg_3619_pp0_iter2_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln169_5_reg_3619_pp0_iter3_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln169_5_reg_3619_pp0_iter4_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln169_5_reg_3619_pp0_iter5_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    sub_ln185_reg_4198[0] <= 1'b0;
end

endmodule //image_processing_image_processing_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_166_2
