Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 28 01:41:34 2018
| Host         : DESKTOP-2O2EO7D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arm_wrapper_control_sets_placed.rpt
| Design       : arm_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            4 |
| No           | No                    | Yes                    |             128 |           30 |
| No           | Yes                   | No                     |             106 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              82 |           14 |
| Yes          | Yes                   | No                     |              56 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------------+----------------------+------------------+----------------+
|   Clock Signal  |                   Enable Signal                   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------+---------------------------------------------------+----------------------+------------------+----------------+
|  ser/cd1/outClk |                                                   | pulse3/rst           |                1 |              2 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/bits_count        | pulse3/rst           |                1 |              8 |
|  clk_IBUF_BUFG  |                                                   |                      |                4 |             16 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/rx_valid          | pulse3/rst           |                2 |             16 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/rx_finish         | pulse3/rst           |                2 |             16 |
|  clk_IBUF_BUFG  | key_de/key                                        | pulse3/rst           |                4 |             20 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | pulse3/rst           |                5 |             22 |
|  clk_IBUF_BUFG  |                                                   | ser/count[0]_i_1_n_0 |                6 |             42 |
|  ser/cd1/outClk | ser/currentPos[2]_i_1_n_0                         | ser/relay_rst        |                7 |             56 |
|  clk_IBUF_BUFG  |                                                   | pulse3/rst           |               42 |            190 |
+-----------------+---------------------------------------------------+----------------------+------------------+----------------+


