%
% Misc / Tools
%
@MISC{Yosys,
	author  = {Claire Wolf},
	title   = {Yosys Open SYnthesis Suite},
	note    = {\url{http://www.clifford.at/yosys/}}
}

@MISC{Verilator,
	author  = {Wilson Snyder},
	title   = {{Verilator - Translate and simulate System Verilog code using C++/SystemC}},
	note    = {\url{https://www.veripool.org/wiki/verilator}}
}

@MISC{Spike,
	author  = {The Regents of the University of California},
	title   = {{Spike RISC-V ISA Simulator}},
	note    = {\url{https://github.com/riscv/riscv-isa-sim}}
}

@MISC{OpenSSL,
	author  = {{OpenSSL}},
	title   = {{The Open Source toolkit for SSL/TLS}},
	note    = {\url{http://www.openssl.org}}
}

%
% RISC-V papers / specs
%

@techreport{RV:ISA:I,
  editor    = {A. Waterman and K. Asanovi\'{c}},
  title     = {The {RISC-V} Instruction Set Manual},
  number    = {Volume  I: User-Level ISA (Version 20191213)},
  year      = {2019},
  note      = {\url{http://riscv.org/specifications}}
}

@misc{riscv:bitmanip:draft,
  title     = {{RISC-V} Bit manipulation extension draft proposal},
  note      = {\url{https://github.com/riscv/riscv-bitmanip/blob/master/bitmanip-draft.pdf}}
}

@misc{riscv:ext:vector:draft,
  title     = {{RISC-V "V" Vector Extension draft proposal}},
  note      = {\url{https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc}}
}

@misc{riscv:ext:vector:repo,
  author    = {RISC-V Vector Extension Task Group},
  title     = {RISC-V Vector Extension Github Repository},
  note      = {\url{https://github.com/riscv/riscv-v-spec}}
}

@techreport{riscv:ext:crypto:draft,
  author    = {RISC-V Cryptography Task Group},
  title     = {{RISC-V Cryptographic Extension Draft Proposal}},
  note      = {\url{https://github.com/riscv/riscv-crypto/releases}}
}

@misc{riscv:ext:crypto:repo,
  author    = {RISC-V Cryptography Task Group},
  title     = {{RISC-V Cryptographic Extension Proposals Github Repository}},
  note      = {\url{https://github.com/riscv/riscv-crypto}}
}

@techreport{rocket:16,
  author = {K. Asanovi\'{c} and R. Avizienis and J. Bachrach and S. Beamer and D. Biancolin and C. Celio and H. Cook and D. Dabbelt and J. Hauser and A. Izraelevitz and S. Karandikar and B. Keller and D. Kim and J. Koenig and Y. Lee and E. Love and M. Maas and A. Magyar and H. Mao and M. Moreto and A. Ou and D.A. Patterson and B. Richards and C. Schmidt and S. Twigg and H. Vo and A. Waterman},
  title        = {The Rocket Chip Generator},
  institution  = {EECS Department, University of California, Berkeley},
  number       = {UCB/EECS-2016-17},
  year         = {2016},
  note         = {\url{http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html}}
}

@techreport{riscv:14,
	author       = {K. Asanovi\'{c} and D.A. Patterson},
	title        = {Instruction Sets Should Be Free: The Case For {RISC-V}},
	number       = {UCB/EECS-2014-146},
	year         = {2014},
	note         = {\url{http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html}}
}

@misc{Ber:08,
  author       = {D. J. Bernstein},
  title        = {{ChaCha, a variant of Salsa20}},
  year         = {2008},
  note         = {\url{http://cr.yp.to/papers.html}}
}

@misc{BSSTWW:13,
	author        = {R. Beaulieu and D. Shors and J. Smith and S. Treatman-Clark and B. Weeks and L. Wingers},
	title         = {The {SIMON} and {SPECK} Families of Lightweight Block Ciphers},
	howpublished  = {Cryptology ePrint Archive, Report 2013/404},
	year          = {2013},
	note          = {\url{https://eprint.iacr.org/2013/404}}
}

@inproceedings{BBC:20,
  author       = {Christof Beierle and Alex Biryukov and Luan Cardoso dos Santos and Johann Großschädl and Léo Perrin and Aleksei Udovenko and Vesselin Velichkov and Qingju Wang},
  title        = {{Alzette: a 64-bit ARX-box (feat. CRAX and TRAX)}},
  year         = {2020},
  doi          = {10.1007/978-3-030-56877-1_15},
  publisher    = {Springer-Verlag}
}


@misc{RFC:18,
  author       = {Y. Nir and A. Langley},
  title        = {{ChaCha20 and Poly1305 for IETF Protocols}},
  howpublished = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 8439},
  year         = {June 2018},
  note         = {\url{https://tools.ietf.org/html/rfc8439}}
}

@misc{RFC:16,
  author       = {A. Langley and W. Chang and N. Mavrogiannopoulos and J. Strombergson and S. Josefsson},
  title        = {{ChaCha20-Poly1305 Cipher Suites for Transport Layer Security (TLS)}},
  howpublished = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 7905},
  year         = {June 2016},
  note         = {\url{https://www.rfc-editor.org/rfc/rfc7905}}
}

@misc{RFC:18:8446,
  author       = { E. Rescorla},
  title        = {{The Transport Layer Security (TLS) Protocol Version 1.3}},
  howpublished = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 8446},
  year         = {August 2018},
  note         = {\url{https://tools.ietf.org/html/rfc8446}}
}

%
% Academic papers
%
@inproceedings{GolGue:14,
  author       = {M. {Goll} and S. {Gueron}},
  title        = {{Vectorization on ChaCha Stream Cipher}}, 
  booktitle    = {11th International Conference on Information Technology: New Generations},
  year         = {2014},
  pages        = {612-615}
}

@inproceedings{Sto:19,
  author       = {K. Stoffelen},
  title        = {{Efficient Cryptography on the RISC-V Architecture}},
  booktitle    = {Progress in Cryptology -- LATINCRYPT 2019},
  publisher    = {Springer-Verlag},
  series       = {LNCS 11774},
  pages        = {323--340},
  year         = {2019}
}

@inproceedings{SSS:17,
  author       = {F. {De Santis} and A. {Schauer} and G. {Sigl}},
  booktitle    = {Design, Automation   Test in Europe Conference   Exhibition (DATE)}, 
  title        = {{ChaCha20-Poly1305} authenticated encryption for high-speed embedded {IoT} applications}, 
  year         = {2017},
  pages        = {692--697}
}

@inproceedings{KLA:19,
  author       = {K. Kiningham and P. Levis and M. Anderson and D. Boneh and M. Horowitz and M. Shih},
  title        = {Falcon - A Flexible Architecture For Accelerating Cryptography},
  booktitle    = {IEEE 16th International Conference on Mobile Ad Hoc and Sensor Systems (MASS)},
  year         = {2019},
  pages        = {136--144}
}
@inproceedings{PRH:19,
  author       = {J. Pfau and M. Reuter and T. Harbaum and K. Hofmann and J. Becker},
  title        = {{A Hardware Perspective on the ChaCha Ciphers: Scalable Chacha8/12/20 Implementations Ranging from 476 Slices to Bitrates of 175 Gbit/s}}, 
  booktitle    = {2019 32nd IEEE International System-on-Chip Conference (SOCC)}, 
  year         = {2019},
  pages        = {294--299},
  doi          = {10.1109/SOCC46988.2019.1570548289}}


@article{GalBer:11,
	author        = {C. Galuzzi and K. Bertels},
	title         = {The Instruction-Set Extension Problem: A Survey},
	journal       = {ACM Trans. on Reconfigurable Technology and Systems},
	volume        = {4},
	number        = {2},
	pages         = {18:1--18:28},
	year          = {2011}
}

@article{GYC:18,
	author        = {Q. Ge and Y. Yarom and D. Cock and G. Heiser},
	title         = {A survey of microarchitectural timing attacks and countermeasures on contemporary hardware},
	journal       = {Journal of Cryptographic Engineering},
	volume        = {8},
	number        = {1},
	pages         = {1--27},
	year          = {2018}
	doi           = {10.1007/s13389-016-0141-6}}
}

@incollection{BarGioMar:09,
	author        = {S. Bartolini and R. Giorgi and E. Martinelli},
	title         = {Instruction Set Extensions for Cryptographic Applications},
	chapter       = {9},
	pages         = {191--233},
	editor        = {{\c{C}.K. Ko\c{c}}},
	booktitle     = {Cryptographic Engineering},
	publisher     = {Springer},
	year          = {2009}
}

@inproceedings{RegIen:16,
	author        = {F. Regazzoni and P. Ienne},
	title         = {Instruction Set Extensions for Secure Applications},
	booktitle     = {Design, Automation, and Test in Europe (DATE)},
	pages         = {1529--1534},
	year          = {2016}
}

@article{RCB:20,
	author={Rezvani, B. and Conroy, T. and Beckwith, L. and Bozzay, M. and Laffoon, T. and McFeeters, D. and Shi, Y. and Vu, M. and Diehl, W.},
	title={Efficient Simultaneous Deployment of Multiple Lightweight Authenticated Ciphers},
	year={2020},
	journal={IACR Crypto. ePrint Archive 2020: 609}
}

@article{GMPP:20,
	author        = {S. Gao and B. Marshall and D. Page and T. Pham},
	title         = {{FENL}: an {ISE} to mitigate analogue micro-architectural leakage},
	journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
	volume        = {2020},
	number        = {2},
	pages         = {73--98},
	year          = {2020}
}

@article{MNPSW:21,
	author        = {B. Marshall and G.R. Newell and D. Page M.-J.O. Saarinen and C. Wolf},
	title         = {The design of scalar {AES} Instruction Set Extensions for {RISC-V}},
	journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
	volume        = {2021},
	number        = {1},
	year          = {2021}}
}
