FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"UN$1$BSS138$I128$1";
3"GND\G";
4"VCC\G";
5"UN$1$RSMD0805$I125$B";
6"UN$1$BSS138$I123$3";
7"I2C_SDA";
8"GPIO1";
9"JTAG_TDI";
10"CARRIER_SRST#";
11"LE<0>";
12"LE<2>";
13"MUX_ENABLE";
14"LE<1>";
15"VCC\G";
16"EXT_TRIG<10>";
17"EXT_TRIG<9>";
18"EXT_TRIG<8>";
19"EXT_TRIG<11>";
20"EXT_TRIG<13>";
21"V3P3\G";
22"EXT_TRIG<12>";
23"EXT_TRIG<15>";
24"TELLIE_PRE_DELAY";
25"V3P3\G";
26"EXT_TRIG<7>";
27"V3P3\G";
28"SMELLIE_PRE_DELAY";
29"JX1_GUIDE_PIN2";
30"VCC\G";
31"VCC\G";
32"UN$1$LEDL$I102$A";
33"GENERIC_DELAY_OUT";
34"V3P3\G";
35"JX2_GUIDE_PIN2";
36"READ_CNTRL_REG_BIT";
37"EXT_TRIG<6>";
38"EXT_TRIG<5>";
39"EXT_TRIG<3>";
40"JX2_GUIDE_PIN1";
41"EXT_TRIG<2>";
42"EXT_TRIG<0>";
43"EXT_TRIG<1>";
44"BCKP_CLK_IN_USE";
45"CLK100_IN";
46"V3P3";
47"GND\G";
48"CLK100_IN_MZ";
49"EXT_TRIG<4>";
50"JX1_GUIDE_PIN1";
51"GENERIC_DELAY_IN";
52"V3P3\G";
53"EXT_TRIG<14>";
54"JX1_SE_1";
55"FPGA_DONE";
56"VCC\G";
57"GPIO3";
58"GPIO5";
59"CNTRL_RDY";
60"CNTRL_REG_CHK";
61"SCALER<5>";
62"JTAG_TMS";
63"V3P3\G";
64"GENERIC_PULSE";
65"RESET_CLK";
66"BCKP_CLK_IN_USE_MZ";
67"CLOCKS_DATA_RDY";
68"CAEN_DATA_RDY";
69"GPIO0";
70"I2C_SCL";
71"GPIO2";
72"GPIO4";
73"INIT#";
74"PWR_GOOD";
75"JX2_SE_0";
76"JX2_SE_1";
77"MZ_HAPPY";
78"TUBII_RT_OUT";
79"SCALER<6>";
80"SCALER<4>";
81"GND\G";
82"VCCIO_EN_O";
83"GND\G";
84"JTAG_TCK";
85"JTAG_TDO";
86"PWR_EN";
87"VBAT";
88"JX1_SE_0";
89"VCC\G";
90"V3P3\G";
91"GND\G";
92"SYNC";
93"GND\G";
94"GND\G";
95"SYNC24_MZ";
96"GT_MZ";
97"MTCA_MIMIC_TRIG1_MZ";
98"MTCA_MIMIC_TRIG2_MZ";
99"GND\G";
100"SYNC_MZ";
101"GND\G";
102"V3P3\G";
103"GT";
104"MTCA_MIMIC_TRIG1";
105"MTCA_MIMIC_TRIG2";
106"DATA";
107"VCC\G";
108"CLK";
109"SPKR";
110"MTCA_MIMIC_DATA_RDY";
111"SMELLIE_PULSE";
112"TELLIE_DELAY";
113"TELLIE_PULSE";
114"SMELLIE_DELAY";
115"VCC\G";
116"SMELLIE_DELAY_MZ";
117"TELLIE_DELAY_MZ";
118"SMELLIE_PULSE_MZ";
119"TELLIE_PULSE_MZ";
120"GND\G";
121"SPKR_MZ";
122"CLK_MZ";
123"DATA_MZ";
124"MTCA_MIMIC_DATA_RDY_MZ";
125"V3P3\G";
126"SYNC24";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"50;
"100"
$PN"100"0;
"96"
$PN"96"120;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"120;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"52;
"76"
$PN"76"0;
"78"
$PN"78"52;
"74"
$PN"74"0;
"72"
$PN"72"120;
"70"
$PN"70"0;
"66"
$PN"66"120;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"89;
"58"
$PN"58"89;
"56"
$PN"56"0;
"52"
$PN"52"120;
"50"
$PN"50"117;
"54"
$PN"54"116;
"48"
$PN"48"118;
"46"
$PN"46"120;
"42"
$PN"42"121;
"40"
$PN"40"120;
"44"
$PN"44"119;
"38"
$PN"38"122;
"36"
$PN"36"123;
"34"
$PN"34"120;
"32"
$PN"32"124;
"30"
$PN"30"97;
"28"
$PN"28"120;
"26"
$PN"26"98;
"24"
$PN"24"96;
"22"
$PN"22"120;
"20"
$PN"20"100;
"18"
$PN"18"95;
"16"
$PN"16"120;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"54;
"8"
$PN"8"55;
"6"
$PN"6"10;
"4"
$PN"4"9;
"2"
$PN"2"62;
"101"
$PN"101"29;
"99"
$PN"99"0;
"95"
$PN"95"120;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"120;
"87"
$PN"87"0;
"83"
$PN"83"23;
"81"
$PN"81"22;
"79"
$PN"79"21;
"75"
$PN"75"20;
"77"
$PN"77"120;
"73"
$PN"73"53;
"71"
$PN"71"120;
"69"
$PN"69"19;
"65"
$PN"65"120;
"67"
$PN"67"18;
"63"
$PN"63"17;
"61"
$PN"61"16;
"59"
$PN"59"15;
"57"
$PN"57"15;
"55"
$PN"55"13;
"51"
$PN"51"120;
"49"
$PN"49"14;
"53"
$PN"53"12;
"47"
$PN"47"11;
"45"
$PN"45"120;
"41"
$PN"41"0;
"39"
$PN"39"120;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"120;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"120;
"25"
$PN"25"0;
"23"
$PN"23"51;
"21"
$PN"21"120;
"19"
$PN"19"24;
"15"
$PN"15"120;
"17"
$PN"17"28;
"13"
$PN"13"0;
"9"
$PN"9"88;
"11"
$PN"11"0;
"5"
$PN"5"86;
"7"
$PN"7"87;
"3"
$PN"3"85;
"1"
$PN"1"84;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"61;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"32;
"B\NAC"
$PN"1"81;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"32;
"B<0>"
$PN"2"77;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"90;
"GND"
$PN"7"94;
"Y6"
$PN"12"0;
"Y5"
$PN"10"98;
"Y4"
$PN"8"97;
"Y3"
$PN"6"96;
"Y2"
$PN"4"100;
"Y1"
$PN"2"95;
"A6"
$PN"13"105;
"A5"
$PN"11"105;
"A4"
$PN"9"104;
"A3"
$PN"5"103;
"A2"
$PN"3"92;
"A1"
$PN"1"126;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"126;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"92;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"103;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"104;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"105;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"95;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"100;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"96;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"98;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"97;
"B<0>"
$PN"2"27;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"90;
"A<0>"
$PN"1"94;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"46;
"GND"
$PN"7"47;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"66;
"Y1"
$PN"2"48;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"45;
"A1"
$PN"1"44;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%";
"B<0>"
$PN"2"47;
"A<0>"
$PN"1"46;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"OUTPORT"
"1","(-650,2700)","0","standard","I122";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"BSS138"
"1","(325,4375)","0","transistors","I123";
;
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"
$PN"1"82;
"2"
$PN"2"3;
"3"
$PN"3"6;
%"SIP_HEADER_2PIN"
"1","(850,4550)","0","misc","I124";
;
$LOCATION"U220"
CDS_LOCATION"U220"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"4;
"1 \B"
$PN"1"5;
%"RSMD0805"
"1","(550,4575)","0","resistors","I125";
;
$LOCATION"R422"
CDS_LOCATION"R422"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"5;
%"RSMD0805"
"1","(550,4425)","0","resistors","I126";
;
$LOCATION"R423"
CDS_LOCATION"R423"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"3;
%"RSMD0805"
"1","(-50,4225)","0","resistors","I127";
;
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"82;
"B<0>"
$PN"2"3;
%"BSS138"
"1","(-485,4360)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"
$PN"1"2;
"2"
$PN"2"83;
"3"
$PN"3"86;
%"RSMD0805"
"1","(-725,4550)","0","resistors","I129";
;
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"63;
"B<0>"
$PN"2"86;
%"RSMD0805"
"1","(-1050,4350)","0","resistors","I130";
;
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"2;
%"RSMD0805"
"1","(-875,4200)","1","resistors","I131";
;
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"83;
"B<0>"
$PN"2"2;
%"CSMD0805"
"1","(-750,4200)","1","capacitors","I132";
;
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"2;
"A<0>"
$PN"1"83;
%"TESTPOINT_L"
"1","(-200,4000)","0","misc","I133";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"82;
%"TESTPOINT_L"
"1","(-250,4525)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"86;
%"74LVC07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"125;
"GND"
$PN"7"99;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"109;
"Y3"
$PN"6"108;
"Y2"
$PN"4"106;
"Y1"
$PN"2"110;
"A6"
$PN"13"93;
"A5"
$PN"11"93;
"A4"
$PN"9"121;
"A3"
$PN"5"122;
"A2"
$PN"3"123;
"A1"
$PN"1"124;
%"74LVC07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"102;
"GND"
$PN"7"101;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"114;
"Y3"
$PN"6"112;
"Y2"
$PN"4"111;
"Y1"
$PN"2"113;
"A6"
$PN"13"91;
"A5"
$PN"11"91;
"A4"
$PN"9"116;
"A3"
$PN"5"117;
"A2"
$PN"3"118;
"A1"
$PN"1"119;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"110;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"106;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"108;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"109;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"113;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"111;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"112;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"114;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
$LOCATION"C218"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"125;
"A<0>"
$PN"1"99;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
$LOCATION"C219"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"102;
"A<0>"
$PN"1"101;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
$LOCATION"R431"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"113;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
$LOCATION"R430"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"111;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
$LOCATION"R428"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"112;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
$LOCATION"R426"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"114;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
$LOCATION"R429"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"110;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
$LOCATION"R427"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"106;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
$LOCATION"R425"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"108;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
$LOCATION"R424"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"109;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"40;
"100"
$PN"100"0;
"96"
$PN"96"81;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"81;
"88"
$PN"88"0;
"84"
$PN"84"42;
"82"
$PN"82"43;
"80"
$PN"80"25;
"76"
$PN"76"41;
"78"
$PN"78"25;
"74"
$PN"74"39;
"72"
$PN"72"81;
"70"
$PN"70"49;
"66"
$PN"66"81;
"68"
$PN"68"38;
"64"
$PN"64"37;
"62"
$PN"62"26;
"60"
$PN"60"31;
"58"
$PN"58"31;
"56"
$PN"56"0;
"52"
$PN"52"81;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"81;
"42"
$PN"42"0;
"40"
$PN"40"81;
"44"
$PN"44"0;
"38"
$PN"38"59;
"36"
$PN"36"36;
"34"
$PN"34"81;
"32"
$PN"32"60;
"30"
$PN"30"61;
"28"
$PN"28"81;
"26"
$PN"26"79;
"24"
$PN"24"80;
"22"
$PN"22"81;
"20"
$PN"20"78;
"18"
$PN"18"77;
"16"
$PN"16"81;
"14"
$PN"14"76;
"12"
$PN"12"56;
"10"
$PN"10"82;
"8"
$PN"8"58;
"6"
$PN"6"57;
"4"
$PN"4"8;
"2"
$PN"2"7;
"101"
$PN"101"35;
"99"
$PN"99"0;
"95"
$PN"95"81;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"81;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"34;
"75"
$PN"75"0;
"77"
$PN"77"81;
"73"
$PN"73"0;
"71"
$PN"71"81;
"69"
$PN"69"0;
"65"
$PN"65"81;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"30;
"57"
$PN"57"30;
"55"
$PN"55"0;
"51"
$PN"51"81;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"65;
"45"
$PN"45"81;
"41"
$PN"41"48;
"39"
$PN"39"81;
"43"
$PN"43"66;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"81;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"81;
"25"
$PN"25"67;
"23"
$PN"23"33;
"21"
$PN"21"81;
"19"
$PN"19"64;
"15"
$PN"15"81;
"17"
$PN"17"68;
"13"
$PN"13"75;
"9"
$PN"9"73;
"11"
$PN"11"74;
"5"
$PN"5"71;
"7"
$PN"7"72;
"3"
$PN"3"69;
"1"
$PN"1"70;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"28;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"80;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
END.
