\hypertarget{structWdt}{}\section{Wdt Struct Reference}
\label{structWdt}\index{Wdt@{Wdt}}


\mbox{\hyperlink{structWdt}{Wdt}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+wdt.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structWdt_a56155c6cb18b05f94b34f7e773064b8c}\label{structWdt_a56155c6cb18b05f94b34f7e773064b8c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structWdt_a56155c6cb18b05f94b34f7e773064b8c}{W\+D\+T\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structWdt}{Wdt}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structWdt_a1e50eccfcc096fc143a90243cfde44ef}\label{structWdt_a1e50eccfcc096fc143a90243cfde44ef}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWdt_a1e50eccfcc096fc143a90243cfde44ef}{W\+D\+T\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structWdt}{Wdt}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structWdt_a55939341d88158b12cd5a7b15f3cd6d3}\label{structWdt_a55939341d88158b12cd5a7b15f3cd6d3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structWdt_a55939341d88158b12cd5a7b15f3cd6d3}{W\+D\+T\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structWdt}{Wdt}} Offset\+: 0x08) Status Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structWdt}{Wdt}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+wdt.\+h\end{DoxyCompactItemize}
