# Summary

Date : 2025-02-09 15:25:51

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 52 files,  2923 codes, 1029 comments, 727 blanks, all 4679 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 32 | 1,987 | 759 | 497 | 3,243 |
| Verilog | 11 | 823 | 262 | 193 | 1,278 |
| Markdown | 7 | 58 | 0 | 27 | 85 |
| Python | 1 | 43 | 8 | 10 | 61 |
| JSON with Comments | 1 | 12 | 0 | 0 | 12 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 52 | 2,923 | 1,029 | 727 | 4,679 |
| . (Files) | 2 | 64 | 0 | 17 | 81 |
| design source | 32 | 2,003 | 739 | 534 | 3,276 |
| design source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| design source/system_verilog | 19 | 1,178 | 477 | 337 | 1,992 |
| design source/system_verilog (Files) | 14 | 905 | 314 | 243 | 1,462 |
| design source/system_verilog/dummy_pe | 5 | 273 | 163 | 94 | 530 |
| design source/verilog | 12 | 824 | 262 | 195 | 1,281 |
| design source/verilog (Files) | 9 | 552 | 125 | 123 | 800 |
| design source/verilog/axi_example | 3 | 272 | 137 | 72 | 481 |
| design source/verilog/axi_example/sample_generator | 3 | 272 | 137 | 72 | 481 |
| simulation source | 17 | 813 | 282 | 166 | 1,261 |
| simulation source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| simulation source/system_verilog | 15 | 811 | 282 | 163 | 1,256 |
| simulation source/verilog | 1 | 1 | 0 | 1 | 2 |
| vis | 1 | 43 | 8 | 10 | 61 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)