
Modulo_Energia_V7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005db4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  08005ec0  08005ec0  00015ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006480  08006480  00016480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006484  08006484  00016484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  08006488  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000260  20000078  08006500  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002d8  08006500  000202d8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   00018945  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002d4f  00000000  00000000  000389e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001188  00000000  00000000  0003b738  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001060  00000000  00000000  0003c8c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000077ae  00000000  00000000  0003d920  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004ed4  00000000  00000000  000450ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00049fa2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004d1c  00000000  00000000  0004a020  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08005ea8 	.word	0x08005ea8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08005ea8 	.word	0x08005ea8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000160:	4a08      	ldr	r2, [pc, #32]	; (8000184 <HAL_Init+0x28>)
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <HAL_Init+0x28>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800016c:	2003      	movs	r0, #3
 800016e:	f001 f9a1 	bl	80014b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000172:	2000      	movs	r0, #0
 8000174:	f000 f808 	bl	8000188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000178:	f004 fff4 	bl	8005164 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800017c:	2300      	movs	r3, #0
}
 800017e:	4618      	mov	r0, r3
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40022000 	.word	0x40022000

08000188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000190:	4b12      	ldr	r3, [pc, #72]	; (80001dc <HAL_InitTick+0x54>)
 8000192:	681a      	ldr	r2, [r3, #0]
 8000194:	4b12      	ldr	r3, [pc, #72]	; (80001e0 <HAL_InitTick+0x58>)
 8000196:	781b      	ldrb	r3, [r3, #0]
 8000198:	4619      	mov	r1, r3
 800019a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800019e:	fbb3 f3f1 	udiv	r3, r3, r1
 80001a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80001a6:	4618      	mov	r0, r3
 80001a8:	f001 f9b9 	bl	800151e <HAL_SYSTICK_Config>
 80001ac:	4603      	mov	r3, r0
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d001      	beq.n	80001b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001b2:	2301      	movs	r3, #1
 80001b4:	e00e      	b.n	80001d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2b0f      	cmp	r3, #15
 80001ba:	d80a      	bhi.n	80001d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001bc:	2200      	movs	r2, #0
 80001be:	6879      	ldr	r1, [r7, #4]
 80001c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001c4:	f001 f981 	bl	80014ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001c8:	4a06      	ldr	r2, [pc, #24]	; (80001e4 <HAL_InitTick+0x5c>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	e000      	b.n	80001d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001d2:	2301      	movs	r3, #1
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	3708      	adds	r7, #8
 80001d8:	46bd      	mov	sp, r7
 80001da:	bd80      	pop	{r7, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	20000004 	.word	0x20000004
 80001e4:	20000000 	.word	0x20000000

080001e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001ec:	4b05      	ldr	r3, [pc, #20]	; (8000204 <HAL_IncTick+0x1c>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	461a      	mov	r2, r3
 80001f2:	4b05      	ldr	r3, [pc, #20]	; (8000208 <HAL_IncTick+0x20>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4413      	add	r3, r2
 80001f8:	4a03      	ldr	r2, [pc, #12]	; (8000208 <HAL_IncTick+0x20>)
 80001fa:	6013      	str	r3, [r2, #0]
}
 80001fc:	bf00      	nop
 80001fe:	46bd      	mov	sp, r7
 8000200:	bc80      	pop	{r7}
 8000202:	4770      	bx	lr
 8000204:	20000004 	.word	0x20000004
 8000208:	20000164 	.word	0x20000164

0800020c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  return uwTick;
 8000210:	4b02      	ldr	r3, [pc, #8]	; (800021c <HAL_GetTick+0x10>)
 8000212:	681b      	ldr	r3, [r3, #0]
}
 8000214:	4618      	mov	r0, r3
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	20000164 	.word	0x20000164

08000220 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000228:	f7ff fff0 	bl	800020c <HAL_GetTick>
 800022c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000238:	d005      	beq.n	8000246 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800023a:	4b09      	ldr	r3, [pc, #36]	; (8000260 <HAL_Delay+0x40>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	461a      	mov	r2, r3
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	4413      	add	r3, r2
 8000244:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000246:	bf00      	nop
 8000248:	f7ff ffe0 	bl	800020c <HAL_GetTick>
 800024c:	4602      	mov	r2, r0
 800024e:	68bb      	ldr	r3, [r7, #8]
 8000250:	1ad2      	subs	r2, r2, r3
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	429a      	cmp	r2, r3
 8000256:	d3f7      	bcc.n	8000248 <HAL_Delay+0x28>
  {
  }
}
 8000258:	bf00      	nop
 800025a:	3710      	adds	r7, #16
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	20000004 	.word	0x20000004

08000264 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b086      	sub	sp, #24
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800026c:	2300      	movs	r3, #0
 800026e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000270:	2300      	movs	r3, #0
 8000272:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000274:	2300      	movs	r3, #0
 8000276:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d101      	bne.n	8000286 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000282:	2301      	movs	r3, #1
 8000284:	e0be      	b.n	8000404 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	689b      	ldr	r3, [r3, #8]
 800028a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000290:	2b00      	cmp	r3, #0
 8000292:	d109      	bne.n	80002a8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2200      	movs	r2, #0
 8000298:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	2200      	movs	r2, #0
 800029e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f004 ff80 	bl	80051a8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80002a8:	6878      	ldr	r0, [r7, #4]
 80002aa:	f000 fbb1 	bl	8000a10 <ADC_ConversionStop_Disable>
 80002ae:	4603      	mov	r3, r0
 80002b0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002b6:	f003 0310 	and.w	r3, r3, #16
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8099 	bne.w	80003f2 <HAL_ADC_Init+0x18e>
 80002c0:	7dfb      	ldrb	r3, [r7, #23]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	f040 8095 	bne.w	80003f2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002d0:	f023 0302 	bic.w	r3, r3, #2
 80002d4:	f043 0202 	orr.w	r2, r3, #2
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002e4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	68db      	ldr	r3, [r3, #12]
 80002ea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80002ec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	4313      	orrs	r3, r2
 80002f2:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	689b      	ldr	r3, [r3, #8]
 80002f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002fc:	d003      	beq.n	8000306 <HAL_ADC_Init+0xa2>
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	689b      	ldr	r3, [r3, #8]
 8000302:	2b01      	cmp	r3, #1
 8000304:	d102      	bne.n	800030c <HAL_ADC_Init+0xa8>
 8000306:	f44f 7380 	mov.w	r3, #256	; 0x100
 800030a:	e000      	b.n	800030e <HAL_ADC_Init+0xaa>
 800030c:	2300      	movs	r3, #0
 800030e:	693a      	ldr	r2, [r7, #16]
 8000310:	4313      	orrs	r3, r2
 8000312:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	695b      	ldr	r3, [r3, #20]
 8000318:	2b01      	cmp	r3, #1
 800031a:	d119      	bne.n	8000350 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d109      	bne.n	8000338 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	3b01      	subs	r3, #1
 800032a:	035a      	lsls	r2, r3, #13
 800032c:	693b      	ldr	r3, [r7, #16]
 800032e:	4313      	orrs	r3, r2
 8000330:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000334:	613b      	str	r3, [r7, #16]
 8000336:	e00b      	b.n	8000350 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800033c:	f043 0220 	orr.w	r2, r3, #32
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000348:	f043 0201 	orr.w	r2, r3, #1
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	687a      	ldr	r2, [r7, #4]
 8000356:	6812      	ldr	r2, [r2, #0]
 8000358:	6852      	ldr	r2, [r2, #4]
 800035a:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 800035e:	693a      	ldr	r2, [r7, #16]
 8000360:	430a      	orrs	r2, r1
 8000362:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	6899      	ldr	r1, [r3, #8]
 800036e:	4b27      	ldr	r3, [pc, #156]	; (800040c <HAL_ADC_Init+0x1a8>)
 8000370:	400b      	ands	r3, r1
 8000372:	68b9      	ldr	r1, [r7, #8]
 8000374:	430b      	orrs	r3, r1
 8000376:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	689b      	ldr	r3, [r3, #8]
 800037c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000380:	d003      	beq.n	800038a <HAL_ADC_Init+0x126>
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	2b01      	cmp	r3, #1
 8000388:	d104      	bne.n	8000394 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	691b      	ldr	r3, [r3, #16]
 800038e:	3b01      	subs	r3, #1
 8000390:	051b      	lsls	r3, r3, #20
 8000392:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	687a      	ldr	r2, [r7, #4]
 800039a:	6812      	ldr	r2, [r2, #0]
 800039c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800039e:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 80003a2:	68fa      	ldr	r2, [r7, #12]
 80003a4:	430a      	orrs	r2, r1
 80003a6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	689a      	ldr	r2, [r3, #8]
 80003ae:	4b18      	ldr	r3, [pc, #96]	; (8000410 <HAL_ADC_Init+0x1ac>)
 80003b0:	4013      	ands	r3, r2
 80003b2:	68ba      	ldr	r2, [r7, #8]
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d10b      	bne.n	80003d0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2200      	movs	r2, #0
 80003bc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003c2:	f023 0303 	bic.w	r3, r3, #3
 80003c6:	f043 0201 	orr.w	r2, r3, #1
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003ce:	e018      	b.n	8000402 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003d4:	f023 0312 	bic.w	r3, r3, #18
 80003d8:	f043 0210 	orr.w	r2, r3, #16
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003e4:	f043 0201 	orr.w	r2, r3, #1
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80003ec:	2301      	movs	r3, #1
 80003ee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003f0:	e007      	b.n	8000402 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003f6:	f043 0210 	orr.w	r2, r3, #16
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003fe:	2301      	movs	r3, #1
 8000400:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000402:	7dfb      	ldrb	r3, [r7, #23]
}
 8000404:	4618      	mov	r0, r3
 8000406:	3718      	adds	r7, #24
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	ffe1f7fd 	.word	0xffe1f7fd
 8000410:	ff1f0efe 	.word	0xff1f0efe

08000414 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800041c:	2300      	movs	r3, #0
 800041e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000426:	2b01      	cmp	r3, #1
 8000428:	d101      	bne.n	800042e <HAL_ADC_Start+0x1a>
 800042a:	2302      	movs	r3, #2
 800042c:	e098      	b.n	8000560 <HAL_ADC_Start+0x14c>
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2201      	movs	r2, #1
 8000432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000436:	6878      	ldr	r0, [r7, #4]
 8000438:	f000 fa98 	bl	800096c <ADC_Enable>
 800043c:	4603      	mov	r3, r0
 800043e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000440:	7bfb      	ldrb	r3, [r7, #15]
 8000442:	2b00      	cmp	r3, #0
 8000444:	f040 8087 	bne.w	8000556 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800044c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000450:	f023 0301 	bic.w	r3, r3, #1
 8000454:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a41      	ldr	r2, [pc, #260]	; (8000568 <HAL_ADC_Start+0x154>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d105      	bne.n	8000472 <HAL_ADC_Start+0x5e>
 8000466:	4b41      	ldr	r3, [pc, #260]	; (800056c <HAL_ADC_Start+0x158>)
 8000468:	685b      	ldr	r3, [r3, #4]
 800046a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800046e:	2b00      	cmp	r3, #0
 8000470:	d115      	bne.n	800049e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000476:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000488:	2b00      	cmp	r3, #0
 800048a:	d026      	beq.n	80004da <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000490:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000494:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800049c:	e01d      	b.n	80004da <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004a2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a2f      	ldr	r2, [pc, #188]	; (800056c <HAL_ADC_Start+0x158>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d004      	beq.n	80004be <HAL_ADC_Start+0xaa>
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a2b      	ldr	r2, [pc, #172]	; (8000568 <HAL_ADC_Start+0x154>)
 80004ba:	4293      	cmp	r3, r2
 80004bc:	d10d      	bne.n	80004da <HAL_ADC_Start+0xc6>
 80004be:	4b2b      	ldr	r3, [pc, #172]	; (800056c <HAL_ADC_Start+0x158>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d007      	beq.n	80004da <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d006      	beq.n	80004f4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004ea:	f023 0206 	bic.w	r2, r3, #6
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80004f2:	e002      	b.n	80004fa <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2200      	movs	r2, #0
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2200      	movs	r2, #0
 80004fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	f06f 0202 	mvn.w	r2, #2
 800050a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000516:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800051a:	d113      	bne.n	8000544 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000520:	4a11      	ldr	r2, [pc, #68]	; (8000568 <HAL_ADC_Start+0x154>)
 8000522:	4293      	cmp	r3, r2
 8000524:	d105      	bne.n	8000532 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000526:	4b11      	ldr	r3, [pc, #68]	; (800056c <HAL_ADC_Start+0x158>)
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800052e:	2b00      	cmp	r3, #0
 8000530:	d108      	bne.n	8000544 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	687a      	ldr	r2, [r7, #4]
 8000538:	6812      	ldr	r2, [r2, #0]
 800053a:	6892      	ldr	r2, [r2, #8]
 800053c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	e00c      	b.n	800055e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	6812      	ldr	r2, [r2, #0]
 800054c:	6892      	ldr	r2, [r2, #8]
 800054e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	e003      	b.n	800055e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2200      	movs	r2, #0
 800055a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800055e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3710      	adds	r7, #16
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40012800 	.word	0x40012800
 800056c:	40012400 	.word	0x40012400

08000570 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b087      	sub	sp, #28
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800057e:	2300      	movs	r3, #0
 8000580:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000586:	f7ff fe41 	bl	800020c <HAL_GetTick>
 800058a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000596:	2b00      	cmp	r3, #0
 8000598:	d00b      	beq.n	80005b2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800059e:	f043 0220 	orr.w	r2, r3, #32
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2200      	movs	r2, #0
 80005aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
 80005b0:	e0c8      	b.n	8000744 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d12a      	bne.n	8000616 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005c6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d123      	bne.n	8000616 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80005ce:	e01a      	b.n	8000606 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80005d6:	d016      	beq.n	8000606 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d007      	beq.n	80005ee <HAL_ADC_PollForConversion+0x7e>
 80005de:	f7ff fe15 	bl	800020c <HAL_GetTick>
 80005e2:	4602      	mov	r2, r0
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	1ad2      	subs	r2, r2, r3
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d90b      	bls.n	8000606 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f2:	f043 0204 	orr.w	r2, r3, #4
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2200      	movs	r2, #0
 80005fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8000602:	2303      	movs	r3, #3
 8000604:	e09e      	b.n	8000744 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f003 0302 	and.w	r3, r3, #2
 8000610:	2b00      	cmp	r3, #0
 8000612:	d0dd      	beq.n	80005d0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000614:	e06c      	b.n	80006f0 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000616:	4b4d      	ldr	r3, [pc, #308]	; (800074c <HAL_ADC_PollForConversion+0x1dc>)
 8000618:	681c      	ldr	r4, [r3, #0]
 800061a:	2002      	movs	r0, #2
 800061c:	f001 fe02 	bl	8002224 <HAL_RCCEx_GetPeriphCLKFreq>
 8000620:	4603      	mov	r3, r0
 8000622:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	6919      	ldr	r1, [r3, #16]
 800062c:	4b48      	ldr	r3, [pc, #288]	; (8000750 <HAL_ADC_PollForConversion+0x1e0>)
 800062e:	400b      	ands	r3, r1
 8000630:	2b00      	cmp	r3, #0
 8000632:	d118      	bne.n	8000666 <HAL_ADC_PollForConversion+0xf6>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	68d9      	ldr	r1, [r3, #12]
 800063a:	4b46      	ldr	r3, [pc, #280]	; (8000754 <HAL_ADC_PollForConversion+0x1e4>)
 800063c:	400b      	ands	r3, r1
 800063e:	2b00      	cmp	r3, #0
 8000640:	d111      	bne.n	8000666 <HAL_ADC_PollForConversion+0xf6>
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	6919      	ldr	r1, [r3, #16]
 8000648:	4b43      	ldr	r3, [pc, #268]	; (8000758 <HAL_ADC_PollForConversion+0x1e8>)
 800064a:	400b      	ands	r3, r1
 800064c:	2b00      	cmp	r3, #0
 800064e:	d108      	bne.n	8000662 <HAL_ADC_PollForConversion+0xf2>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	68d9      	ldr	r1, [r3, #12]
 8000656:	4b41      	ldr	r3, [pc, #260]	; (800075c <HAL_ADC_PollForConversion+0x1ec>)
 8000658:	400b      	ands	r3, r1
 800065a:	2b00      	cmp	r3, #0
 800065c:	d101      	bne.n	8000662 <HAL_ADC_PollForConversion+0xf2>
 800065e:	2314      	movs	r3, #20
 8000660:	e020      	b.n	80006a4 <HAL_ADC_PollForConversion+0x134>
 8000662:	2329      	movs	r3, #41	; 0x29
 8000664:	e01e      	b.n	80006a4 <HAL_ADC_PollForConversion+0x134>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	6919      	ldr	r1, [r3, #16]
 800066c:	4b3a      	ldr	r3, [pc, #232]	; (8000758 <HAL_ADC_PollForConversion+0x1e8>)
 800066e:	400b      	ands	r3, r1
 8000670:	2b00      	cmp	r3, #0
 8000672:	d106      	bne.n	8000682 <HAL_ADC_PollForConversion+0x112>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	68d9      	ldr	r1, [r3, #12]
 800067a:	4b38      	ldr	r3, [pc, #224]	; (800075c <HAL_ADC_PollForConversion+0x1ec>)
 800067c:	400b      	ands	r3, r1
 800067e:	2b00      	cmp	r3, #0
 8000680:	d00d      	beq.n	800069e <HAL_ADC_PollForConversion+0x12e>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	6919      	ldr	r1, [r3, #16]
 8000688:	4b35      	ldr	r3, [pc, #212]	; (8000760 <HAL_ADC_PollForConversion+0x1f0>)
 800068a:	400b      	ands	r3, r1
 800068c:	2b00      	cmp	r3, #0
 800068e:	d108      	bne.n	80006a2 <HAL_ADC_PollForConversion+0x132>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	68d9      	ldr	r1, [r3, #12]
 8000696:	4b32      	ldr	r3, [pc, #200]	; (8000760 <HAL_ADC_PollForConversion+0x1f0>)
 8000698:	400b      	ands	r3, r1
 800069a:	2b00      	cmp	r3, #0
 800069c:	d101      	bne.n	80006a2 <HAL_ADC_PollForConversion+0x132>
 800069e:	2354      	movs	r3, #84	; 0x54
 80006a0:	e000      	b.n	80006a4 <HAL_ADC_PollForConversion+0x134>
 80006a2:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80006a4:	fb03 f302 	mul.w	r3, r3, r2
 80006a8:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80006aa:	e01d      	b.n	80006e8 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80006b2:	d016      	beq.n	80006e2 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d007      	beq.n	80006ca <HAL_ADC_PollForConversion+0x15a>
 80006ba:	f7ff fda7 	bl	800020c <HAL_GetTick>
 80006be:	4602      	mov	r2, r0
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	1ad2      	subs	r2, r2, r3
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d90b      	bls.n	80006e2 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006ce:	f043 0204 	orr.w	r2, r3, #4
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2200      	movs	r2, #0
 80006da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80006de:	2303      	movs	r3, #3
 80006e0:	e030      	b.n	8000744 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	3301      	adds	r3, #1
 80006e6:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80006e8:	68fa      	ldr	r2, [r7, #12]
 80006ea:	693b      	ldr	r3, [r7, #16]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d3dd      	bcc.n	80006ac <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f06f 0212 	mvn.w	r2, #18
 80006f8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	689b      	ldr	r3, [r3, #8]
 800070c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000710:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000714:	d115      	bne.n	8000742 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800071a:	2b00      	cmp	r3, #0
 800071c:	d111      	bne.n	8000742 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000722:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800072e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d105      	bne.n	8000742 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800073a:	f043 0201 	orr.w	r2, r3, #1
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000742:	2300      	movs	r3, #0
}
 8000744:	4618      	mov	r0, r3
 8000746:	371c      	adds	r7, #28
 8000748:	46bd      	mov	sp, r7
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	20000010 	.word	0x20000010
 8000750:	24924924 	.word	0x24924924
 8000754:	00924924 	.word	0x00924924
 8000758:	12492492 	.word	0x12492492
 800075c:	00492492 	.word	0x00492492
 8000760:	00249249 	.word	0x00249249

08000764 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000772:	4618      	mov	r0, r3
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800077c:	b490      	push	{r4, r7}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800078a:	2300      	movs	r3, #0
 800078c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000794:	2b01      	cmp	r3, #1
 8000796:	d101      	bne.n	800079c <HAL_ADC_ConfigChannel+0x20>
 8000798:	2302      	movs	r3, #2
 800079a:	e0dc      	b.n	8000956 <HAL_ADC_ConfigChannel+0x1da>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2201      	movs	r2, #1
 80007a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	2b06      	cmp	r3, #6
 80007aa:	d81c      	bhi.n	80007e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6819      	ldr	r1, [r3, #0]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	685a      	ldr	r2, [r3, #4]
 80007ba:	4613      	mov	r3, r2
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	4413      	add	r3, r2
 80007c0:	3b05      	subs	r3, #5
 80007c2:	221f      	movs	r2, #31
 80007c4:	fa02 f303 	lsl.w	r3, r2, r3
 80007c8:	43db      	mvns	r3, r3
 80007ca:	4018      	ands	r0, r3
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	681c      	ldr	r4, [r3, #0]
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	685a      	ldr	r2, [r3, #4]
 80007d4:	4613      	mov	r3, r2
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	4413      	add	r3, r2
 80007da:	3b05      	subs	r3, #5
 80007dc:	fa04 f303 	lsl.w	r3, r4, r3
 80007e0:	4303      	orrs	r3, r0
 80007e2:	634b      	str	r3, [r1, #52]	; 0x34
 80007e4:	e03c      	b.n	8000860 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b0c      	cmp	r3, #12
 80007ec:	d81c      	bhi.n	8000828 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6819      	ldr	r1, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	685a      	ldr	r2, [r3, #4]
 80007fc:	4613      	mov	r3, r2
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	4413      	add	r3, r2
 8000802:	3b23      	subs	r3, #35	; 0x23
 8000804:	221f      	movs	r2, #31
 8000806:	fa02 f303 	lsl.w	r3, r2, r3
 800080a:	43db      	mvns	r3, r3
 800080c:	4018      	ands	r0, r3
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	681c      	ldr	r4, [r3, #0]
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	685a      	ldr	r2, [r3, #4]
 8000816:	4613      	mov	r3, r2
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	3b23      	subs	r3, #35	; 0x23
 800081e:	fa04 f303 	lsl.w	r3, r4, r3
 8000822:	4303      	orrs	r3, r0
 8000824:	630b      	str	r3, [r1, #48]	; 0x30
 8000826:	e01b      	b.n	8000860 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	6819      	ldr	r1, [r3, #0]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	4613      	mov	r3, r2
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	4413      	add	r3, r2
 800083c:	3b41      	subs	r3, #65	; 0x41
 800083e:	221f      	movs	r2, #31
 8000840:	fa02 f303 	lsl.w	r3, r2, r3
 8000844:	43db      	mvns	r3, r3
 8000846:	4018      	ands	r0, r3
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	681c      	ldr	r4, [r3, #0]
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	685a      	ldr	r2, [r3, #4]
 8000850:	4613      	mov	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	4413      	add	r3, r2
 8000856:	3b41      	subs	r3, #65	; 0x41
 8000858:	fa04 f303 	lsl.w	r3, r4, r3
 800085c:	4303      	orrs	r3, r0
 800085e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b09      	cmp	r3, #9
 8000866:	d91c      	bls.n	80008a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	6819      	ldr	r1, [r3, #0]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	68d8      	ldr	r0, [r3, #12]
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	4613      	mov	r3, r2
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	4413      	add	r3, r2
 800087c:	3b1e      	subs	r3, #30
 800087e:	2207      	movs	r2, #7
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	43db      	mvns	r3, r3
 8000886:	4018      	ands	r0, r3
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	689c      	ldr	r4, [r3, #8]
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4613      	mov	r3, r2
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	4413      	add	r3, r2
 8000896:	3b1e      	subs	r3, #30
 8000898:	fa04 f303 	lsl.w	r3, r4, r3
 800089c:	4303      	orrs	r3, r0
 800089e:	60cb      	str	r3, [r1, #12]
 80008a0:	e019      	b.n	80008d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6819      	ldr	r1, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6918      	ldr	r0, [r3, #16]
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	4613      	mov	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	4413      	add	r3, r2
 80008b6:	2207      	movs	r2, #7
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	43db      	mvns	r3, r3
 80008be:	4018      	ands	r0, r3
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	689c      	ldr	r4, [r3, #8]
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	4413      	add	r3, r2
 80008ce:	fa04 f303 	lsl.w	r3, r4, r3
 80008d2:	4303      	orrs	r3, r0
 80008d4:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b10      	cmp	r3, #16
 80008dc:	d003      	beq.n	80008e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80008e2:	2b11      	cmp	r3, #17
 80008e4:	d132      	bne.n	800094c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a1d      	ldr	r2, [pc, #116]	; (8000960 <HAL_ADC_ConfigChannel+0x1e4>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d125      	bne.n	800093c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d126      	bne.n	800094c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	6812      	ldr	r2, [r2, #0]
 8000906:	6892      	ldr	r2, [r2, #8]
 8000908:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800090c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2b10      	cmp	r3, #16
 8000914:	d11a      	bne.n	800094c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000916:	4b13      	ldr	r3, [pc, #76]	; (8000964 <HAL_ADC_ConfigChannel+0x1e8>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a13      	ldr	r2, [pc, #76]	; (8000968 <HAL_ADC_ConfigChannel+0x1ec>)
 800091c:	fba2 2303 	umull	r2, r3, r2, r3
 8000920:	0c9a      	lsrs	r2, r3, #18
 8000922:	4613      	mov	r3, r2
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	4413      	add	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800092c:	e002      	b.n	8000934 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	3b01      	subs	r3, #1
 8000932:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d1f9      	bne.n	800092e <HAL_ADC_ConfigChannel+0x1b2>
 800093a:	e007      	b.n	800094c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000940:	f043 0220 	orr.w	r2, r3, #32
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000948:	2301      	movs	r3, #1
 800094a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2200      	movs	r2, #0
 8000950:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000954:	7bfb      	ldrb	r3, [r7, #15]
}
 8000956:	4618      	mov	r0, r3
 8000958:	3710      	adds	r7, #16
 800095a:	46bd      	mov	sp, r7
 800095c:	bc90      	pop	{r4, r7}
 800095e:	4770      	bx	lr
 8000960:	40012400 	.word	0x40012400
 8000964:	20000010 	.word	0x20000010
 8000968:	431bde83 	.word	0x431bde83

0800096c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000978:	2300      	movs	r3, #0
 800097a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	2b01      	cmp	r3, #1
 8000988:	d039      	beq.n	80009fe <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	6812      	ldr	r2, [r2, #0]
 8000992:	6892      	ldr	r2, [r2, #8]
 8000994:	f042 0201 	orr.w	r2, r2, #1
 8000998:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800099a:	4b1b      	ldr	r3, [pc, #108]	; (8000a08 <ADC_Enable+0x9c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a1b      	ldr	r2, [pc, #108]	; (8000a0c <ADC_Enable+0xa0>)
 80009a0:	fba2 2303 	umull	r2, r3, r2, r3
 80009a4:	0c9b      	lsrs	r3, r3, #18
 80009a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80009a8:	e002      	b.n	80009b0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d1f9      	bne.n	80009aa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80009b6:	f7ff fc29 	bl	800020c <HAL_GetTick>
 80009ba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80009bc:	e018      	b.n	80009f0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80009be:	f7ff fc25 	bl	800020c <HAL_GetTick>
 80009c2:	4602      	mov	r2, r0
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	d911      	bls.n	80009f0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009d0:	f043 0210 	orr.w	r2, r3, #16
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009dc:	f043 0201 	orr.w	r2, r3, #1
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2200      	movs	r2, #0
 80009e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	e007      	b.n	8000a00 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	689b      	ldr	r3, [r3, #8]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d1df      	bne.n	80009be <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000010 	.word	0x20000010
 8000a0c:	431bde83 	.word	0x431bde83

08000a10 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d127      	bne.n	8000a7a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	6812      	ldr	r2, [r2, #0]
 8000a32:	6892      	ldr	r2, [r2, #8]
 8000a34:	f022 0201 	bic.w	r2, r2, #1
 8000a38:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000a3a:	f7ff fbe7 	bl	800020c <HAL_GetTick>
 8000a3e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a40:	e014      	b.n	8000a6c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000a42:	f7ff fbe3 	bl	800020c <HAL_GetTick>
 8000a46:	4602      	mov	r2, r0
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d90d      	bls.n	8000a6c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a54:	f043 0210 	orr.w	r2, r3, #16
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a60:	f043 0201 	orr.w	r2, r3, #1
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e007      	b.n	8000a7c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d0e3      	beq.n	8000a42 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d101      	bne.n	8000a96 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	e0ec      	b.n	8000c70 <HAL_CAN_Init+0x1ec>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d102      	bne.n	8000aa8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f004 fbbc 	bl	8005220 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	6812      	ldr	r2, [r2, #0]
 8000ab0:	6812      	ldr	r2, [r2, #0]
 8000ab2:	f022 0202 	bic.w	r2, r2, #2
 8000ab6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ab8:	f7ff fba8 	bl	800020c <HAL_GetTick>
 8000abc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000abe:	e012      	b.n	8000ae6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ac0:	f7ff fba4 	bl	800020c <HAL_GetTick>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	2b0a      	cmp	r3, #10
 8000acc:	d90b      	bls.n	8000ae6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ad2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2205      	movs	r2, #5
 8000ade:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e0c4      	b.n	8000c70 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f003 0302 	and.w	r3, r3, #2
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d1e5      	bne.n	8000ac0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	6812      	ldr	r2, [r2, #0]
 8000afc:	6812      	ldr	r2, [r2, #0]
 8000afe:	f042 0201 	orr.w	r2, r2, #1
 8000b02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b04:	f7ff fb82 	bl	800020c <HAL_GetTick>
 8000b08:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b0a:	e012      	b.n	8000b32 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b0c:	f7ff fb7e 	bl	800020c <HAL_GetTick>
 8000b10:	4602      	mov	r2, r0
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	2b0a      	cmp	r3, #10
 8000b18:	d90b      	bls.n	8000b32 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b1e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2205      	movs	r2, #5
 8000b2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e09e      	b.n	8000c70 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d0e5      	beq.n	8000b0c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	7e1b      	ldrb	r3, [r3, #24]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d108      	bne.n	8000b5a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	687a      	ldr	r2, [r7, #4]
 8000b4e:	6812      	ldr	r2, [r2, #0]
 8000b50:	6812      	ldr	r2, [r2, #0]
 8000b52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	e007      	b.n	8000b6a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	6812      	ldr	r2, [r2, #0]
 8000b62:	6812      	ldr	r2, [r2, #0]
 8000b64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b68:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	7e5b      	ldrb	r3, [r3, #25]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d108      	bne.n	8000b84 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	6812      	ldr	r2, [r2, #0]
 8000b7a:	6812      	ldr	r2, [r2, #0]
 8000b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	e007      	b.n	8000b94 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	6812      	ldr	r2, [r2, #0]
 8000b8c:	6812      	ldr	r2, [r2, #0]
 8000b8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000b92:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	7e9b      	ldrb	r3, [r3, #26]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d108      	bne.n	8000bae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	6812      	ldr	r2, [r2, #0]
 8000ba4:	6812      	ldr	r2, [r2, #0]
 8000ba6:	f042 0220 	orr.w	r2, r2, #32
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	e007      	b.n	8000bbe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	6812      	ldr	r2, [r2, #0]
 8000bb6:	6812      	ldr	r2, [r2, #0]
 8000bb8:	f022 0220 	bic.w	r2, r2, #32
 8000bbc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	7edb      	ldrb	r3, [r3, #27]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d108      	bne.n	8000bd8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	6812      	ldr	r2, [r2, #0]
 8000bce:	6812      	ldr	r2, [r2, #0]
 8000bd0:	f022 0210 	bic.w	r2, r2, #16
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	e007      	b.n	8000be8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	6812      	ldr	r2, [r2, #0]
 8000be0:	6812      	ldr	r2, [r2, #0]
 8000be2:	f042 0210 	orr.w	r2, r2, #16
 8000be6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	7f1b      	ldrb	r3, [r3, #28]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d108      	bne.n	8000c02 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	6812      	ldr	r2, [r2, #0]
 8000bf8:	6812      	ldr	r2, [r2, #0]
 8000bfa:	f042 0208 	orr.w	r2, r2, #8
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	e007      	b.n	8000c12 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	6812      	ldr	r2, [r2, #0]
 8000c0a:	6812      	ldr	r2, [r2, #0]
 8000c0c:	f022 0208 	bic.w	r2, r2, #8
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	7f5b      	ldrb	r3, [r3, #29]
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d108      	bne.n	8000c2c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	6812      	ldr	r2, [r2, #0]
 8000c22:	6812      	ldr	r2, [r2, #0]
 8000c24:	f042 0204 	orr.w	r2, r2, #4
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	e007      	b.n	8000c3c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	6812      	ldr	r2, [r2, #0]
 8000c36:	f022 0204 	bic.w	r2, r2, #4
 8000c3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	6891      	ldr	r1, [r2, #8]
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	68d2      	ldr	r2, [r2, #12]
 8000c48:	4311      	orrs	r1, r2
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	6912      	ldr	r2, [r2, #16]
 8000c4e:	4311      	orrs	r1, r2
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	6952      	ldr	r2, [r2, #20]
 8000c54:	4311      	orrs	r1, r2
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	6852      	ldr	r2, [r2, #4]
 8000c5a:	3a01      	subs	r2, #1
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2200      	movs	r2, #0
 8000c64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b087      	sub	sp, #28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c8e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000c90:	7cfb      	ldrb	r3, [r7, #19]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d003      	beq.n	8000c9e <HAL_CAN_ConfigFilter+0x26>
 8000c96:	7cfb      	ldrb	r3, [r7, #19]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	f040 80aa 	bne.w	8000df2 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000ca4:	f043 0201 	orr.w	r2, r3, #1
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	f003 031f 	and.w	r3, r3, #31
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	401a      	ands	r2, r3
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	69db      	ldr	r3, [r3, #28]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d123      	bne.n	8000d20 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000cfa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	3248      	adds	r2, #72	; 0x48
 8000d00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	6892      	ldr	r2, [r2, #8]
 8000d0c:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d0e:	683a      	ldr	r2, [r7, #0]
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d16:	6979      	ldr	r1, [r7, #20]
 8000d18:	3348      	adds	r3, #72	; 0x48
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	440b      	add	r3, r1
 8000d1e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	69db      	ldr	r3, [r3, #28]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d122      	bne.n	8000d6e <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	431a      	orrs	r2, r3
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	3248      	adds	r2, #72	; 0x48
 8000d4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d56:	683a      	ldr	r2, [r7, #0]
 8000d58:	6892      	ldr	r2, [r2, #8]
 8000d5a:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	68d2      	ldr	r2, [r2, #12]
 8000d60:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d64:	6979      	ldr	r1, [r7, #20]
 8000d66:	3348      	adds	r3, #72	; 0x48
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	440b      	add	r3, r1
 8000d6c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	699b      	ldr	r3, [r3, #24]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d109      	bne.n	8000d8a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	401a      	ands	r2, r3
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000d88:	e007      	b.n	8000d9a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	431a      	orrs	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	691b      	ldr	r3, [r3, #16]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d109      	bne.n	8000db6 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	43db      	mvns	r3, r3
 8000dac:	401a      	ands	r2, r3
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000db4:	e007      	b.n	8000dc6 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	6a1b      	ldr	r3, [r3, #32]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d107      	bne.n	8000dde <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	431a      	orrs	r2, r3
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000de4:	f023 0201 	bic.w	r2, r3, #1
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	e006      	b.n	8000e00 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000df6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
  }
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	371c      	adds	r7, #28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr

08000e0a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b084      	sub	sp, #16
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d12e      	bne.n	8000e7c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2202      	movs	r2, #2
 8000e22:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	6812      	ldr	r2, [r2, #0]
 8000e2e:	6812      	ldr	r2, [r2, #0]
 8000e30:	f022 0201 	bic.w	r2, r2, #1
 8000e34:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000e36:	f7ff f9e9 	bl	800020c <HAL_GetTick>
 8000e3a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e3c:	e012      	b.n	8000e64 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e3e:	f7ff f9e5 	bl	800020c <HAL_GetTick>
 8000e42:	4602      	mov	r2, r0
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	2b0a      	cmp	r3, #10
 8000e4a:	d90b      	bls.n	8000e64 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e50:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2205      	movs	r2, #5
 8000e5c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	e012      	b.n	8000e8a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d1e5      	bne.n	8000e3e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	e006      	b.n	8000e8a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e80:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
  }
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000e92:	b480      	push	{r7}
 8000e94:	b085      	sub	sp, #20
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
 8000e9a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ea2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d002      	beq.n	8000eb0 <HAL_CAN_ActivateNotification+0x1e>
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d109      	bne.n	8000ec4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	6812      	ldr	r2, [r2, #0]
 8000eb8:	6951      	ldr	r1, [r2, #20]
 8000eba:	683a      	ldr	r2, [r7, #0]
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	e006      	b.n	8000ed2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
  }
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr

08000edc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	; 0x28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	695b      	ldr	r3, [r3, #20]
 8000eee:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f18:	6a3b      	ldr	r3, [r7, #32]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d07c      	beq.n	800101c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000f22:	69bb      	ldr	r3, [r7, #24]
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d023      	beq.n	8000f74 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2201      	movs	r2, #1
 8000f32:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 f97d 	bl	800123e <HAL_CAN_TxMailbox0CompleteCallback>
 8000f44:	e016      	b.n	8000f74 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	f003 0304 	and.w	r3, r3, #4
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d004      	beq.n	8000f5a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f56:	627b      	str	r3, [r7, #36]	; 0x24
 8000f58:	e00c      	b.n	8000f74 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	f003 0308 	and.w	r3, r3, #8
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d004      	beq.n	8000f6e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f66:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f6c:	e002      	b.n	8000f74 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f000 f980 	bl	8001274 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d024      	beq.n	8000fc8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f86:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d003      	beq.n	8000f9a <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f000 f95c 	bl	8001250 <HAL_CAN_TxMailbox1CompleteCallback>
 8000f98:	e016      	b.n	8000fc8 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d004      	beq.n	8000fae <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000faa:	627b      	str	r3, [r7, #36]	; 0x24
 8000fac:	e00c      	b.n	8000fc8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d004      	beq.n	8000fc2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000fc0:	e002      	b.n	8000fc8 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 f95f 	bl	8001286 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d024      	beq.n	800101c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fda:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 f93b 	bl	8001262 <HAL_CAN_TxMailbox2CompleteCallback>
 8000fec:	e016      	b.n	800101c <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d004      	beq.n	8001002 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ffa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8001000:	e00c      	b.n	800101c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d004      	beq.n	8001016 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001012:	627b      	str	r3, [r7, #36]	; 0x24
 8001014:	e002      	b.n	800101c <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 f93e 	bl	8001298 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800101c:	6a3b      	ldr	r3, [r7, #32]
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	2b00      	cmp	r3, #0
 8001024:	d00c      	beq.n	8001040 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	f003 0310 	and.w	r3, r3, #16
 800102c:	2b00      	cmp	r3, #0
 800102e:	d007      	beq.n	8001040 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001032:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001036:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2210      	movs	r2, #16
 800103e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001040:	6a3b      	ldr	r3, [r7, #32]
 8001042:	f003 0304 	and.w	r3, r3, #4
 8001046:	2b00      	cmp	r3, #0
 8001048:	d00b      	beq.n	8001062 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f003 0308 	and.w	r3, r3, #8
 8001050:	2b00      	cmp	r3, #0
 8001052:	d006      	beq.n	8001062 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2208      	movs	r2, #8
 800105a:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f000 f92d 	bl	80012bc <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d009      	beq.n	8001080 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	f003 0303 	and.w	r3, r3, #3
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f000 f915 	bl	80012aa <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001080:	6a3b      	ldr	r3, [r7, #32]
 8001082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001086:	2b00      	cmp	r3, #0
 8001088:	d00c      	beq.n	80010a4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	f003 0310 	and.w	r3, r3, #16
 8001090:	2b00      	cmp	r3, #0
 8001092:	d007      	beq.n	80010a4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001096:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800109a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2210      	movs	r2, #16
 80010a2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80010a4:	6a3b      	ldr	r3, [r7, #32]
 80010a6:	f003 0320 	and.w	r3, r3, #32
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d00b      	beq.n	80010c6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	f003 0308 	and.w	r3, r3, #8
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d006      	beq.n	80010c6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2208      	movs	r2, #8
 80010be:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f000 f90d 	bl	80012e0 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80010c6:	6a3b      	ldr	r3, [r7, #32]
 80010c8:	f003 0310 	and.w	r3, r3, #16
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d009      	beq.n	80010e4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	691b      	ldr	r3, [r3, #16]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d002      	beq.n	80010e4 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f000 f8f5 	bl	80012ce <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80010e4:	6a3b      	ldr	r3, [r7, #32]
 80010e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d00b      	beq.n	8001106 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	f003 0310 	and.w	r3, r3, #16
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d006      	beq.n	8001106 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2210      	movs	r2, #16
 80010fe:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f000 f8f6 	bl	80012f2 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001106:	6a3b      	ldr	r3, [r7, #32]
 8001108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d00b      	beq.n	8001128 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f003 0308 	and.w	r3, r3, #8
 8001116:	2b00      	cmp	r3, #0
 8001118:	d006      	beq.n	8001128 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2208      	movs	r2, #8
 8001120:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f000 f8ee 	bl	8001304 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d075      	beq.n	800121e <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	2b00      	cmp	r3, #0
 800113a:	d06c      	beq.n	8001216 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800113c:	6a3b      	ldr	r3, [r7, #32]
 800113e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001142:	2b00      	cmp	r3, #0
 8001144:	d008      	beq.n	8001158 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001158:	6a3b      	ldr	r3, [r7, #32]
 800115a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800115e:	2b00      	cmp	r3, #0
 8001160:	d008      	beq.n	8001174 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001168:	2b00      	cmp	r3, #0
 800116a:	d003      	beq.n	8001174 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	f043 0302 	orr.w	r3, r3, #2
 8001172:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001174:	6a3b      	ldr	r3, [r7, #32]
 8001176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800117a:	2b00      	cmp	r3, #0
 800117c:	d008      	beq.n	8001190 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001196:	2b00      	cmp	r3, #0
 8001198:	d03d      	beq.n	8001216 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d038      	beq.n	8001216 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80011aa:	2b30      	cmp	r3, #48	; 0x30
 80011ac:	d017      	beq.n	80011de <HAL_CAN_IRQHandler+0x302>
 80011ae:	2b30      	cmp	r3, #48	; 0x30
 80011b0:	d804      	bhi.n	80011bc <HAL_CAN_IRQHandler+0x2e0>
 80011b2:	2b10      	cmp	r3, #16
 80011b4:	d009      	beq.n	80011ca <HAL_CAN_IRQHandler+0x2ee>
 80011b6:	2b20      	cmp	r3, #32
 80011b8:	d00c      	beq.n	80011d4 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80011ba:	e024      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80011bc:	2b50      	cmp	r3, #80	; 0x50
 80011be:	d018      	beq.n	80011f2 <HAL_CAN_IRQHandler+0x316>
 80011c0:	2b60      	cmp	r3, #96	; 0x60
 80011c2:	d01b      	beq.n	80011fc <HAL_CAN_IRQHandler+0x320>
 80011c4:	2b40      	cmp	r3, #64	; 0x40
 80011c6:	d00f      	beq.n	80011e8 <HAL_CAN_IRQHandler+0x30c>
            break;
 80011c8:	e01d      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80011ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011cc:	f043 0308 	orr.w	r3, r3, #8
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011d2:	e018      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80011d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d6:	f043 0310 	orr.w	r3, r3, #16
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011dc:	e013      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	f043 0320 	orr.w	r3, r3, #32
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011e6:	e00e      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011f0:	e009      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80011f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011fa:	e004      	b.n	8001206 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001204:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	6812      	ldr	r2, [r2, #0]
 800120e:	6992      	ldr	r2, [r2, #24]
 8001210:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001214:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2204      	movs	r2, #4
 800121c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800121e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001220:	2b00      	cmp	r3, #0
 8001222:	d008      	beq.n	8001236 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122a:	431a      	orrs	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 f870 	bl	8001316 <HAL_CAN_ErrorCallback>
  }
}
 8001236:	bf00      	nop
 8001238:	3728      	adds	r7, #40	; 0x28
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr

08001262 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr

08001286 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr

080012aa <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr

080012ce <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001338:	4b0c      	ldr	r3, [pc, #48]	; (800136c <NVIC_SetPriorityGrouping+0x44>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133e:	68ba      	ldr	r2, [r7, #8]
 8001340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001344:	4013      	ands	r3, r2
 8001346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135a:	4a04      	ldr	r2, [pc, #16]	; (800136c <NVIC_SetPriorityGrouping+0x44>)
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	60d3      	str	r3, [r2, #12]
}
 8001360:	bf00      	nop
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <NVIC_GetPriorityGrouping+0x18>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	0a1b      	lsrs	r3, r3, #8
 800137a:	f003 0307 	and.w	r3, r3, #7
}
 800137e:	4618      	mov	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001396:	4908      	ldr	r1, [pc, #32]	; (80013b8 <NVIC_EnableIRQ+0x2c>)
 8001398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139c:	095b      	lsrs	r3, r3, #5
 800139e:	79fa      	ldrb	r2, [r7, #7]
 80013a0:	f002 021f 	and.w	r2, r2, #31
 80013a4:	2001      	movs	r0, #1
 80013a6:	fa00 f202 	lsl.w	r2, r0, r2
 80013aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	e000e100 	.word	0xe000e100

080013bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	6039      	str	r1, [r7, #0]
 80013c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80013c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	da0b      	bge.n	80013e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d0:	490d      	ldr	r1, [pc, #52]	; (8001408 <NVIC_SetPriority+0x4c>)
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f003 030f 	and.w	r3, r3, #15
 80013d8:	3b04      	subs	r3, #4
 80013da:	683a      	ldr	r2, [r7, #0]
 80013dc:	b2d2      	uxtb	r2, r2
 80013de:	0112      	lsls	r2, r2, #4
 80013e0:	b2d2      	uxtb	r2, r2
 80013e2:	440b      	add	r3, r1
 80013e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e6:	e009      	b.n	80013fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e8:	4908      	ldr	r1, [pc, #32]	; (800140c <NVIC_SetPriority+0x50>)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	b2d2      	uxtb	r2, r2
 80013f2:	0112      	lsls	r2, r2, #4
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	440b      	add	r3, r1
 80013f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000ed00 	.word	0xe000ed00
 800140c:	e000e100 	.word	0xe000e100

08001410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001410:	b480      	push	{r7}
 8001412:	b089      	sub	sp, #36	; 0x24
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f1c3 0307 	rsb	r3, r3, #7
 800142a:	2b04      	cmp	r3, #4
 800142c:	bf28      	it	cs
 800142e:	2304      	movcs	r3, #4
 8001430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	3304      	adds	r3, #4
 8001436:	2b06      	cmp	r3, #6
 8001438:	d902      	bls.n	8001440 <NVIC_EncodePriority+0x30>
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3b03      	subs	r3, #3
 800143e:	e000      	b.n	8001442 <NVIC_EncodePriority+0x32>
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001444:	2201      	movs	r2, #1
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	1e5a      	subs	r2, r3, #1
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	401a      	ands	r2, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001456:	2101      	movs	r1, #1
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	fa01 f303 	lsl.w	r3, r1, r3
 800145e:	1e59      	subs	r1, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	4313      	orrs	r3, r2
         );
}
 8001466:	4618      	mov	r0, r3
 8001468:	3724      	adds	r7, #36	; 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001480:	d301      	bcc.n	8001486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001482:	2301      	movs	r3, #1
 8001484:	e00f      	b.n	80014a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001486:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <SysTick_Config+0x40>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800148e:	210f      	movs	r1, #15
 8001490:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001494:	f7ff ff92 	bl	80013bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <SysTick_Config+0x40>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <SysTick_Config+0x40>)
 80014a0:	2207      	movs	r2, #7
 80014a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff33 	bl	8001328 <NVIC_SetPriorityGrouping>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014dc:	f7ff ff48 	bl	8001370 <NVIC_GetPriorityGrouping>
 80014e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	68b9      	ldr	r1, [r7, #8]
 80014e6:	6978      	ldr	r0, [r7, #20]
 80014e8:	f7ff ff92 	bl	8001410 <NVIC_EncodePriority>
 80014ec:	4602      	mov	r2, r0
 80014ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff61 	bl	80013bc <NVIC_SetPriority>
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff3b 	bl	800138c <NVIC_EnableIRQ>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ffa2 	bl	8001470 <SysTick_Config>
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001538:	b480      	push	{r7}
 800153a:	b08b      	sub	sp, #44	; 0x2c
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001542:	2300      	movs	r3, #0
 8001544:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001546:	2300      	movs	r3, #0
 8001548:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800154e:	2300      	movs	r3, #0
 8001550:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
 800155a:	e127      	b.n	80017ac <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800155c:	2201      	movs	r2, #1
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	429a      	cmp	r2, r3
 8001576:	f040 8116 	bne.w	80017a6 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b12      	cmp	r3, #18
 8001580:	d034      	beq.n	80015ec <HAL_GPIO_Init+0xb4>
 8001582:	2b12      	cmp	r3, #18
 8001584:	d80d      	bhi.n	80015a2 <HAL_GPIO_Init+0x6a>
 8001586:	2b02      	cmp	r3, #2
 8001588:	d02b      	beq.n	80015e2 <HAL_GPIO_Init+0xaa>
 800158a:	2b02      	cmp	r3, #2
 800158c:	d804      	bhi.n	8001598 <HAL_GPIO_Init+0x60>
 800158e:	2b00      	cmp	r3, #0
 8001590:	d031      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
 8001592:	2b01      	cmp	r3, #1
 8001594:	d01c      	beq.n	80015d0 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001596:	e048      	b.n	800162a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001598:	2b03      	cmp	r3, #3
 800159a:	d043      	beq.n	8001624 <HAL_GPIO_Init+0xec>
 800159c:	2b11      	cmp	r3, #17
 800159e:	d01b      	beq.n	80015d8 <HAL_GPIO_Init+0xa0>
          break;
 80015a0:	e043      	b.n	800162a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80015a2:	4a87      	ldr	r2, [pc, #540]	; (80017c0 <HAL_GPIO_Init+0x288>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d026      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
 80015a8:	4a85      	ldr	r2, [pc, #532]	; (80017c0 <HAL_GPIO_Init+0x288>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d806      	bhi.n	80015bc <HAL_GPIO_Init+0x84>
 80015ae:	4a85      	ldr	r2, [pc, #532]	; (80017c4 <HAL_GPIO_Init+0x28c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d020      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
 80015b4:	4a84      	ldr	r2, [pc, #528]	; (80017c8 <HAL_GPIO_Init+0x290>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d01d      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
          break;
 80015ba:	e036      	b.n	800162a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80015bc:	4a83      	ldr	r2, [pc, #524]	; (80017cc <HAL_GPIO_Init+0x294>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d019      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
 80015c2:	4a83      	ldr	r2, [pc, #524]	; (80017d0 <HAL_GPIO_Init+0x298>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d016      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
 80015c8:	4a82      	ldr	r2, [pc, #520]	; (80017d4 <HAL_GPIO_Init+0x29c>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d013      	beq.n	80015f6 <HAL_GPIO_Init+0xbe>
          break;
 80015ce:	e02c      	b.n	800162a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	623b      	str	r3, [r7, #32]
          break;
 80015d6:	e028      	b.n	800162a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	3304      	adds	r3, #4
 80015de:	623b      	str	r3, [r7, #32]
          break;
 80015e0:	e023      	b.n	800162a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	3308      	adds	r3, #8
 80015e8:	623b      	str	r3, [r7, #32]
          break;
 80015ea:	e01e      	b.n	800162a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	330c      	adds	r3, #12
 80015f2:	623b      	str	r3, [r7, #32]
          break;
 80015f4:	e019      	b.n	800162a <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d102      	bne.n	8001604 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015fe:	2304      	movs	r3, #4
 8001600:	623b      	str	r3, [r7, #32]
          break;
 8001602:	e012      	b.n	800162a <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d105      	bne.n	8001618 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800160c:	2308      	movs	r3, #8
 800160e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	611a      	str	r2, [r3, #16]
          break;
 8001616:	e008      	b.n	800162a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001618:	2308      	movs	r3, #8
 800161a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	69fa      	ldr	r2, [r7, #28]
 8001620:	615a      	str	r2, [r3, #20]
          break;
 8001622:	e002      	b.n	800162a <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001624:	2300      	movs	r3, #0
 8001626:	623b      	str	r3, [r7, #32]
          break;
 8001628:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	2bff      	cmp	r3, #255	; 0xff
 800162e:	d801      	bhi.n	8001634 <HAL_GPIO_Init+0xfc>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	e001      	b.n	8001638 <HAL_GPIO_Init+0x100>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	3304      	adds	r3, #4
 8001638:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	2bff      	cmp	r3, #255	; 0xff
 800163e:	d802      	bhi.n	8001646 <HAL_GPIO_Init+0x10e>
 8001640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	e002      	b.n	800164c <HAL_GPIO_Init+0x114>
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	3b08      	subs	r3, #8
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	210f      	movs	r1, #15
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43db      	mvns	r3, r3
 800165c:	401a      	ands	r2, r3
 800165e:	6a39      	ldr	r1, [r7, #32]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	431a      	orrs	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001674:	2b00      	cmp	r3, #0
 8001676:	f000 8096 	beq.w	80017a6 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800167a:	4a57      	ldr	r2, [pc, #348]	; (80017d8 <HAL_GPIO_Init+0x2a0>)
 800167c:	4b56      	ldr	r3, [pc, #344]	; (80017d8 <HAL_GPIO_Init+0x2a0>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6193      	str	r3, [r2, #24]
 8001686:	4b54      	ldr	r3, [pc, #336]	; (80017d8 <HAL_GPIO_Init+0x2a0>)
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8001692:	4a52      	ldr	r2, [pc, #328]	; (80017dc <HAL_GPIO_Init+0x2a4>)
 8001694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001696:	089b      	lsrs	r3, r3, #2
 8001698:	3302      	adds	r3, #2
 800169a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80016a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	220f      	movs	r2, #15
 80016aa:	fa02 f303 	lsl.w	r3, r2, r3
 80016ae:	43db      	mvns	r3, r3
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	4013      	ands	r3, r2
 80016b4:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a49      	ldr	r2, [pc, #292]	; (80017e0 <HAL_GPIO_Init+0x2a8>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d013      	beq.n	80016e6 <HAL_GPIO_Init+0x1ae>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a48      	ldr	r2, [pc, #288]	; (80017e4 <HAL_GPIO_Init+0x2ac>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d00d      	beq.n	80016e2 <HAL_GPIO_Init+0x1aa>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a47      	ldr	r2, [pc, #284]	; (80017e8 <HAL_GPIO_Init+0x2b0>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d007      	beq.n	80016de <HAL_GPIO_Init+0x1a6>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a46      	ldr	r2, [pc, #280]	; (80017ec <HAL_GPIO_Init+0x2b4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d101      	bne.n	80016da <HAL_GPIO_Init+0x1a2>
 80016d6:	2303      	movs	r3, #3
 80016d8:	e006      	b.n	80016e8 <HAL_GPIO_Init+0x1b0>
 80016da:	2304      	movs	r3, #4
 80016dc:	e004      	b.n	80016e8 <HAL_GPIO_Init+0x1b0>
 80016de:	2302      	movs	r3, #2
 80016e0:	e002      	b.n	80016e8 <HAL_GPIO_Init+0x1b0>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <HAL_GPIO_Init+0x1b0>
 80016e6:	2300      	movs	r3, #0
 80016e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ea:	f002 0203 	and.w	r2, r2, #3
 80016ee:	0092      	lsls	r2, r2, #2
 80016f0:	4093      	lsls	r3, r2
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80016f8:	4938      	ldr	r1, [pc, #224]	; (80017dc <HAL_GPIO_Init+0x2a4>)
 80016fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fc:	089b      	lsrs	r3, r3, #2
 80016fe:	3302      	adds	r3, #2
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d006      	beq.n	8001720 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001712:	4937      	ldr	r1, [pc, #220]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001714:	4b36      	ldr	r3, [pc, #216]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	4313      	orrs	r3, r2
 800171c:	600b      	str	r3, [r1, #0]
 800171e:	e006      	b.n	800172e <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001720:	4933      	ldr	r1, [pc, #204]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001722:	4b33      	ldr	r3, [pc, #204]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	43db      	mvns	r3, r3
 800172a:	4013      	ands	r3, r2
 800172c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d006      	beq.n	8001748 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800173a:	492d      	ldr	r1, [pc, #180]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800173c:	4b2c      	ldr	r3, [pc, #176]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	4313      	orrs	r3, r2
 8001744:	604b      	str	r3, [r1, #4]
 8001746:	e006      	b.n	8001756 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001748:	4929      	ldr	r1, [pc, #164]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800174a:	4b29      	ldr	r3, [pc, #164]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	43db      	mvns	r3, r3
 8001752:	4013      	ands	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d006      	beq.n	8001770 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001762:	4923      	ldr	r1, [pc, #140]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001764:	4b22      	ldr	r3, [pc, #136]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	4313      	orrs	r3, r2
 800176c:	608b      	str	r3, [r1, #8]
 800176e:	e006      	b.n	800177e <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001770:	491f      	ldr	r1, [pc, #124]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001772:	4b1f      	ldr	r3, [pc, #124]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	43db      	mvns	r3, r3
 800177a:	4013      	ands	r3, r2
 800177c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800178a:	4919      	ldr	r1, [pc, #100]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800178c:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800178e:	68da      	ldr	r2, [r3, #12]
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	4313      	orrs	r3, r2
 8001794:	60cb      	str	r3, [r1, #12]
 8001796:	e006      	b.n	80017a6 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001798:	4915      	ldr	r1, [pc, #84]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800179a:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <HAL_GPIO_Init+0x2b8>)
 800179c:	68da      	ldr	r2, [r3, #12]
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	43db      	mvns	r3, r3
 80017a2:	4013      	ands	r3, r2
 80017a4:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	3301      	adds	r3, #1
 80017aa:	627b      	str	r3, [r7, #36]	; 0x24
 80017ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ae:	2b0f      	cmp	r3, #15
 80017b0:	f67f aed4 	bls.w	800155c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80017b4:	bf00      	nop
 80017b6:	372c      	adds	r7, #44	; 0x2c
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	10210000 	.word	0x10210000
 80017c4:	10110000 	.word	0x10110000
 80017c8:	10120000 	.word	0x10120000
 80017cc:	10310000 	.word	0x10310000
 80017d0:	10320000 	.word	0x10320000
 80017d4:	10220000 	.word	0x10220000
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40010000 	.word	0x40010000
 80017e0:	40010800 	.word	0x40010800
 80017e4:	40010c00 	.word	0x40010c00
 80017e8:	40011000 	.word	0x40011000
 80017ec:	40011400 	.word	0x40011400
 80017f0:	40010400 	.word	0x40010400

080017f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	4013      	ands	r3, r2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d002      	beq.n	8001812 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	e001      	b.n	8001816 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr

08001822 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001822:	b480      	push	{r7}
 8001824:	b083      	sub	sp, #12
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
 800182a:	460b      	mov	r3, r1
 800182c:	807b      	strh	r3, [r7, #2]
 800182e:	4613      	mov	r3, r2
 8001830:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001832:	787b      	ldrb	r3, [r7, #1]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001838:	887a      	ldrh	r2, [r7, #2]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800183e:	e003      	b.n	8001848 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001840:	887b      	ldrh	r3, [r7, #2]
 8001842:	041a      	lsls	r2, r3, #16
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	611a      	str	r2, [r3, #16]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68da      	ldr	r2, [r3, #12]
 8001862:	887b      	ldrh	r3, [r7, #2]
 8001864:	405a      	eors	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	60da      	str	r2, [r3, #12]
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr

08001874 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 8087 	beq.w	800199c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800188e:	4b92      	ldr	r3, [pc, #584]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 030c 	and.w	r3, r3, #12
 8001896:	2b04      	cmp	r3, #4
 8001898:	d00c      	beq.n	80018b4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800189a:	4b8f      	ldr	r3, [pc, #572]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b08      	cmp	r3, #8
 80018a4:	d112      	bne.n	80018cc <HAL_RCC_OscConfig+0x58>
 80018a6:	4b8c      	ldr	r3, [pc, #560]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b2:	d10b      	bne.n	80018cc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018b4:	4b88      	ldr	r3, [pc, #544]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d06c      	beq.n	800199a <HAL_RCC_OscConfig+0x126>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d168      	bne.n	800199a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e22d      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018d4:	d106      	bne.n	80018e4 <HAL_RCC_OscConfig+0x70>
 80018d6:	4a80      	ldr	r2, [pc, #512]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018d8:	4b7f      	ldr	r3, [pc, #508]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e02e      	b.n	8001942 <HAL_RCC_OscConfig+0xce>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d10c      	bne.n	8001906 <HAL_RCC_OscConfig+0x92>
 80018ec:	4a7a      	ldr	r2, [pc, #488]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018ee:	4b7a      	ldr	r3, [pc, #488]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	4a77      	ldr	r2, [pc, #476]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018fa:	4b77      	ldr	r3, [pc, #476]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	e01d      	b.n	8001942 <HAL_RCC_OscConfig+0xce>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800190e:	d10c      	bne.n	800192a <HAL_RCC_OscConfig+0xb6>
 8001910:	4a71      	ldr	r2, [pc, #452]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001912:	4b71      	ldr	r3, [pc, #452]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800191a:	6013      	str	r3, [r2, #0]
 800191c:	4a6e      	ldr	r2, [pc, #440]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 800191e:	4b6e      	ldr	r3, [pc, #440]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	e00b      	b.n	8001942 <HAL_RCC_OscConfig+0xce>
 800192a:	4a6b      	ldr	r2, [pc, #428]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 800192c:	4b6a      	ldr	r3, [pc, #424]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	4a68      	ldr	r2, [pc, #416]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001938:	4b67      	ldr	r3, [pc, #412]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001940:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d013      	beq.n	8001972 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194a:	f7fe fc5f 	bl	800020c <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001952:	f7fe fc5b 	bl	800020c <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b64      	cmp	r3, #100	; 0x64
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e1e1      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001964:	4b5c      	ldr	r3, [pc, #368]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0xde>
 8001970:	e014      	b.n	800199c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001972:	f7fe fc4b 	bl	800020c <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001978:	e008      	b.n	800198c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800197a:	f7fe fc47 	bl	800020c <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b64      	cmp	r3, #100	; 0x64
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e1cd      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800198c:	4b52      	ldr	r3, [pc, #328]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1f0      	bne.n	800197a <HAL_RCC_OscConfig+0x106>
 8001998:	e000      	b.n	800199c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800199a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d063      	beq.n	8001a70 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80019a8:	4b4b      	ldr	r3, [pc, #300]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f003 030c 	and.w	r3, r3, #12
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d00b      	beq.n	80019cc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019b4:	4b48      	ldr	r3, [pc, #288]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f003 030c 	and.w	r3, r3, #12
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d11c      	bne.n	80019fa <HAL_RCC_OscConfig+0x186>
 80019c0:	4b45      	ldr	r3, [pc, #276]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d116      	bne.n	80019fa <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019cc:	4b42      	ldr	r3, [pc, #264]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d005      	beq.n	80019e4 <HAL_RCC_OscConfig+0x170>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e1a1      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e4:	493c      	ldr	r1, [pc, #240]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80019e6:	4b3c      	ldr	r3, [pc, #240]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	4313      	orrs	r3, r2
 80019f6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019f8:	e03a      	b.n	8001a70 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d020      	beq.n	8001a44 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a02:	4b36      	ldr	r3, [pc, #216]	; (8001adc <HAL_RCC_OscConfig+0x268>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a08:	f7fe fc00 	bl	800020c <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a10:	f7fe fbfc 	bl	800020c <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e182      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a22:	4b2d      	ldr	r3, [pc, #180]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2e:	492a      	ldr	r1, [pc, #168]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	695b      	ldr	r3, [r3, #20]
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	600b      	str	r3, [r1, #0]
 8001a42:	e015      	b.n	8001a70 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a44:	4b25      	ldr	r3, [pc, #148]	; (8001adc <HAL_RCC_OscConfig+0x268>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4a:	f7fe fbdf 	bl	800020c <HAL_GetTick>
 8001a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a50:	e008      	b.n	8001a64 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a52:	f7fe fbdb 	bl	800020c <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d901      	bls.n	8001a64 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e161      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a64:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1f0      	bne.n	8001a52 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d039      	beq.n	8001af0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d019      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a84:	4b16      	ldr	r3, [pc, #88]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8a:	f7fe fbbf 	bl	800020c <HAL_GetTick>
 8001a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a90:	e008      	b.n	8001aa4 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a92:	f7fe fbbb 	bl	800020c <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e141      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <HAL_RCC_OscConfig+0x264>)
 8001aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0f0      	beq.n	8001a92 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f000 fae3 	bl	800207c <RCC_Delay>
 8001ab6:	e01b      	b.n	8001af0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ab8:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001abe:	f7fe fba5 	bl	800020c <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac4:	e00e      	b.n	8001ae4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ac6:	f7fe fba1 	bl	800020c <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d907      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e127      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	42420000 	.word	0x42420000
 8001ae0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae4:	4b92      	ldr	r3, [pc, #584]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1ea      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f000 80a6 	beq.w	8001c4a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b02:	4b8b      	ldr	r3, [pc, #556]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d10d      	bne.n	8001b2a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b0e:	4a88      	ldr	r2, [pc, #544]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b10:	4b87      	ldr	r3, [pc, #540]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b12:	69db      	ldr	r3, [r3, #28]
 8001b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b18:	61d3      	str	r3, [r2, #28]
 8001b1a:	4b85      	ldr	r3, [pc, #532]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b26:	2301      	movs	r3, #1
 8001b28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2a:	4b82      	ldr	r3, [pc, #520]	; (8001d34 <HAL_RCC_OscConfig+0x4c0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d118      	bne.n	8001b68 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b36:	4a7f      	ldr	r2, [pc, #508]	; (8001d34 <HAL_RCC_OscConfig+0x4c0>)
 8001b38:	4b7e      	ldr	r3, [pc, #504]	; (8001d34 <HAL_RCC_OscConfig+0x4c0>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b42:	f7fe fb63 	bl	800020c <HAL_GetTick>
 8001b46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b48:	e008      	b.n	8001b5c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b4a:	f7fe fb5f 	bl	800020c <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b64      	cmp	r3, #100	; 0x64
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e0e5      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5c:	4b75      	ldr	r3, [pc, #468]	; (8001d34 <HAL_RCC_OscConfig+0x4c0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0f0      	beq.n	8001b4a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d106      	bne.n	8001b7e <HAL_RCC_OscConfig+0x30a>
 8001b70:	4a6f      	ldr	r2, [pc, #444]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b72:	4b6f      	ldr	r3, [pc, #444]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b74:	6a1b      	ldr	r3, [r3, #32]
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	6213      	str	r3, [r2, #32]
 8001b7c:	e02d      	b.n	8001bda <HAL_RCC_OscConfig+0x366>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x32c>
 8001b86:	4a6a      	ldr	r2, [pc, #424]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b88:	4b69      	ldr	r3, [pc, #420]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	f023 0301 	bic.w	r3, r3, #1
 8001b90:	6213      	str	r3, [r2, #32]
 8001b92:	4a67      	ldr	r2, [pc, #412]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b94:	4b66      	ldr	r3, [pc, #408]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	f023 0304 	bic.w	r3, r3, #4
 8001b9c:	6213      	str	r3, [r2, #32]
 8001b9e:	e01c      	b.n	8001bda <HAL_RCC_OscConfig+0x366>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	2b05      	cmp	r3, #5
 8001ba6:	d10c      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x34e>
 8001ba8:	4a61      	ldr	r2, [pc, #388]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001baa:	4b61      	ldr	r3, [pc, #388]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	f043 0304 	orr.w	r3, r3, #4
 8001bb2:	6213      	str	r3, [r2, #32]
 8001bb4:	4a5e      	ldr	r2, [pc, #376]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bb6:	4b5e      	ldr	r3, [pc, #376]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6213      	str	r3, [r2, #32]
 8001bc0:	e00b      	b.n	8001bda <HAL_RCC_OscConfig+0x366>
 8001bc2:	4a5b      	ldr	r2, [pc, #364]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bc4:	4b5a      	ldr	r3, [pc, #360]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bc6:	6a1b      	ldr	r3, [r3, #32]
 8001bc8:	f023 0301 	bic.w	r3, r3, #1
 8001bcc:	6213      	str	r3, [r2, #32]
 8001bce:	4a58      	ldr	r2, [pc, #352]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bd0:	4b57      	ldr	r3, [pc, #348]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f023 0304 	bic.w	r3, r3, #4
 8001bd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d015      	beq.n	8001c0e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be2:	f7fe fb13 	bl	800020c <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be8:	e00a      	b.n	8001c00 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bea:	f7fe fb0f 	bl	800020c <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e093      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c00:	4b4b      	ldr	r3, [pc, #300]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c02:	6a1b      	ldr	r3, [r3, #32]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0ee      	beq.n	8001bea <HAL_RCC_OscConfig+0x376>
 8001c0c:	e014      	b.n	8001c38 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c0e:	f7fe fafd 	bl	800020c <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c14:	e00a      	b.n	8001c2c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c16:	f7fe faf9 	bl	800020c <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e07d      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2c:	4b40      	ldr	r3, [pc, #256]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c2e:	6a1b      	ldr	r3, [r3, #32]
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1ee      	bne.n	8001c16 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c38:	7dfb      	ldrb	r3, [r7, #23]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d105      	bne.n	8001c4a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c3e:	4a3c      	ldr	r2, [pc, #240]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c40:	4b3b      	ldr	r3, [pc, #236]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d069      	beq.n	8001d26 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c52:	4b37      	ldr	r3, [pc, #220]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d061      	beq.n	8001d22 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d146      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c66:	4b34      	ldr	r3, [pc, #208]	; (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7fe face 	bl	800020c <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c74:	f7fe faca 	bl	800020c <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e050      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c86:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c9a:	d108      	bne.n	8001cae <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c9c:	4924      	ldr	r1, [pc, #144]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001c9e:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cae:	4820      	ldr	r0, [pc, #128]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001cb0:	4b1f      	ldr	r3, [pc, #124]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a19      	ldr	r1, [r3, #32]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc0:	430b      	orrs	r3, r1
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7fe fa9e 	bl	800020c <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd4:	f7fe fa9a 	bl	800020c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e020      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f0      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x460>
 8001cf2:	e018      	b.n	8001d26 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf4:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <HAL_RCC_OscConfig+0x4c4>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfa:	f7fe fa87 	bl	800020c <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d02:	f7fe fa83 	bl	800020c <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e009      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <HAL_RCC_OscConfig+0x4bc>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1f0      	bne.n	8001d02 <HAL_RCC_OscConfig+0x48e>
 8001d20:	e001      	b.n	8001d26 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40007000 	.word	0x40007000
 8001d38:	42420060 	.word	0x42420060

08001d3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d4a:	4b7e      	ldr	r3, [pc, #504]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0207 	and.w	r2, r3, #7
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d210      	bcs.n	8001d7a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d58:	497a      	ldr	r1, [pc, #488]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001d5a:	4b7a      	ldr	r3, [pc, #488]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f023 0207 	bic.w	r2, r3, #7
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d68:	4b76      	ldr	r3, [pc, #472]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0207 	and.w	r2, r3, #7
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d001      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e0e0      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d020      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0304 	and.w	r3, r3, #4
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d005      	beq.n	8001d9e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d92:	4a6d      	ldr	r2, [pc, #436]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001d94:	4b6c      	ldr	r3, [pc, #432]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d9c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d005      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001daa:	4a67      	ldr	r2, [pc, #412]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001dac:	4b66      	ldr	r3, [pc, #408]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001db4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db6:	4964      	ldr	r1, [pc, #400]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001db8:	4b63      	ldr	r3, [pc, #396]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d06a      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d107      	bne.n	8001dec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ddc:	4b5a      	ldr	r3, [pc, #360]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d115      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e0a7      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d107      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df4:	4b54      	ldr	r3, [pc, #336]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e09b      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e04:	4b50      	ldr	r3, [pc, #320]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e093      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e14:	494c      	ldr	r1, [pc, #304]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001e16:	4b4c      	ldr	r3, [pc, #304]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f023 0203 	bic.w	r2, r3, #3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e26:	f7fe f9f1 	bl	800020c <HAL_GetTick>
 8001e2a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d112      	bne.n	8001e5a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e34:	e00a      	b.n	8001e4c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e36:	f7fe f9e9 	bl	800020c <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e077      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e4c:	4b3e      	ldr	r3, [pc, #248]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 030c 	and.w	r3, r3, #12
 8001e54:	2b04      	cmp	r3, #4
 8001e56:	d1ee      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xfa>
 8001e58:	e027      	b.n	8001eaa <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d11d      	bne.n	8001e9e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e62:	e00a      	b.n	8001e7a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e64:	f7fe f9d2 	bl	800020c <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e060      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e7a:	4b33      	ldr	r3, [pc, #204]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
 8001e82:	2b08      	cmp	r3, #8
 8001e84:	d1ee      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x128>
 8001e86:	e010      	b.n	8001eaa <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e88:	f7fe f9c0 	bl	800020c <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e04e      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e9e:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 030c 	and.w	r3, r3, #12
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1ee      	bne.n	8001e88 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eaa:	4b26      	ldr	r3, [pc, #152]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0207 	and.w	r2, r3, #7
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d910      	bls.n	8001eda <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb8:	4922      	ldr	r1, [pc, #136]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001eba:	4b22      	ldr	r3, [pc, #136]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f023 0207 	bic.w	r2, r3, #7
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ec8:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <HAL_RCC_ClockConfig+0x208>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0207 	and.w	r2, r3, #7
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d001      	beq.n	8001eda <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e030      	b.n	8001f3c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d008      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee6:	4918      	ldr	r1, [pc, #96]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001ee8:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d009      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f04:	4910      	ldr	r1, [pc, #64]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001f06:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f18:	f000 f81c 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 8001f1c:	4601      	mov	r1, r0
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <HAL_RCC_ClockConfig+0x20c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	091b      	lsrs	r3, r3, #4
 8001f24:	f003 030f 	and.w	r3, r3, #15
 8001f28:	4a08      	ldr	r2, [pc, #32]	; (8001f4c <HAL_RCC_ClockConfig+0x210>)
 8001f2a:	5cd3      	ldrb	r3, [r2, r3]
 8001f2c:	fa21 f303 	lsr.w	r3, r1, r3
 8001f30:	4a07      	ldr	r2, [pc, #28]	; (8001f50 <HAL_RCC_ClockConfig+0x214>)
 8001f32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f7fe f927 	bl	8000188 <HAL_InitTick>
  
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40022000 	.word	0x40022000
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	08006434 	.word	0x08006434
 8001f50:	20000010 	.word	0x20000010

08001f54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f54:	b490      	push	{r4, r7}
 8001f56:	b08a      	sub	sp, #40	; 0x28
 8001f58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f5a:	4b2a      	ldr	r3, [pc, #168]	; (8002004 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f5c:	1d3c      	adds	r4, r7, #4
 8001f5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f64:	4b28      	ldr	r3, [pc, #160]	; (8002008 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
 8001f72:	2300      	movs	r3, #0
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f7e:	4b23      	ldr	r3, [pc, #140]	; (800200c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f003 030c 	and.w	r3, r3, #12
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d002      	beq.n	8001f94 <HAL_RCC_GetSysClockFreq+0x40>
 8001f8e:	2b08      	cmp	r3, #8
 8001f90:	d003      	beq.n	8001f9a <HAL_RCC_GetSysClockFreq+0x46>
 8001f92:	e02d      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f94:	4b1e      	ldr	r3, [pc, #120]	; (8002010 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f96:	623b      	str	r3, [r7, #32]
      break;
 8001f98:	e02d      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	0c9b      	lsrs	r3, r3, #18
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fa6:	4413      	add	r3, r2
 8001fa8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001fac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d013      	beq.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fb8:	4b14      	ldr	r3, [pc, #80]	; (800200c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	0c5b      	lsrs	r3, r3, #17
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001fcc:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	4a0f      	ldr	r2, [pc, #60]	; (8002010 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fd2:	fb02 f203 	mul.w	r2, r2, r3
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8001fde:	e004      	b.n	8001fea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	4a0c      	ldr	r2, [pc, #48]	; (8002014 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fe4:	fb02 f303 	mul.w	r3, r2, r3
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fec:	623b      	str	r3, [r7, #32]
      break;
 8001fee:	e002      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ff0:	4b07      	ldr	r3, [pc, #28]	; (8002010 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ff2:	623b      	str	r3, [r7, #32]
      break;
 8001ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ff6:	6a3b      	ldr	r3, [r7, #32]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3728      	adds	r7, #40	; 0x28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc90      	pop	{r4, r7}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	08005ec0 	.word	0x08005ec0
 8002008:	08005ed0 	.word	0x08005ed0
 800200c:	40021000 	.word	0x40021000
 8002010:	007a1200 	.word	0x007a1200
 8002014:	003d0900 	.word	0x003d0900

08002018 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800201c:	4b02      	ldr	r3, [pc, #8]	; (8002028 <HAL_RCC_GetHCLKFreq+0x10>)
 800201e:	681b      	ldr	r3, [r3, #0]
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	20000010 	.word	0x20000010

0800202c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002030:	f7ff fff2 	bl	8002018 <HAL_RCC_GetHCLKFreq>
 8002034:	4601      	mov	r1, r0
 8002036:	4b05      	ldr	r3, [pc, #20]	; (800204c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	0a1b      	lsrs	r3, r3, #8
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002042:	5cd3      	ldrb	r3, [r2, r3]
 8002044:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002048:	4618      	mov	r0, r3
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40021000 	.word	0x40021000
 8002050:	08006444 	.word	0x08006444

08002054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002058:	f7ff ffde 	bl	8002018 <HAL_RCC_GetHCLKFreq>
 800205c:	4601      	mov	r1, r0
 800205e:	4b05      	ldr	r3, [pc, #20]	; (8002074 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	0adb      	lsrs	r3, r3, #11
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4a03      	ldr	r2, [pc, #12]	; (8002078 <HAL_RCC_GetPCLK2Freq+0x24>)
 800206a:	5cd3      	ldrb	r3, [r2, r3]
 800206c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002070:	4618      	mov	r0, r3
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000
 8002078:	08006444 	.word	0x08006444

0800207c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002084:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <RCC_Delay+0x34>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a0a      	ldr	r2, [pc, #40]	; (80020b4 <RCC_Delay+0x38>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	0a5b      	lsrs	r3, r3, #9
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	fb02 f303 	mul.w	r3, r2, r3
 8002096:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002098:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	1e5a      	subs	r2, r3, #1
 800209e:	60fa      	str	r2, [r7, #12]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1f9      	bne.n	8002098 <RCC_Delay+0x1c>
}
 80020a4:	bf00      	nop
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20000010 	.word	0x20000010
 80020b4:	10624dd3 	.word	0x10624dd3

080020b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d07d      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d8:	4b4f      	ldr	r3, [pc, #316]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020da:	69db      	ldr	r3, [r3, #28]
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d10d      	bne.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020e4:	4a4c      	ldr	r2, [pc, #304]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020e6:	4b4c      	ldr	r3, [pc, #304]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ee:	61d3      	str	r3, [r2, #28]
 80020f0:	4b49      	ldr	r3, [pc, #292]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fc:	2301      	movs	r3, #1
 80020fe:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002100:	4b46      	ldr	r3, [pc, #280]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002108:	2b00      	cmp	r3, #0
 800210a:	d118      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210c:	4a43      	ldr	r2, [pc, #268]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002116:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002118:	f7fe f878 	bl	800020c <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211e:	e008      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002120:	f7fe f874 	bl	800020c <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b64      	cmp	r3, #100	; 0x64
 800212c:	d901      	bls.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e06d      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002132:	4b3a      	ldr	r3, [pc, #232]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f0      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800213e:	4b36      	ldr	r3, [pc, #216]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002146:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d02e      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	429a      	cmp	r2, r3
 800215a:	d027      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800215c:	4b2e      	ldr	r3, [pc, #184]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002164:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002166:	4b2e      	ldr	r3, [pc, #184]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002168:	2201      	movs	r2, #1
 800216a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800216c:	4b2c      	ldr	r3, [pc, #176]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002172:	4a29      	ldr	r2, [pc, #164]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d014      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002182:	f7fe f843 	bl	800020c <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002188:	e00a      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800218a:	f7fe f83f 	bl	800020c <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	f241 3288 	movw	r2, #5000	; 0x1388
 8002198:	4293      	cmp	r3, r2
 800219a:	d901      	bls.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e036      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a0:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0ee      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80021ac:	491a      	ldr	r1, [pc, #104]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ae:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d105      	bne.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c4:	4a14      	ldr	r2, [pc, #80]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021c6:	4b14      	ldr	r3, [pc, #80]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d008      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021dc:	490e      	ldr	r1, [pc, #56]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021de:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d008      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021fa:	4907      	ldr	r1, [pc, #28]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021fc:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	4313      	orrs	r3, r2
 800220a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000
 800221c:	40007000 	.word	0x40007000
 8002220:	42420440 	.word	0x42420440

08002224 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b08d      	sub	sp, #52	; 0x34
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800222c:	4b57      	ldr	r3, [pc, #348]	; (800238c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800222e:	f107 040c 	add.w	r4, r7, #12
 8002232:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002234:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002238:	4b55      	ldr	r3, [pc, #340]	; (8002390 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
 8002242:	2300      	movs	r3, #0
 8002244:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002246:	2300      	movs	r3, #0
 8002248:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	2300      	movs	r3, #0
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2b02      	cmp	r3, #2
 8002256:	f000 8084 	beq.w	8002362 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800225a:	2b10      	cmp	r3, #16
 800225c:	d002      	beq.n	8002264 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800225e:	2b01      	cmp	r3, #1
 8002260:	d049      	beq.n	80022f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
  default: 
    {
      break;
 8002262:	e08d      	b.n	8002380 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 8002264:	4b4b      	ldr	r3, [pc, #300]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800226a:	4b4a      	ldr	r3, [pc, #296]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 8083 	beq.w	800237e <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	0c9b      	lsrs	r3, r3, #18
 800227c:	f003 030f 	and.w	r3, r3, #15
 8002280:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002284:	4413      	add	r3, r2
 8002286:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800228a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d018      	beq.n	80022c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002296:	4b3f      	ldr	r3, [pc, #252]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	0c5b      	lsrs	r3, r3, #17
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80022a4:	4413      	add	r3, r2
 80022a6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00d      	beq.n	80022d2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80022b6:	4a38      	ldr	r2, [pc, #224]	; (8002398 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80022b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80022be:	6a3a      	ldr	r2, [r7, #32]
 80022c0:	fb02 f303 	mul.w	r3, r2, r3
 80022c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022c6:	e004      	b.n	80022d2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022c8:	6a3b      	ldr	r3, [r7, #32]
 80022ca:	4a34      	ldr	r2, [pc, #208]	; (800239c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80022cc:	fb02 f303 	mul.w	r3, r2, r3
 80022d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80022d2:	4b30      	ldr	r3, [pc, #192]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022de:	d102      	bne.n	80022e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
          frequency = pllclk;
 80022e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80022e4:	e04b      	b.n	800237e <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
          frequency = (pllclk * 2) / 3;
 80022e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	4a2d      	ldr	r2, [pc, #180]	; (80023a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80022ec:	fba2 2303 	umull	r2, r3, r2, r3
 80022f0:	085b      	lsrs	r3, r3, #1
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80022f4:	e043      	b.n	800237e <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      temp_reg = RCC->BDCR;
 80022f6:	4b27      	ldr	r3, [pc, #156]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002306:	d108      	bne.n	800231a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        frequency = LSE_VALUE;
 8002312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
 8002318:	e022      	b.n	8002360 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002320:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002324:	d109      	bne.n	800233a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
 8002326:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        frequency = LSI_VALUE;
 8002332:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002336:	62bb      	str	r3, [r7, #40]	; 0x28
 8002338:	e012      	b.n	8002360 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002340:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002344:	d109      	bne.n	800235a <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 8002346:	4b13      	ldr	r3, [pc, #76]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_RCCEx_GetPeriphCLKFreq+0x136>
        frequency = HSE_VALUE / 128U;
 8002352:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002356:	62bb      	str	r3, [r7, #40]	; 0x28
 8002358:	e002      	b.n	8002360 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = 0U;
 800235a:	2300      	movs	r3, #0
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800235e:	e00f      	b.n	8002380 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8002360:	e00e      	b.n	8002380 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002362:	f7ff fe77 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 8002366:	4602      	mov	r2, r0
 8002368:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	0b9b      	lsrs	r3, r3, #14
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	3301      	adds	r3, #1
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800237c:	e000      	b.n	8002380 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      break;
 800237e:	bf00      	nop
    }
  }
  return(frequency);
 8002380:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002382:	4618      	mov	r0, r3
 8002384:	3734      	adds	r7, #52	; 0x34
 8002386:	46bd      	mov	sp, r7
 8002388:	bd90      	pop	{r4, r7, pc}
 800238a:	bf00      	nop
 800238c:	08005ed4 	.word	0x08005ed4
 8002390:	08005ee4 	.word	0x08005ee4
 8002394:	40021000 	.word	0x40021000
 8002398:	007a1200 	.word	0x007a1200
 800239c:	003d0900 	.word	0x003d0900
 80023a0:	aaaaaaab 	.word	0xaaaaaaab

080023a4 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08a      	sub	sp, #40	; 0x28
 80023a8:	af02      	add	r7, sp, #8
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	603b      	str	r3, [r7, #0]
 80023b0:	4613      	mov	r3, r2
 80023b2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d101      	bne.n	80023ca <HAL_SPI_Transmit+0x26>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e123      	b.n	8002612 <HAL_SPI_Transmit+0x26e>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023d2:	f7fd ff1b 	bl	800020c <HAL_GetTick>
 80023d6:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d002      	beq.n	80023ea <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
 80023e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80023e8:	e10a      	b.n	8002600 <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0U))
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d002      	beq.n	80023f6 <HAL_SPI_Transmit+0x52>
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d102      	bne.n	80023fc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80023fa:	e101      	b.n	8002600 <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2203      	movs	r2, #3
 8002400:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2200      	movs	r2, #0
 8002408:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	88fa      	ldrh	r2, [r7, #6]
 8002414:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	88fa      	ldrh	r2, [r7, #6]
 800241a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2200      	movs	r2, #0
 8002420:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002442:	d107      	bne.n	8002454 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68fa      	ldr	r2, [r7, #12]
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	6812      	ldr	r2, [r2, #0]
 800244e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002452:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800245e:	2b40      	cmp	r3, #64	; 0x40
 8002460:	d007      	beq.n	8002472 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	6812      	ldr	r2, [r2, #0]
 800246a:	6812      	ldr	r2, [r2, #0]
 800246c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002470:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800247a:	d147      	bne.n	800250c <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <HAL_SPI_Transmit+0xea>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002488:	b29b      	uxth	r3, r3
 800248a:	2b01      	cmp	r3, #1
 800248c:	d138      	bne.n	8002500 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	8812      	ldrh	r2, [r2, #0]
 8002496:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	3302      	adds	r3, #2
 800249c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	3b01      	subs	r3, #1
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80024ac:	e028      	b.n	8002500 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d10f      	bne.n	80024dc <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	8812      	ldrh	r2, [r2, #0]
 80024c4:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	3302      	adds	r3, #2
 80024ca:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	3b01      	subs	r3, #1
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	86da      	strh	r2, [r3, #54]	; 0x36
 80024da:	e011      	b.n	8002500 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00b      	beq.n	80024fa <HAL_SPI_Transmit+0x156>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024e8:	d00a      	beq.n	8002500 <HAL_SPI_Transmit+0x15c>
 80024ea:	f7fd fe8f 	bl	800020c <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	1ad2      	subs	r2, r2, r3
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d302      	bcc.n	8002500 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80024fe:	e07f      	b.n	8002600 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002504:	b29b      	uxth	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1d1      	bne.n	80024ae <HAL_SPI_Transmit+0x10a>
 800250a:	e048      	b.n	800259e <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d004      	beq.n	800251e <HAL_SPI_Transmit+0x17a>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002518:	b29b      	uxth	r3, r3
 800251a:	2b01      	cmp	r3, #1
 800251c:	d13a      	bne.n	8002594 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	330c      	adds	r3, #12
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	7812      	ldrb	r2, [r2, #0]
 8002528:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	3301      	adds	r3, #1
 800252e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002534:	b29b      	uxth	r3, r3
 8002536:	3b01      	subs	r3, #1
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800253e:	e029      	b.n	8002594 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b02      	cmp	r3, #2
 800254c:	d110      	bne.n	8002570 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	330c      	adds	r3, #12
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	7812      	ldrb	r2, [r2, #0]
 8002558:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	3301      	adds	r3, #1
 800255e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002564:	b29b      	uxth	r3, r3
 8002566:	3b01      	subs	r3, #1
 8002568:	b29a      	uxth	r2, r3
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	86da      	strh	r2, [r3, #54]	; 0x36
 800256e:	e011      	b.n	8002594 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <HAL_SPI_Transmit+0x1ea>
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800257c:	d00a      	beq.n	8002594 <HAL_SPI_Transmit+0x1f0>
 800257e:	f7fd fe45 	bl	800020c <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	1ad2      	subs	r2, r2, r3
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	429a      	cmp	r2, r3
 800258c:	d302      	bcc.n	8002594 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002592:	e035      	b.n	8002600 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002598:	b29b      	uxth	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1d0      	bne.n	8002540 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	2201      	movs	r2, #1
 80025a6:	2102      	movs	r1, #2
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 fae3 	bl	8002b74 <SPI_WaitFlagStateUntilTimeout>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80025b8:	e022      	b.n	8002600 <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	6839      	ldr	r1, [r7, #0]
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 fb41 	bl	8002c46 <SPI_CheckFlag_BSY>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2220      	movs	r2, #32
 80025d2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80025d4:	e014      	b.n	8002600 <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10a      	bne.n	80025f4 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025de:	2300      	movs	r3, #0
 80025e0:	617b      	str	r3, [r7, #20]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002610:	7ffb      	ldrb	r3, [r7, #31]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3720      	adds	r7, #32
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b088      	sub	sp, #32
 800261e:	af02      	add	r7, sp, #8
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	603b      	str	r3, [r7, #0]
 8002626:	4613      	mov	r3, r2
 8002628:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	75fb      	strb	r3, [r7, #23]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800263a:	d112      	bne.n	8002662 <HAL_SPI_Receive+0x48>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d10e      	bne.n	8002662 <HAL_SPI_Receive+0x48>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2204      	movs	r2, #4
 8002648:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 800264c:	88fa      	ldrh	r2, [r7, #6]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	4613      	mov	r3, r2
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	68b9      	ldr	r1, [r7, #8]
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 f8ec 	bl	8002836 <HAL_SPI_TransmitReceive>
 800265e:	4603      	mov	r3, r0
 8002660:	e0e5      	b.n	800282e <HAL_SPI_Receive+0x214>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002668:	2b01      	cmp	r3, #1
 800266a:	d101      	bne.n	8002670 <HAL_SPI_Receive+0x56>
 800266c:	2302      	movs	r3, #2
 800266e:	e0de      	b.n	800282e <HAL_SPI_Receive+0x214>
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002678:	f7fd fdc8 	bl	800020c <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

  if(hspi->State != HAL_SPI_STATE_READY)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b01      	cmp	r3, #1
 8002688:	d002      	beq.n	8002690 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 800268a:	2302      	movs	r3, #2
 800268c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800268e:	e0c5      	b.n	800281c <HAL_SPI_Receive+0x202>
  }

  if((pData == NULL ) || (Size == 0U))
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <HAL_SPI_Receive+0x82>
 8002696:	88fb      	ldrh	r3, [r7, #6]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d102      	bne.n	80026a2 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80026a0:	e0bc      	b.n	800281c <HAL_SPI_Receive+0x202>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2204      	movs	r2, #4
 80026a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	88fa      	ldrh	r2, [r7, #6]
 80026ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	88fa      	ldrh	r2, [r7, #6]
 80026c0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026e8:	d107      	bne.n	80026fa <HAL_SPI_Receive+0xe0>
  {
    SPI_1LINE_RX(hspi);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	6812      	ldr	r2, [r2, #0]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80026f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002704:	2b40      	cmp	r3, #64	; 0x40
 8002706:	d007      	beq.n	8002718 <HAL_SPI_Receive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002716:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d15b      	bne.n	80027d8 <HAL_SPI_Receive+0x1be>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8002720:	e02a      	b.n	8002778 <HAL_SPI_Receive+0x15e>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	2b01      	cmp	r3, #1
 800272e:	d111      	bne.n	8002754 <HAL_SPI_Receive+0x13a>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	330c      	adds	r3, #12
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	b2da      	uxtb	r2, r3
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	3301      	adds	r3, #1
 8002742:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002748:	b29b      	uxth	r3, r3
 800274a:	3b01      	subs	r3, #1
 800274c:	b29a      	uxth	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002752:	e011      	b.n	8002778 <HAL_SPI_Receive+0x15e>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HAL_SPI_Receive+0x158>
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002760:	d00a      	beq.n	8002778 <HAL_SPI_Receive+0x15e>
 8002762:	f7fd fd53 	bl	800020c <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad2      	subs	r2, r2, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d302      	bcc.n	8002778 <HAL_SPI_Receive+0x15e>
        {
          errorcode = HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002776:	e051      	b.n	800281c <HAL_SPI_Receive+0x202>
    while(hspi->RxXferCount > 0U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800277c:	b29b      	uxth	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1cf      	bne.n	8002722 <HAL_SPI_Receive+0x108>
 8002782:	e02e      	b.n	80027e2 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b01      	cmp	r3, #1
 8002790:	d110      	bne.n	80027b4 <HAL_SPI_Receive+0x19a>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	b29a      	uxth	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	3302      	adds	r3, #2
 80027a2:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	3b01      	subs	r3, #1
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80027b2:	e011      	b.n	80027d8 <HAL_SPI_Receive+0x1be>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <HAL_SPI_Receive+0x1b8>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027c0:	d00a      	beq.n	80027d8 <HAL_SPI_Receive+0x1be>
 80027c2:	f7fd fd23 	bl	800020c <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad2      	subs	r2, r2, r3
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d302      	bcc.n	80027d8 <HAL_SPI_Receive+0x1be>
        {
          errorcode = HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80027d6:	e021      	b.n	800281c <HAL_SPI_Receive+0x202>
    while(hspi->RxXferCount > 0U)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027dc:	b29b      	uxth	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1d0      	bne.n	8002784 <HAL_SPI_Receive+0x16a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027ea:	d111      	bne.n	8002810 <HAL_SPI_Receive+0x1f6>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027f4:	d004      	beq.n	8002800 <HAL_SPI_Receive+0x1e6>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027fe:	d107      	bne.n	8002810 <HAL_SPI_Receive+0x1f6>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	6812      	ldr	r2, [r2, #0]
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800280e:	601a      	str	r2, [r3, #0]
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <HAL_SPI_Receive+0x202>
  {
    errorcode = HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800282c:	7dfb      	ldrb	r3, [r7, #23]
}
 800282e:	4618      	mov	r0, r3
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b08c      	sub	sp, #48	; 0x30
 800283a:	af02      	add	r7, sp, #8
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	61fb      	str	r3, [r7, #28]
 8002848:	2300      	movs	r3, #0
 800284a:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8002850:	2301      	movs	r3, #1
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_SPI_TransmitReceive+0x32>
 8002864:	2302      	movs	r3, #2
 8002866:	e181      	b.n	8002b6c <HAL_SPI_TransmitReceive+0x336>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002870:	f7fd fccc 	bl	800020c <HAL_GetTick>
 8002874:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800287c:	b2db      	uxtb	r3, r3
 800287e:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d00e      	beq.n	80028aa <HAL_SPI_TransmitReceive+0x74>
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002892:	d106      	bne.n	80028a2 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d102      	bne.n	80028a2 <HAL_SPI_TransmitReceive+0x6c>
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	2b04      	cmp	r3, #4
 80028a0:	d003      	beq.n	80028aa <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 80028a2:	2302      	movs	r3, #2
 80028a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80028a8:	e156      	b.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <HAL_SPI_TransmitReceive+0x86>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <HAL_SPI_TransmitReceive+0x86>
 80028b6:	887b      	ldrh	r3, [r7, #2]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d103      	bne.n	80028c4 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80028c2:	e149      	b.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d103      	bne.n	80028d8 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2205      	movs	r2, #5
 80028d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	887a      	ldrh	r2, [r7, #2]
 80028e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	887a      	ldrh	r2, [r7, #2]
 80028ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	887a      	ldrh	r2, [r7, #2]
 80028fa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	887a      	ldrh	r2, [r7, #2]
 8002900:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002918:	2b40      	cmp	r3, #64	; 0x40
 800291a:	d007      	beq.n	800292c <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800292a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002934:	d171      	bne.n	8002a1a <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d004      	beq.n	8002948 <HAL_SPI_TransmitReceive+0x112>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002942:	b29b      	uxth	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d15d      	bne.n	8002a04 <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	8812      	ldrh	r2, [r2, #0]
 8002950:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3302      	adds	r3, #2
 8002956:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800295c:	b29b      	uxth	r3, r3
 800295e:	3b01      	subs	r3, #1
 8002960:	b29a      	uxth	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002966:	e04d      	b.n	8002a04 <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	2b00      	cmp	r3, #0
 800296c:	d01c      	beq.n	80029a8 <HAL_SPI_TransmitReceive+0x172>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d017      	beq.n	80029a8 <HAL_SPI_TransmitReceive+0x172>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b02      	cmp	r3, #2
 8002984:	d110      	bne.n	80029a8 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	8812      	ldrh	r2, [r2, #0]
 800298e:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	3302      	adds	r3, #2
 8002994:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800299a:	b29b      	uxth	r3, r3
 800299c:	3b01      	subs	r3, #1
 800299e:	b29a      	uxth	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d018      	beq.n	80029e4 <HAL_SPI_TransmitReceive+0x1ae>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d111      	bne.n	80029e4 <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3302      	adds	r3, #2
 80029d0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80029e0:	2301      	movs	r3, #1
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80029e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029ea:	d00b      	beq.n	8002a04 <HAL_SPI_TransmitReceive+0x1ce>
 80029ec:	f7fd fc0e 	bl	800020c <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	1ad2      	subs	r2, r2, r3
 80029f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d303      	bcc.n	8002a04 <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002a02:	e0a9      	b.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1ac      	bne.n	8002968 <HAL_SPI_TransmitReceive+0x132>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1a7      	bne.n	8002968 <HAL_SPI_TransmitReceive+0x132>
 8002a18:	e071      	b.n	8002afe <HAL_SPI_TransmitReceive+0x2c8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d004      	beq.n	8002a2c <HAL_SPI_TransmitReceive+0x1f6>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d15e      	bne.n	8002aea <HAL_SPI_TransmitReceive+0x2b4>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	330c      	adds	r3, #12
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	7812      	ldrb	r2, [r2, #0]
 8002a36:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a4c:	e04d      	b.n	8002aea <HAL_SPI_TransmitReceive+0x2b4>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01d      	beq.n	8002a90 <HAL_SPI_TransmitReceive+0x25a>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d018      	beq.n	8002a90 <HAL_SPI_TransmitReceive+0x25a>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d111      	bne.n	8002a90 <HAL_SPI_TransmitReceive+0x25a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f103 020c 	add.w	r2, r3, #12
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	1c59      	adds	r1, r3, #1
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d017      	beq.n	8002aca <HAL_SPI_TransmitReceive+0x294>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d110      	bne.n	8002aca <HAL_SPI_TransmitReceive+0x294>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	607a      	str	r2, [r7, #4]
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	68d2      	ldr	r2, [r2, #12]
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8002aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ad0:	d00b      	beq.n	8002aea <HAL_SPI_TransmitReceive+0x2b4>
 8002ad2:	f7fd fb9b 	bl	800020c <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	1ad2      	subs	r2, r2, r3
 8002adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d303      	bcc.n	8002aea <HAL_SPI_TransmitReceive+0x2b4>
      {
        errorcode = HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002ae8:	e036      	b.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1ac      	bne.n	8002a4e <HAL_SPI_TransmitReceive+0x218>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1a7      	bne.n	8002a4e <HAL_SPI_TransmitReceive+0x218>
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b04:	2201      	movs	r2, #1
 8002b06:	2102      	movs	r1, #2
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	f000 f833 	bl	8002b74 <SPI_WaitFlagStateUntilTimeout>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_SPI_TransmitReceive+0x2e6>
  {
    errorcode = HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002b1a:	e01d      	b.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 f890 	bl	8002c46 <SPI_CheckFlag_BSY>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d006      	beq.n	8002b3a <HAL_SPI_TransmitReceive+0x304>
  {
    errorcode = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2220      	movs	r2, #32
 8002b36:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002b38:	e00e      	b.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10a      	bne.n	8002b58 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	613b      	str	r3, [r7, #16]
 8002b56:	693b      	ldr	r3, [r7, #16]
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002b68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3728      	adds	r7, #40	; 0x28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002b82:	e04d      	b.n	8002c20 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b8a:	d049      	beq.n	8002c20 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d007      	beq.n	8002ba2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002b92:	f7fd fb3b 	bl	800020c <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	1ad2      	subs	r2, r2, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d33e      	bcc.n	8002c20 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	6812      	ldr	r2, [r2, #0]
 8002baa:	6852      	ldr	r2, [r2, #4]
 8002bac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002bb0:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bba:	d111      	bne.n	8002be0 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bc4:	d004      	beq.n	8002bd0 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bce:	d107      	bne.n	8002be0 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002be8:	d110      	bne.n	8002c0c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8002bf8:	400b      	ands	r3, r1
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	6812      	ldr	r2, [r2, #0]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c0a:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e00e      	b.n	8002c3e <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	401a      	ands	r2, r3
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d101      	bne.n	8002c34 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8002c30:	2201      	movs	r2, #1
 8002c32:	e000      	b.n	8002c36 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8002c34:	2200      	movs	r2, #0
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d1a3      	bne.n	8002b84 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b086      	sub	sp, #24
 8002c4a:	af02      	add	r7, sp, #8
 8002c4c:	60f8      	str	r0, [r7, #12]
 8002c4e:	60b9      	str	r1, [r7, #8]
 8002c50:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	9300      	str	r3, [sp, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2180      	movs	r1, #128	; 0x80
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f7ff ff89 	bl	8002b74 <SPI_WaitFlagStateUntilTimeout>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d007      	beq.n	8002c78 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e000      	b.n	8002c7a <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e056      	b.n	8002d42 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d102      	bne.n	8002cac <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f002 fb22 	bl	80052f0 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	6812      	ldr	r2, [r2, #0]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6851      	ldr	r1, [r2, #4]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6892      	ldr	r2, [r2, #8]
 8002cd0:	4311      	orrs	r1, r2
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	68d2      	ldr	r2, [r2, #12]
 8002cd6:	4311      	orrs	r1, r2
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6912      	ldr	r2, [r2, #16]
 8002cdc:	4311      	orrs	r1, r2
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6952      	ldr	r2, [r2, #20]
 8002ce2:	4311      	orrs	r1, r2
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	6992      	ldr	r2, [r2, #24]
 8002ce8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002cec:	4311      	orrs	r1, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	69d2      	ldr	r2, [r2, #28]
 8002cf2:	4311      	orrs	r1, r2
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6a12      	ldr	r2, [r2, #32]
 8002cf8:	4311      	orrs	r1, r2
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6992      	ldr	r2, [r2, #24]
 8002d0a:	0c12      	lsrs	r2, r2, #16
 8002d0c:	f002 0104 	and.w	r1, r2, #4
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d14:	430a      	orrs	r2, r1
 8002d16:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002d20:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6812      	ldr	r2, [r2, #0]
 8002d2a:	69d2      	ldr	r2, [r2, #28]
 8002d2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d30:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b082      	sub	sp, #8
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e01d      	b.n	8002d98 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d106      	bne.n	8002d76 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f002 fb07 	bl	8005384 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2202      	movs	r2, #2
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3304      	adds	r3, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	4610      	mov	r0, r2
 8002d8a:	f000 fa2b 	bl	80031e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6812      	ldr	r2, [r2, #0]
 8002db0:	68d2      	ldr	r2, [r2, #12]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6812      	ldr	r2, [r2, #0]
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d122      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d11b      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0202 	mvn.w	r2, #2
 8002e00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f9c8 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e005      	b.n	8002e2a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f9bb 	bl	800319a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f9ca 	bl	80031be <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	f003 0304 	and.w	r3, r3, #4
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	d122      	bne.n	8002e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b04      	cmp	r3, #4
 8002e4a:	d11b      	bne.n	8002e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f06f 0204 	mvn.w	r2, #4
 8002e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2202      	movs	r2, #2
 8002e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f99e 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8002e70:	e005      	b.n	8002e7e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f991 	bl	800319a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 f9a0 	bl	80031be <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	d122      	bne.n	8002ed8 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d11b      	bne.n	8002ed8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f06f 0208 	mvn.w	r2, #8
 8002ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2204      	movs	r2, #4
 8002eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 f974 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8002ec4:	e005      	b.n	8002ed2 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f967 	bl	800319a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f976 	bl	80031be <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	f003 0310 	and.w	r3, r3, #16
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d122      	bne.n	8002f2c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f003 0310 	and.w	r3, r3, #16
 8002ef0:	2b10      	cmp	r3, #16
 8002ef2:	d11b      	bne.n	8002f2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f06f 0210 	mvn.w	r2, #16
 8002efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2208      	movs	r2, #8
 8002f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f94a 	bl	80031ac <HAL_TIM_IC_CaptureCallback>
 8002f18:	e005      	b.n	8002f26 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f93d 	bl	800319a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 f94c 	bl	80031be <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d10e      	bne.n	8002f58 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d107      	bne.n	8002f58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f06f 0201 	mvn.w	r2, #1
 8002f50:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f002 f8cc 	bl	80050f0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f62:	2b80      	cmp	r3, #128	; 0x80
 8002f64:	d10e      	bne.n	8002f84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f70:	2b80      	cmp	r3, #128	; 0x80
 8002f72:	d107      	bne.n	8002f84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f7c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fa88 	bl	8003494 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f8e:	2b40      	cmp	r3, #64	; 0x40
 8002f90:	d10e      	bne.n	8002fb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9c:	2b40      	cmp	r3, #64	; 0x40
 8002f9e:	d107      	bne.n	8002fb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fa8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f910 	bl	80031d0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	f003 0320 	and.w	r3, r3, #32
 8002fba:	2b20      	cmp	r3, #32
 8002fbc:	d10e      	bne.n	8002fdc <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f003 0320 	and.w	r3, r3, #32
 8002fc8:	2b20      	cmp	r3, #32
 8002fca:	d107      	bne.n	8002fdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f06f 0220 	mvn.w	r2, #32
 8002fd4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fa53 	bl	8003482 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8002fdc:	bf00      	nop
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d101      	bne.n	8003000 <HAL_TIM_ConfigClockSource+0x1c>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e0c8      	b.n	8003192 <HAL_TIM_ConfigClockSource+0x1ae>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800301e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003026:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b40      	cmp	r3, #64	; 0x40
 8003036:	d077      	beq.n	8003128 <HAL_TIM_ConfigClockSource+0x144>
 8003038:	2b40      	cmp	r3, #64	; 0x40
 800303a:	d80e      	bhi.n	800305a <HAL_TIM_ConfigClockSource+0x76>
 800303c:	2b10      	cmp	r3, #16
 800303e:	f000 808a 	beq.w	8003156 <HAL_TIM_ConfigClockSource+0x172>
 8003042:	2b10      	cmp	r3, #16
 8003044:	d802      	bhi.n	800304c <HAL_TIM_ConfigClockSource+0x68>
 8003046:	2b00      	cmp	r3, #0
 8003048:	d07e      	beq.n	8003148 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800304a:	e099      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800304c:	2b20      	cmp	r3, #32
 800304e:	f000 8089 	beq.w	8003164 <HAL_TIM_ConfigClockSource+0x180>
 8003052:	2b30      	cmp	r3, #48	; 0x30
 8003054:	f000 808d 	beq.w	8003172 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8003058:	e092      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800305a:	2b70      	cmp	r3, #112	; 0x70
 800305c:	d016      	beq.n	800308c <HAL_TIM_ConfigClockSource+0xa8>
 800305e:	2b70      	cmp	r3, #112	; 0x70
 8003060:	d804      	bhi.n	800306c <HAL_TIM_ConfigClockSource+0x88>
 8003062:	2b50      	cmp	r3, #80	; 0x50
 8003064:	d040      	beq.n	80030e8 <HAL_TIM_ConfigClockSource+0x104>
 8003066:	2b60      	cmp	r3, #96	; 0x60
 8003068:	d04e      	beq.n	8003108 <HAL_TIM_ConfigClockSource+0x124>
    break;
 800306a:	e089      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800306c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003070:	d003      	beq.n	800307a <HAL_TIM_ConfigClockSource+0x96>
 8003072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003076:	d024      	beq.n	80030c2 <HAL_TIM_ConfigClockSource+0xde>
    break;
 8003078:	e082      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	6892      	ldr	r2, [r2, #8]
 8003084:	f022 0207 	bic.w	r2, r2, #7
 8003088:	609a      	str	r2, [r3, #8]
    break;
 800308a:	e079      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	6899      	ldr	r1, [r3, #8]
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	f000 f98c 	bl	80033b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80030ae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80030b6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	609a      	str	r2, [r3, #8]
    break;
 80030c0:	e05e      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6818      	ldr	r0, [r3, #0]
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	6899      	ldr	r1, [r3, #8]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f000 f971 	bl	80033b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	6892      	ldr	r2, [r2, #8]
 80030e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030e4:	609a      	str	r2, [r3, #8]
    break;
 80030e6:	e04b      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6818      	ldr	r0, [r3, #0]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	6859      	ldr	r1, [r3, #4]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	461a      	mov	r2, r3
 80030f6:	f000 f8db 	bl	80032b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2150      	movs	r1, #80	; 0x50
 8003100:	4618      	mov	r0, r3
 8003102:	f000 f93a 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 8003106:	e03b      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6818      	ldr	r0, [r3, #0]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	6859      	ldr	r1, [r3, #4]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	461a      	mov	r2, r3
 8003116:	f000 f8fd 	bl	8003314 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2160      	movs	r1, #96	; 0x60
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f92a 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 8003126:	e02b      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	6859      	ldr	r1, [r3, #4]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	461a      	mov	r2, r3
 8003136:	f000 f8bb 	bl	80032b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2140      	movs	r1, #64	; 0x40
 8003140:	4618      	mov	r0, r3
 8003142:	f000 f91a 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 8003146:	e01b      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2100      	movs	r1, #0
 800314e:	4618      	mov	r0, r3
 8003150:	f000 f913 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 8003154:	e014      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2110      	movs	r1, #16
 800315c:	4618      	mov	r0, r3
 800315e:	f000 f90c 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 8003162:	e00d      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2120      	movs	r1, #32
 800316a:	4618      	mov	r0, r3
 800316c:	f000 f905 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 8003170:	e006      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2130      	movs	r1, #48	; 0x30
 8003178:	4618      	mov	r0, r3
 800317a:	f000 f8fe 	bl	800337a <TIM_ITRx_SetConfig>
    break;
 800317e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
	...

080031e4 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a2a      	ldr	r2, [pc, #168]	; (80032a4 <TIM_Base_SetConfig+0xc0>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d00b      	beq.n	8003218 <TIM_Base_SetConfig+0x34>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003206:	d007      	beq.n	8003218 <TIM_Base_SetConfig+0x34>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a27      	ldr	r2, [pc, #156]	; (80032a8 <TIM_Base_SetConfig+0xc4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d003      	beq.n	8003218 <TIM_Base_SetConfig+0x34>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a26      	ldr	r2, [pc, #152]	; (80032ac <TIM_Base_SetConfig+0xc8>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d108      	bne.n	800322a <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800321e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	4313      	orrs	r3, r2
 8003228:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a1d      	ldr	r2, [pc, #116]	; (80032a4 <TIM_Base_SetConfig+0xc0>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00b      	beq.n	800324a <TIM_Base_SetConfig+0x66>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003238:	d007      	beq.n	800324a <TIM_Base_SetConfig+0x66>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a1a      	ldr	r2, [pc, #104]	; (80032a8 <TIM_Base_SetConfig+0xc4>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d003      	beq.n	800324a <TIM_Base_SetConfig+0x66>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a19      	ldr	r2, [pc, #100]	; (80032ac <TIM_Base_SetConfig+0xc8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d108      	bne.n	800325c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003250:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	4313      	orrs	r3, r2
 800325a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003262:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4313      	orrs	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a07      	ldr	r2, [pc, #28]	; (80032a4 <TIM_Base_SetConfig+0xc0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d103      	bne.n	8003294 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	615a      	str	r2, [r3, #20]
}
 800329a:	bf00      	nop
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr
 80032a4:	40012c00 	.word	0x40012c00
 80032a8:	40000400 	.word	0x40000400
 80032ac:	40000800 	.word	0x40000800

080032b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b087      	sub	sp, #28
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	f023 0201 	bic.w	r2, r3, #1
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	f023 030a 	bic.w	r3, r3, #10
 80032f4:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	621a      	str	r2, [r3, #32]
}
 800330a:	bf00      	nop
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr

08003314 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003314:	b480      	push	{r7}
 8003316:	b087      	sub	sp, #28
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	f023 0210 	bic.w	r2, r3, #16
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003346:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	031b      	lsls	r3, r3, #12
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	4313      	orrs	r3, r2
 8003350:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003358:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	621a      	str	r2, [r3, #32]
}
 8003370:	bf00      	nop
 8003372:	371c      	adds	r7, #28
 8003374:	46bd      	mov	sp, r7
 8003376:	bc80      	pop	{r7}
 8003378:	4770      	bx	lr

0800337a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800337a:	b480      	push	{r7}
 800337c:	b085      	sub	sp, #20
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
 8003382:	460b      	mov	r3, r1
 8003384:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003396:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003398:	887b      	ldrh	r3, [r7, #2]
 800339a:	f043 0307 	orr.w	r3, r3, #7
 800339e:	b29b      	uxth	r3, r3
 80033a0:	461a      	mov	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	609a      	str	r2, [r3, #8]
}
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
 80033c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	021a      	lsls	r2, r3, #8
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	431a      	orrs	r2, r3
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	609a      	str	r2, [r3, #8]
}
 80033f0:	bf00      	nop
 80033f2:	371c      	adds	r7, #28
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr

080033fa <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
 8003402:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800340a:	2b01      	cmp	r3, #1
 800340c:	d101      	bne.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800340e:	2302      	movs	r3, #2
 8003410:	e032      	b.n	8003478 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2202      	movs	r2, #2
 800341e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	6852      	ldr	r2, [r2, #4]
 800342c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003430:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	6851      	ldr	r1, [r2, #4]
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	6812      	ldr	r2, [r2, #0]
 800344c:	6892      	ldr	r2, [r2, #8]
 800344e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003452:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6812      	ldr	r2, [r2, #0]
 800345c:	6891      	ldr	r1, [r2, #8]
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	6852      	ldr	r2, [r2, #4]
 8003462:	430a      	orrs	r2, r1
 8003464:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr

08003482 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr

08003494 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr

080034a6 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e03f      	b.n	8003538 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f001 ff7d 	bl	80053cc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2224      	movs	r2, #36	; 0x24
 80034d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	68d2      	ldr	r2, [r2, #12]
 80034e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034e8:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f90a 	bl	8003704 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	6912      	ldr	r2, [r2, #16]
 80034fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034fe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6812      	ldr	r2, [r2, #0]
 8003508:	6952      	ldr	r2, [r2, #20]
 800350a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800350e:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	68d2      	ldr	r2, [r2, #12]
 800351a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800351e:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2220      	movs	r2, #32
 800352a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af02      	add	r7, sp, #8
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	603b      	str	r3, [r7, #0]
 800354c:	4613      	mov	r3, r2
 800354e:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b20      	cmp	r3, #32
 800355e:	f040 8082 	bne.w	8003666 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d002      	beq.n	800356e <HAL_UART_Transmit+0x2e>
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e07a      	b.n	8003668 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <HAL_UART_Transmit+0x40>
 800357c:	2302      	movs	r3, #2
 800357e:	e073      	b.n	8003668 <HAL_UART_Transmit+0x128>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2221      	movs	r2, #33	; 0x21
 8003592:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003596:	f7fc fe39 	bl	800020c <HAL_GetTick>
 800359a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	88fa      	ldrh	r2, [r7, #6]
 80035a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	88fa      	ldrh	r2, [r7, #6]
 80035a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80035a8:	e041      	b.n	800362e <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035c0:	d121      	bne.n	8003606 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2200      	movs	r2, #0
 80035ca:	2180      	movs	r1, #128	; 0x80
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 f84f 	bl	8003670 <UART_WaitOnFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e045      	b.n	8003668 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	8812      	ldrh	r2, [r2, #0]
 80035e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035ec:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d103      	bne.n	80035fe <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	3302      	adds	r3, #2
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	e017      	b.n	800362e <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	3301      	adds	r3, #1
 8003602:	60bb      	str	r3, [r7, #8]
 8003604:	e013      	b.n	800362e <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	9300      	str	r3, [sp, #0]
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2200      	movs	r2, #0
 800360e:	2180      	movs	r1, #128	; 0x80
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 f82d 	bl	8003670 <UART_WaitOnFlagUntilTimeout>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e023      	b.n	8003668 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	1c59      	adds	r1, r3, #1
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1b8      	bne.n	80035aa <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	2200      	movs	r2, #0
 8003640:	2140      	movs	r1, #64	; 0x40
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 f814 	bl	8003670 <UART_WaitOnFlagUntilTimeout>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e00a      	b.n	8003668 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	e000      	b.n	8003668 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003666:	2302      	movs	r3, #2
  }
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	4613      	mov	r3, r2
 800367e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003680:	e02c      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003688:	d028      	beq.n	80036dc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003690:	f7fc fdbc 	bl	800020c <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	1ad2      	subs	r2, r2, r3
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	429a      	cmp	r2, r3
 800369e:	d91d      	bls.n	80036dc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	68d2      	ldr	r2, [r2, #12]
 80036aa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80036ae:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	6812      	ldr	r2, [r2, #0]
 80036b8:	6952      	ldr	r2, [r2, #20]
 80036ba:	f022 0201 	bic.w	r2, r2, #1
 80036be:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e00f      	b.n	80036fc <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	401a      	ands	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	bf0c      	ite	eq
 80036ec:	2301      	moveq	r3, #1
 80036ee:	2300      	movne	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	461a      	mov	r2, r3
 80036f4:	79fb      	ldrb	r3, [r7, #7]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d0c3      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800370c:	2300      	movs	r3, #0
 800370e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	6912      	ldr	r2, [r2, #16]
 800371a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68d2      	ldr	r2, [r2, #12]
 8003722:	430a      	orrs	r2, r1
 8003724:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	431a      	orrs	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	4313      	orrs	r3, r2
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	4313      	orrs	r3, r2
 800373a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800374a:	f023 030c 	bic.w	r3, r3, #12
 800374e:	68f9      	ldr	r1, [r7, #12]
 8003750:	430b      	orrs	r3, r1
 8003752:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	6952      	ldr	r2, [r2, #20]
 800375e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6992      	ldr	r2, [r2, #24]
 8003766:	430a      	orrs	r2, r1
 8003768:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a6f      	ldr	r2, [pc, #444]	; (800392c <UART_SetConfig+0x228>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d16b      	bne.n	800384c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681c      	ldr	r4, [r3, #0]
 8003778:	f7fe fc6c 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 800377c:	4602      	mov	r2, r0
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	009a      	lsls	r2, r3, #2
 8003786:	441a      	add	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003792:	4a67      	ldr	r2, [pc, #412]	; (8003930 <UART_SetConfig+0x22c>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	095b      	lsrs	r3, r3, #5
 800379a:	011d      	lsls	r5, r3, #4
 800379c:	f7fe fc5a 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 80037a0:	4602      	mov	r2, r0
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	009a      	lsls	r2, r3, #2
 80037aa:	441a      	add	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80037b6:	f7fe fc4d 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 80037ba:	4602      	mov	r2, r0
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	009a      	lsls	r2, r3, #2
 80037c4:	441a      	add	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d0:	4a57      	ldr	r2, [pc, #348]	; (8003930 <UART_SetConfig+0x22c>)
 80037d2:	fba2 2303 	umull	r2, r3, r2, r3
 80037d6:	095b      	lsrs	r3, r3, #5
 80037d8:	2264      	movs	r2, #100	; 0x64
 80037da:	fb02 f303 	mul.w	r3, r2, r3
 80037de:	1af3      	subs	r3, r6, r3
 80037e0:	011b      	lsls	r3, r3, #4
 80037e2:	3332      	adds	r3, #50	; 0x32
 80037e4:	4a52      	ldr	r2, [pc, #328]	; (8003930 <UART_SetConfig+0x22c>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	095b      	lsrs	r3, r3, #5
 80037ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037f0:	441d      	add	r5, r3
 80037f2:	f7fe fc2f 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 80037f6:	4602      	mov	r2, r0
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009a      	lsls	r2, r3, #2
 8003800:	441a      	add	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	fbb2 f6f3 	udiv	r6, r2, r3
 800380c:	f7fe fc22 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 8003810:	4602      	mov	r2, r0
 8003812:	4613      	mov	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	4413      	add	r3, r2
 8003818:	009a      	lsls	r2, r3, #2
 800381a:	441a      	add	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	fbb2 f3f3 	udiv	r3, r2, r3
 8003826:	4a42      	ldr	r2, [pc, #264]	; (8003930 <UART_SetConfig+0x22c>)
 8003828:	fba2 2303 	umull	r2, r3, r2, r3
 800382c:	095b      	lsrs	r3, r3, #5
 800382e:	2264      	movs	r2, #100	; 0x64
 8003830:	fb02 f303 	mul.w	r3, r2, r3
 8003834:	1af3      	subs	r3, r6, r3
 8003836:	011b      	lsls	r3, r3, #4
 8003838:	3332      	adds	r3, #50	; 0x32
 800383a:	4a3d      	ldr	r2, [pc, #244]	; (8003930 <UART_SetConfig+0x22c>)
 800383c:	fba2 2303 	umull	r2, r3, r2, r3
 8003840:	095b      	lsrs	r3, r3, #5
 8003842:	f003 030f 	and.w	r3, r3, #15
 8003846:	442b      	add	r3, r5
 8003848:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800384a:	e06a      	b.n	8003922 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681c      	ldr	r4, [r3, #0]
 8003850:	f7fe fbec 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8003854:	4602      	mov	r2, r0
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	009a      	lsls	r2, r3, #2
 800385e:	441a      	add	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	fbb2 f3f3 	udiv	r3, r2, r3
 800386a:	4a31      	ldr	r2, [pc, #196]	; (8003930 <UART_SetConfig+0x22c>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	095b      	lsrs	r3, r3, #5
 8003872:	011d      	lsls	r5, r3, #4
 8003874:	f7fe fbda 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8003878:	4602      	mov	r2, r0
 800387a:	4613      	mov	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	4413      	add	r3, r2
 8003880:	009a      	lsls	r2, r3, #2
 8003882:	441a      	add	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	fbb2 f6f3 	udiv	r6, r2, r3
 800388e:	f7fe fbcd 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8003892:	4602      	mov	r2, r0
 8003894:	4613      	mov	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	009a      	lsls	r2, r3, #2
 800389c:	441a      	add	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a8:	4a21      	ldr	r2, [pc, #132]	; (8003930 <UART_SetConfig+0x22c>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	2264      	movs	r2, #100	; 0x64
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	1af3      	subs	r3, r6, r3
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	3332      	adds	r3, #50	; 0x32
 80038bc:	4a1c      	ldr	r2, [pc, #112]	; (8003930 <UART_SetConfig+0x22c>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	095b      	lsrs	r3, r3, #5
 80038c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038c8:	441d      	add	r5, r3
 80038ca:	f7fe fbaf 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 80038ce:	4602      	mov	r2, r0
 80038d0:	4613      	mov	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	009a      	lsls	r2, r3, #2
 80038d8:	441a      	add	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80038e4:	f7fe fba2 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 80038e8:	4602      	mov	r2, r0
 80038ea:	4613      	mov	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4413      	add	r3, r2
 80038f0:	009a      	lsls	r2, r3, #2
 80038f2:	441a      	add	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fe:	4a0c      	ldr	r2, [pc, #48]	; (8003930 <UART_SetConfig+0x22c>)
 8003900:	fba2 2303 	umull	r2, r3, r2, r3
 8003904:	095b      	lsrs	r3, r3, #5
 8003906:	2264      	movs	r2, #100	; 0x64
 8003908:	fb02 f303 	mul.w	r3, r2, r3
 800390c:	1af3      	subs	r3, r6, r3
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	3332      	adds	r3, #50	; 0x32
 8003912:	4a07      	ldr	r2, [pc, #28]	; (8003930 <UART_SetConfig+0x22c>)
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	095b      	lsrs	r3, r3, #5
 800391a:	f003 030f 	and.w	r3, r3, #15
 800391e:	442b      	add	r3, r5
 8003920:	60a3      	str	r3, [r4, #8]
}
 8003922:	bf00      	nop
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800392a:	bf00      	nop
 800392c:	40013800 	.word	0x40013800
 8003930:	51eb851f 	.word	0x51eb851f

08003934 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8003940:	4b0a      	ldr	r3, [pc, #40]	; (800396c <NRF24_DelayMicroSeconds+0x38>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a0a      	ldr	r2, [pc, #40]	; (8003970 <NRF24_DelayMicroSeconds+0x3c>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0c9a      	lsrs	r2, r3, #18
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	fb02 f303 	mul.w	r3, r2, r3
 8003952:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8003954:	bf00      	nop
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	1e5a      	subs	r2, r3, #1
 800395a:	60fa      	str	r2, [r7, #12]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1fa      	bne.n	8003956 <NRF24_DelayMicroSeconds+0x22>
}
 8003960:	bf00      	nop
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	20000010 	.word	0x20000010
 8003970:	165e9f81 	.word	0x165e9f81

08003974 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <NRF24_csn+0x20>
 8003982:	4b0a      	ldr	r3, [pc, #40]	; (80039ac <NRF24_csn+0x38>)
 8003984:	6818      	ldr	r0, [r3, #0]
 8003986:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <NRF24_csn+0x3c>)
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	2201      	movs	r2, #1
 800398c:	4619      	mov	r1, r3
 800398e:	f7fd ff48 	bl	8001822 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8003992:	e007      	b.n	80039a4 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8003994:	4b05      	ldr	r3, [pc, #20]	; (80039ac <NRF24_csn+0x38>)
 8003996:	6818      	ldr	r0, [r3, #0]
 8003998:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <NRF24_csn+0x3c>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	2200      	movs	r2, #0
 800399e:	4619      	mov	r1, r3
 80039a0:	f7fd ff3f 	bl	8001822 <HAL_GPIO_WritePin>
}
 80039a4:	bf00      	nop
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	2000009c 	.word	0x2000009c
 80039b0:	200000a0 	.word	0x200000a0

080039b4 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d008      	beq.n	80039d4 <NRF24_ce+0x20>
 80039c2:	4b0a      	ldr	r3, [pc, #40]	; (80039ec <NRF24_ce+0x38>)
 80039c4:	6818      	ldr	r0, [r3, #0]
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <NRF24_ce+0x3c>)
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	2201      	movs	r2, #1
 80039cc:	4619      	mov	r1, r3
 80039ce:	f7fd ff28 	bl	8001822 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80039d2:	e007      	b.n	80039e4 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80039d4:	4b05      	ldr	r3, [pc, #20]	; (80039ec <NRF24_ce+0x38>)
 80039d6:	6818      	ldr	r0, [r3, #0]
 80039d8:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <NRF24_ce+0x3c>)
 80039da:	881b      	ldrh	r3, [r3, #0]
 80039dc:	2200      	movs	r2, #0
 80039de:	4619      	mov	r1, r3
 80039e0:	f7fd ff1f 	bl	8001822 <HAL_GPIO_WritePin>
}
 80039e4:	bf00      	nop
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	2000009c 	.word	0x2000009c
 80039f0:	200000a2 	.word	0x200000a2

080039f4 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 80039fe:	2000      	movs	r0, #0
 8003a00:	f7ff ffb8 	bl	8003974 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	f003 031f 	and.w	r3, r3, #31
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003a0e:	f107 010c 	add.w	r1, r7, #12
 8003a12:	2364      	movs	r3, #100	; 0x64
 8003a14:	2201      	movs	r2, #1
 8003a16:	480a      	ldr	r0, [pc, #40]	; (8003a40 <NRF24_read_register+0x4c>)
 8003a18:	f7fe fcc4 	bl	80023a4 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8003a1c:	f107 030c 	add.w	r3, r7, #12
 8003a20:	1c59      	adds	r1, r3, #1
 8003a22:	2364      	movs	r3, #100	; 0x64
 8003a24:	2201      	movs	r2, #1
 8003a26:	4806      	ldr	r0, [pc, #24]	; (8003a40 <NRF24_read_register+0x4c>)
 8003a28:	f7fe fdf7 	bl	800261a <HAL_SPI_Receive>
	retData = spiBuf[1];
 8003a2c:	7b7b      	ldrb	r3, [r7, #13]
 8003a2e:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8003a30:	2001      	movs	r0, #1
 8003a32:	f7ff ff9f 	bl	8003974 <NRF24_csn>
	return retData;
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3710      	adds	r7, #16
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	200000a4 	.word	0x200000a4

08003a44 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	6039      	str	r1, [r7, #0]
 8003a4e:	71fb      	strb	r3, [r7, #7]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7ff ff8d 	bl	8003974 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f003 031f 	and.w	r3, r3, #31
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003a64:	f107 010c 	add.w	r1, r7, #12
 8003a68:	2364      	movs	r3, #100	; 0x64
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	4808      	ldr	r0, [pc, #32]	; (8003a90 <NRF24_read_registerN+0x4c>)
 8003a6e:	f7fe fc99 	bl	80023a4 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8003a72:	79bb      	ldrb	r3, [r7, #6]
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	2364      	movs	r3, #100	; 0x64
 8003a78:	6839      	ldr	r1, [r7, #0]
 8003a7a:	4805      	ldr	r0, [pc, #20]	; (8003a90 <NRF24_read_registerN+0x4c>)
 8003a7c:	f7fe fdcd 	bl	800261a <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8003a80:	2001      	movs	r0, #1
 8003a82:	f7ff ff77 	bl	8003974 <NRF24_csn>
}
 8003a86:	bf00      	nop
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	200000a4 	.word	0x200000a4

08003a94 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	460a      	mov	r2, r1
 8003a9e:	71fb      	strb	r3, [r7, #7]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f7ff ff65 	bl	8003974 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	f043 0320 	orr.w	r3, r3, #32
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8003ab4:	79bb      	ldrb	r3, [r7, #6]
 8003ab6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8003ab8:	f107 010c 	add.w	r1, r7, #12
 8003abc:	2364      	movs	r3, #100	; 0x64
 8003abe:	2202      	movs	r2, #2
 8003ac0:	4804      	ldr	r0, [pc, #16]	; (8003ad4 <NRF24_write_register+0x40>)
 8003ac2:	f7fe fc6f 	bl	80023a4 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003ac6:	2001      	movs	r0, #1
 8003ac8:	f7ff ff54 	bl	8003974 <NRF24_csn>
}
 8003acc:	bf00      	nop
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	200000a4 	.word	0x200000a4

08003ad8 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	6039      	str	r1, [r7, #0]
 8003ae2:	71fb      	strb	r3, [r7, #7]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f7ff ff43 	bl	8003974 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	f043 0320 	orr.w	r3, r3, #32
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003af8:	f107 010c 	add.w	r1, r7, #12
 8003afc:	2364      	movs	r3, #100	; 0x64
 8003afe:	2201      	movs	r2, #1
 8003b00:	4808      	ldr	r0, [pc, #32]	; (8003b24 <NRF24_write_registerN+0x4c>)
 8003b02:	f7fe fc4f 	bl	80023a4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8003b06:	79bb      	ldrb	r3, [r7, #6]
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	2364      	movs	r3, #100	; 0x64
 8003b0c:	6839      	ldr	r1, [r7, #0]
 8003b0e:	4805      	ldr	r0, [pc, #20]	; (8003b24 <NRF24_write_registerN+0x4c>)
 8003b10:	f7fe fc48 	bl	80023a4 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003b14:	2001      	movs	r0, #1
 8003b16:	f7ff ff2d 	bl	8003974 <NRF24_csn>
}
 8003b1a:	bf00      	nop
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	200000a4 	.word	0x200000a4

08003b28 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	460b      	mov	r3, r1
 8003b32:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8003b34:	2000      	movs	r0, #0
 8003b36:	f7ff ff1d 	bl	8003974 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8003b3a:	23a0      	movs	r3, #160	; 0xa0
 8003b3c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8003b3e:	f107 010f 	add.w	r1, r7, #15
 8003b42:	2364      	movs	r3, #100	; 0x64
 8003b44:	2201      	movs	r2, #1
 8003b46:	4808      	ldr	r0, [pc, #32]	; (8003b68 <NRF24_write_payload+0x40>)
 8003b48:	f7fe fc2c 	bl	80023a4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8003b4c:	78fb      	ldrb	r3, [r7, #3]
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	2364      	movs	r3, #100	; 0x64
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4804      	ldr	r0, [pc, #16]	; (8003b68 <NRF24_write_payload+0x40>)
 8003b56:	f7fe fc25 	bl	80023a4 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003b5a:	2001      	movs	r0, #1
 8003b5c:	f7ff ff0a 	bl	8003974 <NRF24_csn>
}
 8003b60:	bf00      	nop
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	200000a4 	.word	0x200000a4

08003b6c <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8003b70:	21ff      	movs	r1, #255	; 0xff
 8003b72:	20e1      	movs	r0, #225	; 0xe1
 8003b74:	f7ff ff8e 	bl	8003a94 <NRF24_write_register>
}
 8003b78:	bf00      	nop
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8003b80:	21ff      	movs	r1, #255	; 0xff
 8003b82:	20e2      	movs	r0, #226	; 0xe2
 8003b84:	f7ff ff86 	bl	8003a94 <NRF24_write_register>
}
 8003b88:	bf00      	nop
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8003b92:	2007      	movs	r0, #7
 8003b94:	f7ff ff2e 	bl	80039f4 <NRF24_read_register>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8003ba8:	b082      	sub	sp, #8
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b084      	sub	sp, #16
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
 8003bb2:	61fb      	str	r3, [r7, #28]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	807b      	strh	r3, [r7, #2]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8003bbc:	4b66      	ldr	r3, [pc, #408]	; (8003d58 <NRF24_begin+0x1b0>)
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f107 031c 	add.w	r3, r7, #28
 8003bc4:	2258      	movs	r2, #88	; 0x58
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	f001 fd3a 	bl	8005640 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8003bcc:	4a63      	ldr	r2, [pc, #396]	; (8003d5c <NRF24_begin+0x1b4>)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8003bd2:	4a63      	ldr	r2, [pc, #396]	; (8003d60 <NRF24_begin+0x1b8>)
 8003bd4:	887b      	ldrh	r3, [r7, #2]
 8003bd6:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8003bd8:	4a62      	ldr	r2, [pc, #392]	; (8003d64 <NRF24_begin+0x1bc>)
 8003bda:	883b      	ldrh	r3, [r7, #0]
 8003bdc:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8003bde:	2001      	movs	r0, #1
 8003be0:	f7ff fec8 	bl	8003974 <NRF24_csn>
	NRF24_ce(0);
 8003be4:	2000      	movs	r0, #0
 8003be6:	f7ff fee5 	bl	80039b4 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8003bea:	2005      	movs	r0, #5
 8003bec:	f7fc fb18 	bl	8000220 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8003bf0:	2108      	movs	r1, #8
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	f7ff ff4e 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8003bf8:	213f      	movs	r1, #63	; 0x3f
 8003bfa:	2001      	movs	r0, #1
 8003bfc:	f7ff ff4a 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8003c00:	2103      	movs	r1, #3
 8003c02:	2002      	movs	r0, #2
 8003c04:	f7ff ff46 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8003c08:	2103      	movs	r1, #3
 8003c0a:	2003      	movs	r0, #3
 8003c0c:	f7ff ff42 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8003c10:	2103      	movs	r1, #3
 8003c12:	2004      	movs	r0, #4
 8003c14:	f7ff ff3e 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8003c18:	2102      	movs	r1, #2
 8003c1a:	2005      	movs	r0, #5
 8003c1c:	f7ff ff3a 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8003c20:	210f      	movs	r1, #15
 8003c22:	2006      	movs	r0, #6
 8003c24:	f7ff ff36 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8003c28:	210e      	movs	r1, #14
 8003c2a:	2007      	movs	r0, #7
 8003c2c:	f7ff ff32 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8003c30:	2100      	movs	r1, #0
 8003c32:	2008      	movs	r0, #8
 8003c34:	f7ff ff2e 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8003c38:	2100      	movs	r1, #0
 8003c3a:	2009      	movs	r0, #9
 8003c3c:	f7ff ff2a 	bl	8003a94 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8003c40:	23e7      	movs	r3, #231	; 0xe7
 8003c42:	733b      	strb	r3, [r7, #12]
 8003c44:	23e7      	movs	r3, #231	; 0xe7
 8003c46:	72fb      	strb	r3, [r7, #11]
 8003c48:	23e7      	movs	r3, #231	; 0xe7
 8003c4a:	72bb      	strb	r3, [r7, #10]
 8003c4c:	23e7      	movs	r3, #231	; 0xe7
 8003c4e:	727b      	strb	r3, [r7, #9]
 8003c50:	23e7      	movs	r3, #231	; 0xe7
 8003c52:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8003c54:	f107 0308 	add.w	r3, r7, #8
 8003c58:	2205      	movs	r2, #5
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	200a      	movs	r0, #10
 8003c5e:	f7ff ff3b 	bl	8003ad8 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 8003c62:	23c2      	movs	r3, #194	; 0xc2
 8003c64:	733b      	strb	r3, [r7, #12]
 8003c66:	23c2      	movs	r3, #194	; 0xc2
 8003c68:	72fb      	strb	r3, [r7, #11]
 8003c6a:	23c2      	movs	r3, #194	; 0xc2
 8003c6c:	72bb      	strb	r3, [r7, #10]
 8003c6e:	23c2      	movs	r3, #194	; 0xc2
 8003c70:	727b      	strb	r3, [r7, #9]
 8003c72:	23c2      	movs	r3, #194	; 0xc2
 8003c74:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8003c76:	f107 0308 	add.w	r3, r7, #8
 8003c7a:	2205      	movs	r2, #5
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	200b      	movs	r0, #11
 8003c80:	f7ff ff2a 	bl	8003ad8 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8003c84:	21c3      	movs	r1, #195	; 0xc3
 8003c86:	200c      	movs	r0, #12
 8003c88:	f7ff ff04 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8003c8c:	21c4      	movs	r1, #196	; 0xc4
 8003c8e:	200d      	movs	r0, #13
 8003c90:	f7ff ff00 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8003c94:	21c5      	movs	r1, #197	; 0xc5
 8003c96:	200e      	movs	r0, #14
 8003c98:	f7ff fefc 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8003c9c:	21c6      	movs	r1, #198	; 0xc6
 8003c9e:	200f      	movs	r0, #15
 8003ca0:	f7ff fef8 	bl	8003a94 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8003ca4:	23e7      	movs	r3, #231	; 0xe7
 8003ca6:	733b      	strb	r3, [r7, #12]
 8003ca8:	23e7      	movs	r3, #231	; 0xe7
 8003caa:	72fb      	strb	r3, [r7, #11]
 8003cac:	23e7      	movs	r3, #231	; 0xe7
 8003cae:	72bb      	strb	r3, [r7, #10]
 8003cb0:	23e7      	movs	r3, #231	; 0xe7
 8003cb2:	727b      	strb	r3, [r7, #9]
 8003cb4:	23e7      	movs	r3, #231	; 0xe7
 8003cb6:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8003cb8:	f107 0308 	add.w	r3, r7, #8
 8003cbc:	2205      	movs	r2, #5
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	2010      	movs	r0, #16
 8003cc2:	f7ff ff09 	bl	8003ad8 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	2011      	movs	r0, #17
 8003cca:	f7ff fee3 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8003cce:	2100      	movs	r1, #0
 8003cd0:	2012      	movs	r0, #18
 8003cd2:	f7ff fedf 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	2013      	movs	r0, #19
 8003cda:	f7ff fedb 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8003cde:	2100      	movs	r1, #0
 8003ce0:	2014      	movs	r0, #20
 8003ce2:	f7ff fed7 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	2015      	movs	r0, #21
 8003cea:	f7ff fed3 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8003cee:	2100      	movs	r1, #0
 8003cf0:	2016      	movs	r0, #22
 8003cf2:	f7ff fecf 	bl	8003a94 <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 8003cf6:	f000 fa6d 	bl	80041d4 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	201c      	movs	r0, #28
 8003cfe:	f7ff fec9 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8003d02:	2100      	movs	r1, #0
 8003d04:	201d      	movs	r0, #29
 8003d06:	f7ff fec5 	bl	8003a94 <NRF24_write_register>
	printRadioSettings();
 8003d0a:	f000 fa7d 	bl	8004208 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8003d0e:	210f      	movs	r1, #15
 8003d10:	200f      	movs	r0, #15
 8003d12:	f000 f8ad 	bl	8003e70 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 8003d16:	2003      	movs	r0, #3
 8003d18:	f000 f910 	bl	8003f3c <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	f000 f947 	bl	8003fb0 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8003d22:	2002      	movs	r0, #2
 8003d24:	f000 f98a 	bl	800403c <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8003d28:	f000 f8f0 	bl	8003f0c <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8003d2c:	2020      	movs	r0, #32
 8003d2e:	f000 f8cf 	bl	8003ed0 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 8003d32:	f000 fa46 	bl	80041c2 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 8003d36:	204c      	movs	r0, #76	; 0x4c
 8003d38:	f000 f8b5 	bl	8003ea6 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8003d3c:	f7ff ff16 	bl	8003b6c <NRF24_flush_tx>
	NRF24_flush_rx();
 8003d40:	f7ff ff1c 	bl	8003b7c <NRF24_flush_rx>
	
	NRF24_powerDown();
 8003d44:	f000 f9a2 	bl	800408c <NRF24_powerDown>
	
}
 8003d48:	bf00      	nop
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d52:	b002      	add	sp, #8
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	200000a4 	.word	0x200000a4
 8003d5c:	2000009c 	.word	0x2000009c
 8003d60:	200000a0 	.word	0x200000a0
 8003d64:	200000a2 	.word	0x200000a2

08003d68 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	f7ff fe21 	bl	80039b4 <NRF24_ce>
	NRF24_flush_tx();
 8003d72:	f7ff fefb 	bl	8003b6c <NRF24_flush_tx>
	NRF24_flush_rx();
 8003d76:	f7ff ff01 	bl	8003b7c <NRF24_flush_rx>
}
 8003d7a:	bf00      	nop
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8003d8c:	f000 fa19 	bl	80041c2 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8003d90:	78fb      	ldrb	r3, [r7, #3]
 8003d92:	4619      	mov	r1, r3
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 f9b8 	bl	800410a <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8003d9a:	f7fc fa37 	bl	800020c <HAL_GetTick>
 8003d9e:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8003da0:	230a      	movs	r3, #10
 8003da2:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8003da4:	f107 030d 	add.w	r3, r7, #13
 8003da8:	2201      	movs	r2, #1
 8003daa:	4619      	mov	r1, r3
 8003dac:	2008      	movs	r0, #8
 8003dae:	f7ff fe49 	bl	8003a44 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8003db2:	f7ff feeb 	bl	8003b8c <NRF24_get_status>
 8003db6:	4603      	mov	r3, r0
 8003db8:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d107      	bne.n	8003dd4 <NRF24_write+0x54>
 8003dc4:	f7fc fa22 	bl	800020c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	1ad2      	subs	r2, r2, r3
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d3e7      	bcc.n	8003da4 <NRF24_write+0x24>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8003dd4:	f107 010b 	add.w	r1, r7, #11
 8003dd8:	f107 030c 	add.w	r3, r7, #12
 8003ddc:	4a0c      	ldr	r2, [pc, #48]	; (8003e10 <NRF24_write+0x90>)
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 f9bc 	bl	800415c <NRF24_whatHappened>
	retStatus = tx_ok;
 8003de4:	7b3b      	ldrb	r3, [r7, #12]
 8003de6:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8003de8:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <NRF24_write+0x90>)
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d005      	beq.n	8003dfc <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8003df0:	f000 f884 	bl	8003efc <NRF24_getDynamicPayloadSize>
 8003df4:	4603      	mov	r3, r0
 8003df6:	461a      	mov	r2, r3
 8003df8:	4b06      	ldr	r3, [pc, #24]	; (8003e14 <NRF24_write+0x94>)
 8003dfa:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 8003dfc:	f000 f80c 	bl	8003e18 <NRF24_available>
	NRF24_flush_tx();
 8003e00:	f7ff feb4 	bl	8003b6c <NRF24_flush_tx>
	return retStatus;
 8003e04:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3718      	adds	r7, #24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	20000094 	.word	0x20000094
 8003e14:	20000095 	.word	0x20000095

08003e18 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	f000 f944 	bl	80040aa <NRF24_availablePipe>
 8003e22:	4603      	mov	r3, r0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8003e32:	463b      	mov	r3, r7
 8003e34:	2205      	movs	r2, #5
 8003e36:	4619      	mov	r1, r3
 8003e38:	200a      	movs	r0, #10
 8003e3a:	f7ff fe4d 	bl	8003ad8 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8003e3e:	463b      	mov	r3, r7
 8003e40:	2205      	movs	r2, #5
 8003e42:	4619      	mov	r1, r3
 8003e44:	2010      	movs	r0, #16
 8003e46:	f7ff fe47 	bl	8003ad8 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 8003e4a:	2320      	movs	r3, #32
 8003e4c:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8003e4e:	4b07      	ldr	r3, [pc, #28]	; (8003e6c <NRF24_openWritingPipe+0x44>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	7bfa      	ldrb	r2, [r7, #15]
 8003e54:	4293      	cmp	r3, r2
 8003e56:	bf28      	it	cs
 8003e58:	4613      	movcs	r3, r2
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	2011      	movs	r0, #17
 8003e60:	f7ff fe18 	bl	8003a94 <NRF24_write_register>
}
 8003e64:	bf00      	nop
 8003e66:	3710      	adds	r7, #16
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	20000096 	.word	0x20000096

08003e70 <NRF24_setRetries>:
	}
	
}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	460a      	mov	r2, r1
 8003e7a:	71fb      	strb	r3, [r7, #7]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	011b      	lsls	r3, r3, #4
 8003e84:	b25a      	sxtb	r2, r3
 8003e86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	b25b      	sxtb	r3, r3
 8003e90:	4313      	orrs	r3, r2
 8003e92:	b25b      	sxtb	r3, r3
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	4619      	mov	r1, r3
 8003e98:	2004      	movs	r0, #4
 8003e9a:	f7ff fdfb 	bl	8003a94 <NRF24_write_register>
}
 8003e9e:	bf00      	nop
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b084      	sub	sp, #16
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	4603      	mov	r3, r0
 8003eae:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8003eb0:	237f      	movs	r3, #127	; 0x7f
 8003eb2:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8003eb4:	7bfa      	ldrb	r2, [r7, #15]
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	bf28      	it	cs
 8003ebc:	4613      	movcs	r3, r2
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	2005      	movs	r0, #5
 8003ec4:	f7ff fde6 	bl	8003a94 <NRF24_write_register>
}
 8003ec8:	bf00      	nop
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8003eda:	2320      	movs	r3, #32
 8003edc:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8003ede:	7bfa      	ldrb	r2, [r7, #15]
 8003ee0:	79fb      	ldrb	r3, [r7, #7]
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	bf28      	it	cs
 8003ee6:	4613      	movcs	r3, r2
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	4b03      	ldr	r3, [pc, #12]	; (8003ef8 <NRF24_setPayloadSize+0x28>)
 8003eec:	701a      	strb	r2, [r3, #0]
}
 8003eee:	bf00      	nop
 8003ef0:	3714      	adds	r7, #20
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr
 8003ef8:	20000096 	.word	0x20000096

08003efc <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8003f00:	2060      	movs	r0, #96	; 0x60
 8003f02:	f7ff fd77 	bl	80039f4 <NRF24_read_register>
 8003f06:	4603      	mov	r3, r0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8003f10:	201d      	movs	r0, #29
 8003f12:	f7ff fd6f 	bl	80039f4 <NRF24_read_register>
 8003f16:	4603      	mov	r3, r0
 8003f18:	f023 0304 	bic.w	r3, r3, #4
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	4619      	mov	r1, r3
 8003f20:	201d      	movs	r0, #29
 8003f22:	f7ff fdb7 	bl	8003a94 <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 8003f26:	2100      	movs	r1, #0
 8003f28:	201c      	movs	r0, #28
 8003f2a:	f7ff fdb3 	bl	8003a94 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8003f2e:	4b02      	ldr	r3, [pc, #8]	; (8003f38 <NRF24_disableDynamicPayloads+0x2c>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	20000097 	.word	0x20000097

08003f3c <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8003f46:	2006      	movs	r0, #6
 8003f48:	f7ff fd54 	bl	80039f4 <NRF24_read_register>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	f023 0306 	bic.w	r3, r3, #6
 8003f56:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	2b03      	cmp	r3, #3
 8003f5c:	d104      	bne.n	8003f68 <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
 8003f60:	f043 0306 	orr.w	r3, r3, #6
 8003f64:	73fb      	strb	r3, [r7, #15]
 8003f66:	e019      	b.n	8003f9c <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d104      	bne.n	8003f78 <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
 8003f70:	f043 0304 	orr.w	r3, r3, #4
 8003f74:	73fb      	strb	r3, [r7, #15]
 8003f76:	e011      	b.n	8003f9c <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d104      	bne.n	8003f88 <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
 8003f80:	f043 0302 	orr.w	r3, r3, #2
 8003f84:	73fb      	strb	r3, [r7, #15]
 8003f86:	e009      	b.n	8003f9c <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d006      	beq.n	8003f9c <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8003f8e:	79fb      	ldrb	r3, [r7, #7]
 8003f90:	2b04      	cmp	r3, #4
 8003f92:	d103      	bne.n	8003f9c <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8003f94:	7bfb      	ldrb	r3, [r7, #15]
 8003f96:	f043 0306 	orr.w	r3, r3, #6
 8003f9a:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8003f9c:	7bfb      	ldrb	r3, [r7, #15]
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	2006      	movs	r0, #6
 8003fa2:	f7ff fd77 	bl	8003a94 <NRF24_write_register>
}
 8003fa6:	bf00      	nop
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8003fbe:	2006      	movs	r0, #6
 8003fc0:	f7ff fd18 	bl	80039f4 <NRF24_read_register>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8003fc8:	4b1b      	ldr	r3, [pc, #108]	; (8004038 <NRF24_setDataRate+0x88>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8003fce:	7bbb      	ldrb	r3, [r7, #14]
 8003fd0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8003fd4:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d107      	bne.n	8003fec <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8003fdc:	4b16      	ldr	r3, [pc, #88]	; (8004038 <NRF24_setDataRate+0x88>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8003fe2:	7bbb      	ldrb	r3, [r7, #14]
 8003fe4:	f043 0320 	orr.w	r3, r3, #32
 8003fe8:	73bb      	strb	r3, [r7, #14]
 8003fea:	e00d      	b.n	8004008 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8003fec:	79fb      	ldrb	r3, [r7, #7]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d107      	bne.n	8004002 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8003ff2:	4b11      	ldr	r3, [pc, #68]	; (8004038 <NRF24_setDataRate+0x88>)
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8003ff8:	7bbb      	ldrb	r3, [r7, #14]
 8003ffa:	f043 0308 	orr.w	r3, r3, #8
 8003ffe:	73bb      	strb	r3, [r7, #14]
 8004000:	e002      	b.n	8004008 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8004002:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <NRF24_setDataRate+0x88>)
 8004004:	2200      	movs	r2, #0
 8004006:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8004008:	7bbb      	ldrb	r3, [r7, #14]
 800400a:	4619      	mov	r1, r3
 800400c:	2006      	movs	r0, #6
 800400e:	f7ff fd41 	bl	8003a94 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8004012:	2006      	movs	r0, #6
 8004014:	f7ff fcee 	bl	80039f4 <NRF24_read_register>
 8004018:	4603      	mov	r3, r0
 800401a:	461a      	mov	r2, r3
 800401c:	7bbb      	ldrb	r3, [r7, #14]
 800401e:	4293      	cmp	r3, r2
 8004020:	d102      	bne.n	8004028 <NRF24_setDataRate+0x78>
  {
    result = true;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
 8004026:	e002      	b.n	800402e <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <NRF24_setDataRate+0x88>)
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
  }

  return result;
 800402e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20000098 	.word	0x20000098

0800403c <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	4603      	mov	r3, r0
 8004044:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8004046:	2000      	movs	r0, #0
 8004048:	f7ff fcd4 	bl	80039f4 <NRF24_read_register>
 800404c:	4603      	mov	r3, r0
 800404e:	f023 030c 	bic.w	r3, r3, #12
 8004052:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00f      	beq.n	800407a <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d104      	bne.n	800406a <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8004060:	7bfb      	ldrb	r3, [r7, #15]
 8004062:	f043 0308 	orr.w	r3, r3, #8
 8004066:	73fb      	strb	r3, [r7, #15]
 8004068:	e007      	b.n	800407a <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 800406a:	7bfb      	ldrb	r3, [r7, #15]
 800406c:	f043 0308 	orr.w	r3, r3, #8
 8004070:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8004072:	7bfb      	ldrb	r3, [r7, #15]
 8004074:	f043 0304 	orr.w	r3, r3, #4
 8004078:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	4619      	mov	r1, r3
 800407e:	2000      	movs	r0, #0
 8004080:	f7ff fd08 	bl	8003a94 <NRF24_write_register>
}
 8004084:	bf00      	nop
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8004090:	2000      	movs	r0, #0
 8004092:	f7ff fcaf 	bl	80039f4 <NRF24_read_register>
 8004096:	4603      	mov	r3, r0
 8004098:	f023 0302 	bic.w	r3, r3, #2
 800409c:	b2db      	uxtb	r3, r3
 800409e:	4619      	mov	r1, r3
 80040a0:	2000      	movs	r0, #0
 80040a2:	f7ff fcf7 	bl	8003a94 <NRF24_write_register>
}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}

080040aa <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 80040b2:	f7ff fd6b 	bl	8003b8c <NRF24_get_status>
 80040b6:	4603      	mov	r3, r0
 80040b8:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
 80040bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	bf14      	ite	ne
 80040c4:	2301      	movne	r3, #1
 80040c6:	2300      	moveq	r3, #0
 80040c8:	73bb      	strb	r3, [r7, #14]

  if (result)
 80040ca:	7bbb      	ldrb	r3, [r7, #14]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d017      	beq.n	8004100 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d007      	beq.n	80040e6 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	085b      	lsrs	r3, r3, #1
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 80040e6:	2140      	movs	r1, #64	; 0x40
 80040e8:	2007      	movs	r0, #7
 80040ea:	f7ff fcd3 	bl	8003a94 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 80040f8:	2120      	movs	r1, #32
 80040fa:	2007      	movs	r0, #7
 80040fc:	f7ff fcca 	bl	8003a94 <NRF24_write_register>
    }
  }
  return result;
 8004100:	7bbb      	ldrb	r3, [r7, #14]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b082      	sub	sp, #8
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
 8004112:	460b      	mov	r3, r1
 8004114:	70fb      	strb	r3, [r7, #3]
	// Transmitter power-up
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8004116:	2000      	movs	r0, #0
 8004118:	f7ff fc6c 	bl	80039f4 <NRF24_read_register>
 800411c:	4603      	mov	r3, r0
 800411e:	f043 0302 	orr.w	r3, r3, #2
 8004122:	b2db      	uxtb	r3, r3
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	b2db      	uxtb	r3, r3
 800412a:	4619      	mov	r1, r3
 800412c:	2000      	movs	r0, #0
 800412e:	f7ff fcb1 	bl	8003a94 <NRF24_write_register>
  NRF24_DelayMicroSeconds(150);
 8004132:	2096      	movs	r0, #150	; 0x96
 8004134:	f7ff fbfe 	bl	8003934 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8004138:	78fb      	ldrb	r3, [r7, #3]
 800413a:	4619      	mov	r1, r3
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f7ff fcf3 	bl	8003b28 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8004142:	2001      	movs	r0, #1
 8004144:	f7ff fc36 	bl	80039b4 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8004148:	200f      	movs	r0, #15
 800414a:	f7ff fbf3 	bl	8003934 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 800414e:	2000      	movs	r0, #0
 8004150:	f7ff fc30 	bl	80039b4 <NRF24_ce>
}
 8004154:	bf00      	nop
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8004168:	f7ff fd10 	bl	8003b8c <NRF24_get_status>
 800416c:	4603      	mov	r3, r0
 800416e:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8004176:	2170      	movs	r1, #112	; 0x70
 8004178:	2007      	movs	r0, #7
 800417a:	f7ff fc8b 	bl	8003a94 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 800417e:	7dfb      	ldrb	r3, [r7, #23]
 8004180:	f003 0320 	and.w	r3, r3, #32
 8004184:	2b00      	cmp	r3, #0
 8004186:	bf14      	ite	ne
 8004188:	2301      	movne	r3, #1
 800418a:	2300      	moveq	r3, #0
 800418c:	b2da      	uxtb	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8004192:	7dfb      	ldrb	r3, [r7, #23]
 8004194:	f003 0310 	and.w	r3, r3, #16
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf14      	ite	ne
 800419c:	2301      	movne	r3, #1
 800419e:	2300      	moveq	r3, #0
 80041a0:	b2da      	uxtb	r2, r3
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 80041a6:	7dfb      	ldrb	r3, [r7, #23]
 80041a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bf14      	ite	ne
 80041b0:	2301      	movne	r3, #1
 80041b2:	2300      	moveq	r3, #0
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	701a      	strb	r2, [r3, #0]
}
 80041ba:	bf00      	nop
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80041c6:	2170      	movs	r1, #112	; 0x70
 80041c8:	2007      	movs	r0, #7
 80041ca:	f7ff fc63 	bl	8003a94 <NRF24_write_register>
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80041da:	2000      	movs	r0, #0
 80041dc:	f7ff fbca 	bl	8003974 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 80041e0:	2350      	movs	r3, #80	; 0x50
 80041e2:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 80041e4:	2373      	movs	r3, #115	; 0x73
 80041e6:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 80041e8:	1d39      	adds	r1, r7, #4
 80041ea:	2364      	movs	r3, #100	; 0x64
 80041ec:	2202      	movs	r2, #2
 80041ee:	4805      	ldr	r0, [pc, #20]	; (8004204 <NRF24_ACTIVATE_cmd+0x30>)
 80041f0:	f7fe f8d8 	bl	80023a4 <HAL_SPI_Transmit>
	NRF24_csn(1);
 80041f4:	2001      	movs	r0, #1
 80041f6:	f7ff fbbd 	bl	8003974 <NRF24_csn>
}
 80041fa:	bf00      	nop
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	200000a4 	.word	0x200000a4

08004208 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8004208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800420a:	b0a1      	sub	sp, #132	; 0x84
 800420c:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800420e:	f107 0308 	add.w	r3, r7, #8
 8004212:	4ab6      	ldr	r2, [pc, #728]	; (80044ec <printRadioSettings+0x2e4>)
 8004214:	461c      	mov	r4, r3
 8004216:	4615      	mov	r5, r2
 8004218:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800421a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800421c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800421e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004224:	682b      	ldr	r3, [r5, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	8022      	strh	r2, [r4, #0]
 800422a:	3402      	adds	r4, #2
 800422c:	0c1b      	lsrs	r3, r3, #16
 800422e:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004230:	f107 0308 	add.w	r3, r7, #8
 8004234:	4618      	mov	r0, r3
 8004236:	f7fb ff89 	bl	800014c <strlen>
 800423a:	4603      	mov	r3, r0
 800423c:	b29a      	uxth	r2, r3
 800423e:	f107 0108 	add.w	r1, r7, #8
 8004242:	230a      	movs	r3, #10
 8004244:	48aa      	ldr	r0, [pc, #680]	; (80044f0 <printRadioSettings+0x2e8>)
 8004246:	f7ff f97b 	bl	8003540 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 800424a:	2000      	movs	r0, #0
 800424c:	f7ff fbd2 	bl	80039f4 <NRF24_read_register>
 8004250:	4603      	mov	r3, r0
 8004252:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8004256:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800425a:	f003 0308 	and.w	r3, r3, #8
 800425e:	2b00      	cmp	r3, #0
 8004260:	d020      	beq.n	80042a4 <printRadioSettings+0x9c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8004262:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004266:	f003 0304 	and.w	r3, r3, #4
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00b      	beq.n	8004286 <printRadioSettings+0x7e>
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	4aa0      	ldr	r2, [pc, #640]	; (80044f4 <printRadioSettings+0x2ec>)
 8004274:	461c      	mov	r4, r3
 8004276:	4615      	mov	r5, r2
 8004278:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800427a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800427c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004280:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004284:	e017      	b.n	80042b6 <printRadioSettings+0xae>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8004286:	f107 0308 	add.w	r3, r7, #8
 800428a:	4a9b      	ldr	r2, [pc, #620]	; (80044f8 <printRadioSettings+0x2f0>)
 800428c:	461c      	mov	r4, r3
 800428e:	4615      	mov	r5, r2
 8004290:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004294:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004298:	c403      	stmia	r4!, {r0, r1}
 800429a:	8022      	strh	r2, [r4, #0]
 800429c:	3402      	adds	r4, #2
 800429e:	0c13      	lsrs	r3, r2, #16
 80042a0:	7023      	strb	r3, [r4, #0]
 80042a2:	e008      	b.n	80042b6 <printRadioSettings+0xae>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 80042a4:	f107 0308 	add.w	r3, r7, #8
 80042a8:	4a94      	ldr	r2, [pc, #592]	; (80044fc <printRadioSettings+0x2f4>)
 80042aa:	461c      	mov	r4, r3
 80042ac:	4615      	mov	r5, r2
 80042ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042b2:	682b      	ldr	r3, [r5, #0]
 80042b4:	6023      	str	r3, [r4, #0]
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80042b6:	f107 0308 	add.w	r3, r7, #8
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fb ff46 	bl	800014c <strlen>
 80042c0:	4603      	mov	r3, r0
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	f107 0108 	add.w	r1, r7, #8
 80042c8:	230a      	movs	r3, #10
 80042ca:	4889      	ldr	r0, [pc, #548]	; (80044f0 <printRadioSettings+0x2e8>)
 80042cc:	f7ff f938 	bl	8003540 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 80042d0:	2001      	movs	r0, #1
 80042d2:	f7ff fb8f 	bl	80039f4 <NRF24_read_register>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80042dc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042e0:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	bfcc      	ite	gt
 80042e8:	2301      	movgt	r3, #1
 80042ea:	2300      	movle	r3, #0
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80042f0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042f4:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	bfcc      	ite	gt
 80042fc:	2301      	movgt	r3, #1
 80042fe:	2300      	movle	r3, #0
 8004300:	b2db      	uxtb	r3, r3
 8004302:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004304:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004308:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800430c:	2b00      	cmp	r3, #0
 800430e:	bfcc      	ite	gt
 8004310:	2301      	movgt	r3, #1
 8004312:	2300      	movle	r3, #0
 8004314:	b2db      	uxtb	r3, r3
 8004316:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004318:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800431c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004320:	2b00      	cmp	r3, #0
 8004322:	bfcc      	ite	gt
 8004324:	2301      	movgt	r3, #1
 8004326:	2300      	movle	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800432c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004330:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004334:	2b00      	cmp	r3, #0
 8004336:	bfcc      	ite	gt
 8004338:	2301      	movgt	r3, #1
 800433a:	2300      	movle	r3, #0
 800433c:	b2db      	uxtb	r3, r3
 800433e:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004340:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004344:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004348:	2b00      	cmp	r3, #0
 800434a:	bfcc      	ite	gt
 800434c:	2301      	movgt	r3, #1
 800434e:	2300      	movle	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	f107 0008 	add.w	r0, r7, #8
 8004356:	9303      	str	r3, [sp, #12]
 8004358:	9402      	str	r4, [sp, #8]
 800435a:	9101      	str	r1, [sp, #4]
 800435c:	9200      	str	r2, [sp, #0]
 800435e:	4633      	mov	r3, r6
 8004360:	462a      	mov	r2, r5
 8004362:	4967      	ldr	r1, [pc, #412]	; (8004500 <printRadioSettings+0x2f8>)
 8004364:	f001 f980 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004368:	f107 0308 	add.w	r3, r7, #8
 800436c:	4618      	mov	r0, r3
 800436e:	f7fb feed 	bl	800014c <strlen>
 8004372:	4603      	mov	r3, r0
 8004374:	b29a      	uxth	r2, r3
 8004376:	f107 0108 	add.w	r1, r7, #8
 800437a:	230a      	movs	r3, #10
 800437c:	485c      	ldr	r0, [pc, #368]	; (80044f0 <printRadioSettings+0x2e8>)
 800437e:	f7ff f8df 	bl	8003540 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8004382:	2002      	movs	r0, #2
 8004384:	f7ff fb36 	bl	80039f4 <NRF24_read_register>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800438e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004392:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004396:	2b00      	cmp	r3, #0
 8004398:	bfcc      	ite	gt
 800439a:	2301      	movgt	r3, #1
 800439c:	2300      	movle	r3, #0
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80043a2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043a6:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	bfcc      	ite	gt
 80043ae:	2301      	movgt	r3, #1
 80043b0:	2300      	movle	r3, #0
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80043b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043ba:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80043be:	2b00      	cmp	r3, #0
 80043c0:	bfcc      	ite	gt
 80043c2:	2301      	movgt	r3, #1
 80043c4:	2300      	movle	r3, #0
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80043ca:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043ce:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	bfcc      	ite	gt
 80043d6:	2301      	movgt	r3, #1
 80043d8:	2300      	movle	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80043de:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043e2:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	bfcc      	ite	gt
 80043ea:	2301      	movgt	r3, #1
 80043ec:	2300      	movle	r3, #0
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80043f2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043f6:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	bfcc      	ite	gt
 80043fe:	2301      	movgt	r3, #1
 8004400:	2300      	movle	r3, #0
 8004402:	b2db      	uxtb	r3, r3
 8004404:	f107 0008 	add.w	r0, r7, #8
 8004408:	9303      	str	r3, [sp, #12]
 800440a:	9402      	str	r4, [sp, #8]
 800440c:	9101      	str	r1, [sp, #4]
 800440e:	9200      	str	r2, [sp, #0]
 8004410:	4633      	mov	r3, r6
 8004412:	462a      	mov	r2, r5
 8004414:	493b      	ldr	r1, [pc, #236]	; (8004504 <printRadioSettings+0x2fc>)
 8004416:	f001 f927 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800441a:	f107 0308 	add.w	r3, r7, #8
 800441e:	4618      	mov	r0, r3
 8004420:	f7fb fe94 	bl	800014c <strlen>
 8004424:	4603      	mov	r3, r0
 8004426:	b29a      	uxth	r2, r3
 8004428:	f107 0108 	add.w	r1, r7, #8
 800442c:	230a      	movs	r3, #10
 800442e:	4830      	ldr	r0, [pc, #192]	; (80044f0 <printRadioSettings+0x2e8>)
 8004430:	f7ff f886 	bl	8003540 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8004434:	2003      	movs	r0, #3
 8004436:	f7ff fadd 	bl	80039f4 <NRF24_read_register>
 800443a:	4603      	mov	r3, r0
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8004444:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004448:	3302      	adds	r3, #2
 800444a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 800444e:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8004452:	f107 0308 	add.w	r3, r7, #8
 8004456:	492c      	ldr	r1, [pc, #176]	; (8004508 <printRadioSettings+0x300>)
 8004458:	4618      	mov	r0, r3
 800445a:	f001 f905 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800445e:	f107 0308 	add.w	r3, r7, #8
 8004462:	4618      	mov	r0, r3
 8004464:	f7fb fe72 	bl	800014c <strlen>
 8004468:	4603      	mov	r3, r0
 800446a:	b29a      	uxth	r2, r3
 800446c:	f107 0108 	add.w	r1, r7, #8
 8004470:	230a      	movs	r3, #10
 8004472:	481f      	ldr	r0, [pc, #124]	; (80044f0 <printRadioSettings+0x2e8>)
 8004474:	f7ff f864 	bl	8003540 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8004478:	2005      	movs	r0, #5
 800447a:	f7ff fabb 	bl	80039f4 <NRF24_read_register>
 800447e:	4603      	mov	r3, r0
 8004480:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8004484:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004488:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800448c:	f107 0308 	add.w	r3, r7, #8
 8004490:	491e      	ldr	r1, [pc, #120]	; (800450c <printRadioSettings+0x304>)
 8004492:	4618      	mov	r0, r3
 8004494:	f001 f8e8 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004498:	f107 0308 	add.w	r3, r7, #8
 800449c:	4618      	mov	r0, r3
 800449e:	f7fb fe55 	bl	800014c <strlen>
 80044a2:	4603      	mov	r3, r0
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	f107 0108 	add.w	r1, r7, #8
 80044aa:	230a      	movs	r3, #10
 80044ac:	4810      	ldr	r0, [pc, #64]	; (80044f0 <printRadioSettings+0x2e8>)
 80044ae:	f7ff f847 	bl	8003540 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80044b2:	2006      	movs	r0, #6
 80044b4:	f7ff fa9e 	bl	80039f4 <NRF24_read_register>
 80044b8:	4603      	mov	r3, r0
 80044ba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 80044be:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80044c2:	f003 0308 	and.w	r3, r3, #8
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d024      	beq.n	8004514 <printRadioSettings+0x30c>
 80044ca:	f107 0308 	add.w	r3, r7, #8
 80044ce:	4a10      	ldr	r2, [pc, #64]	; (8004510 <printRadioSettings+0x308>)
 80044d0:	461c      	mov	r4, r3
 80044d2:	4615      	mov	r5, r2
 80044d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044d8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80044dc:	6020      	str	r0, [r4, #0]
 80044de:	3404      	adds	r4, #4
 80044e0:	8021      	strh	r1, [r4, #0]
 80044e2:	3402      	adds	r4, #2
 80044e4:	0c0b      	lsrs	r3, r1, #16
 80044e6:	7023      	strb	r3, [r4, #0]
 80044e8:	e023      	b.n	8004532 <printRadioSettings+0x32a>
 80044ea:	bf00      	nop
 80044ec:	08005ee8 	.word	0x08005ee8
 80044f0:	200000fc 	.word	0x200000fc
 80044f4:	08005f1c 	.word	0x08005f1c
 80044f8:	08005f38 	.word	0x08005f38
 80044fc:	08005f54 	.word	0x08005f54
 8004500:	08005f68 	.word	0x08005f68
 8004504:	08005fac 	.word	0x08005fac
 8004508:	08005ff8 	.word	0x08005ff8
 800450c:	08006014 	.word	0x08006014
 8004510:	08006028 	.word	0x08006028
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8004514:	f107 0308 	add.w	r3, r7, #8
 8004518:	4a29      	ldr	r2, [pc, #164]	; (80045c0 <printRadioSettings+0x3b8>)
 800451a:	461c      	mov	r4, r3
 800451c:	4615      	mov	r5, r2
 800451e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004520:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004522:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004526:	6020      	str	r0, [r4, #0]
 8004528:	3404      	adds	r4, #4
 800452a:	8021      	strh	r1, [r4, #0]
 800452c:	3402      	adds	r4, #2
 800452e:	0c0b      	lsrs	r3, r1, #16
 8004530:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004532:	f107 0308 	add.w	r3, r7, #8
 8004536:	4618      	mov	r0, r3
 8004538:	f7fb fe08 	bl	800014c <strlen>
 800453c:	4603      	mov	r3, r0
 800453e:	b29a      	uxth	r2, r3
 8004540:	f107 0108 	add.w	r1, r7, #8
 8004544:	230a      	movs	r3, #10
 8004546:	481f      	ldr	r0, [pc, #124]	; (80045c4 <printRadioSettings+0x3bc>)
 8004548:	f7fe fffa 	bl	8003540 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 800454c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004550:	f003 0306 	and.w	r3, r3, #6
 8004554:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8004558:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8004562:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004566:	2b00      	cmp	r3, #0
 8004568:	d109      	bne.n	800457e <printRadioSettings+0x376>
 800456a:	f107 0308 	add.w	r3, r7, #8
 800456e:	4a16      	ldr	r2, [pc, #88]	; (80045c8 <printRadioSettings+0x3c0>)
 8004570:	461c      	mov	r4, r3
 8004572:	4615      	mov	r5, r2
 8004574:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004576:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	6023      	str	r3, [r4, #0]
 800457c:	e037      	b.n	80045ee <printRadioSettings+0x3e6>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 800457e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004582:	2b01      	cmp	r3, #1
 8004584:	d109      	bne.n	800459a <printRadioSettings+0x392>
 8004586:	f107 0308 	add.w	r3, r7, #8
 800458a:	4a10      	ldr	r2, [pc, #64]	; (80045cc <printRadioSettings+0x3c4>)
 800458c:	461c      	mov	r4, r3
 800458e:	4615      	mov	r5, r2
 8004590:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004592:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004594:	682b      	ldr	r3, [r5, #0]
 8004596:	6023      	str	r3, [r4, #0]
 8004598:	e029      	b.n	80045ee <printRadioSettings+0x3e6>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 800459a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d118      	bne.n	80045d4 <printRadioSettings+0x3cc>
 80045a2:	f107 0308 	add.w	r3, r7, #8
 80045a6:	4a0a      	ldr	r2, [pc, #40]	; (80045d0 <printRadioSettings+0x3c8>)
 80045a8:	461c      	mov	r4, r3
 80045aa:	4615      	mov	r5, r2
 80045ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045b0:	682b      	ldr	r3, [r5, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	8022      	strh	r2, [r4, #0]
 80045b6:	3402      	adds	r4, #2
 80045b8:	0c1b      	lsrs	r3, r3, #16
 80045ba:	7023      	strb	r3, [r4, #0]
 80045bc:	e017      	b.n	80045ee <printRadioSettings+0x3e6>
 80045be:	bf00      	nop
 80045c0:	08006040 	.word	0x08006040
 80045c4:	200000fc 	.word	0x200000fc
 80045c8:	08006058 	.word	0x08006058
 80045cc:	0800606c 	.word	0x0800606c
 80045d0:	08006080 	.word	0x08006080
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 80045d4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80045d8:	2b03      	cmp	r3, #3
 80045da:	d108      	bne.n	80045ee <printRadioSettings+0x3e6>
 80045dc:	f107 0308 	add.w	r3, r7, #8
 80045e0:	4ad7      	ldr	r2, [pc, #860]	; (8004940 <printRadioSettings+0x738>)
 80045e2:	461c      	mov	r4, r3
 80045e4:	4615      	mov	r5, r2
 80045e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045ea:	682b      	ldr	r3, [r5, #0]
 80045ec:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80045ee:	f107 0308 	add.w	r3, r7, #8
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7fb fdaa 	bl	800014c <strlen>
 80045f8:	4603      	mov	r3, r0
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	f107 0108 	add.w	r1, r7, #8
 8004600:	230a      	movs	r3, #10
 8004602:	48d0      	ldr	r0, [pc, #832]	; (8004944 <printRadioSettings+0x73c>)
 8004604:	f7fe ff9c 	bl	8003540 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8004608:	463b      	mov	r3, r7
 800460a:	2205      	movs	r2, #5
 800460c:	4619      	mov	r1, r3
 800460e:	200a      	movs	r0, #10
 8004610:	f7ff fa18 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8004614:	793b      	ldrb	r3, [r7, #4]
 8004616:	461c      	mov	r4, r3
 8004618:	78fb      	ldrb	r3, [r7, #3]
 800461a:	461d      	mov	r5, r3
 800461c:	78bb      	ldrb	r3, [r7, #2]
 800461e:	787a      	ldrb	r2, [r7, #1]
 8004620:	7839      	ldrb	r1, [r7, #0]
 8004622:	f107 0008 	add.w	r0, r7, #8
 8004626:	9102      	str	r1, [sp, #8]
 8004628:	9201      	str	r2, [sp, #4]
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	462b      	mov	r3, r5
 800462e:	4622      	mov	r2, r4
 8004630:	49c5      	ldr	r1, [pc, #788]	; (8004948 <printRadioSettings+0x740>)
 8004632:	f001 f819 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004636:	f107 0308 	add.w	r3, r7, #8
 800463a:	4618      	mov	r0, r3
 800463c:	f7fb fd86 	bl	800014c <strlen>
 8004640:	4603      	mov	r3, r0
 8004642:	b29a      	uxth	r2, r3
 8004644:	f107 0108 	add.w	r1, r7, #8
 8004648:	230a      	movs	r3, #10
 800464a:	48be      	ldr	r0, [pc, #760]	; (8004944 <printRadioSettings+0x73c>)
 800464c:	f7fe ff78 	bl	8003540 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8004650:	463b      	mov	r3, r7
 8004652:	2205      	movs	r2, #5
 8004654:	4619      	mov	r1, r3
 8004656:	200b      	movs	r0, #11
 8004658:	f7ff f9f4 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800465c:	793b      	ldrb	r3, [r7, #4]
 800465e:	461c      	mov	r4, r3
 8004660:	78fb      	ldrb	r3, [r7, #3]
 8004662:	461d      	mov	r5, r3
 8004664:	78bb      	ldrb	r3, [r7, #2]
 8004666:	787a      	ldrb	r2, [r7, #1]
 8004668:	7839      	ldrb	r1, [r7, #0]
 800466a:	f107 0008 	add.w	r0, r7, #8
 800466e:	9102      	str	r1, [sp, #8]
 8004670:	9201      	str	r2, [sp, #4]
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	462b      	mov	r3, r5
 8004676:	4622      	mov	r2, r4
 8004678:	49b4      	ldr	r1, [pc, #720]	; (800494c <printRadioSettings+0x744>)
 800467a:	f000 fff5 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800467e:	f107 0308 	add.w	r3, r7, #8
 8004682:	4618      	mov	r0, r3
 8004684:	f7fb fd62 	bl	800014c <strlen>
 8004688:	4603      	mov	r3, r0
 800468a:	b29a      	uxth	r2, r3
 800468c:	f107 0108 	add.w	r1, r7, #8
 8004690:	230a      	movs	r3, #10
 8004692:	48ac      	ldr	r0, [pc, #688]	; (8004944 <printRadioSettings+0x73c>)
 8004694:	f7fe ff54 	bl	8003540 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8004698:	463b      	mov	r3, r7
 800469a:	2201      	movs	r2, #1
 800469c:	4619      	mov	r1, r3
 800469e:	200c      	movs	r0, #12
 80046a0:	f7ff f9d0 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80046a4:	783b      	ldrb	r3, [r7, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	f107 0308 	add.w	r3, r7, #8
 80046ac:	49a8      	ldr	r1, [pc, #672]	; (8004950 <printRadioSettings+0x748>)
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 ffda 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80046b4:	f107 0308 	add.w	r3, r7, #8
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fb fd47 	bl	800014c <strlen>
 80046be:	4603      	mov	r3, r0
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	f107 0108 	add.w	r1, r7, #8
 80046c6:	230a      	movs	r3, #10
 80046c8:	489e      	ldr	r0, [pc, #632]	; (8004944 <printRadioSettings+0x73c>)
 80046ca:	f7fe ff39 	bl	8003540 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 80046ce:	463b      	mov	r3, r7
 80046d0:	2201      	movs	r2, #1
 80046d2:	4619      	mov	r1, r3
 80046d4:	200d      	movs	r0, #13
 80046d6:	f7ff f9b5 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80046da:	783b      	ldrb	r3, [r7, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	f107 0308 	add.w	r3, r7, #8
 80046e2:	499c      	ldr	r1, [pc, #624]	; (8004954 <printRadioSettings+0x74c>)
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 ffbf 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80046ea:	f107 0308 	add.w	r3, r7, #8
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fb fd2c 	bl	800014c <strlen>
 80046f4:	4603      	mov	r3, r0
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	f107 0108 	add.w	r1, r7, #8
 80046fc:	230a      	movs	r3, #10
 80046fe:	4891      	ldr	r0, [pc, #580]	; (8004944 <printRadioSettings+0x73c>)
 8004700:	f7fe ff1e 	bl	8003540 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8004704:	463b      	mov	r3, r7
 8004706:	2201      	movs	r2, #1
 8004708:	4619      	mov	r1, r3
 800470a:	200e      	movs	r0, #14
 800470c:	f7ff f99a 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004710:	783b      	ldrb	r3, [r7, #0]
 8004712:	461a      	mov	r2, r3
 8004714:	f107 0308 	add.w	r3, r7, #8
 8004718:	498f      	ldr	r1, [pc, #572]	; (8004958 <printRadioSettings+0x750>)
 800471a:	4618      	mov	r0, r3
 800471c:	f000 ffa4 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004720:	f107 0308 	add.w	r3, r7, #8
 8004724:	4618      	mov	r0, r3
 8004726:	f7fb fd11 	bl	800014c <strlen>
 800472a:	4603      	mov	r3, r0
 800472c:	b29a      	uxth	r2, r3
 800472e:	f107 0108 	add.w	r1, r7, #8
 8004732:	230a      	movs	r3, #10
 8004734:	4883      	ldr	r0, [pc, #524]	; (8004944 <printRadioSettings+0x73c>)
 8004736:	f7fe ff03 	bl	8003540 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 800473a:	463b      	mov	r3, r7
 800473c:	2201      	movs	r2, #1
 800473e:	4619      	mov	r1, r3
 8004740:	200f      	movs	r0, #15
 8004742:	f7ff f97f 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004746:	783b      	ldrb	r3, [r7, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	f107 0308 	add.w	r3, r7, #8
 800474e:	4983      	ldr	r1, [pc, #524]	; (800495c <printRadioSettings+0x754>)
 8004750:	4618      	mov	r0, r3
 8004752:	f000 ff89 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004756:	f107 0308 	add.w	r3, r7, #8
 800475a:	4618      	mov	r0, r3
 800475c:	f7fb fcf6 	bl	800014c <strlen>
 8004760:	4603      	mov	r3, r0
 8004762:	b29a      	uxth	r2, r3
 8004764:	f107 0108 	add.w	r1, r7, #8
 8004768:	230a      	movs	r3, #10
 800476a:	4876      	ldr	r0, [pc, #472]	; (8004944 <printRadioSettings+0x73c>)
 800476c:	f7fe fee8 	bl	8003540 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8004770:	463b      	mov	r3, r7
 8004772:	2205      	movs	r2, #5
 8004774:	4619      	mov	r1, r3
 8004776:	2010      	movs	r0, #16
 8004778:	f7ff f964 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800477c:	793b      	ldrb	r3, [r7, #4]
 800477e:	461c      	mov	r4, r3
 8004780:	78fb      	ldrb	r3, [r7, #3]
 8004782:	461d      	mov	r5, r3
 8004784:	78bb      	ldrb	r3, [r7, #2]
 8004786:	787a      	ldrb	r2, [r7, #1]
 8004788:	7839      	ldrb	r1, [r7, #0]
 800478a:	f107 0008 	add.w	r0, r7, #8
 800478e:	9102      	str	r1, [sp, #8]
 8004790:	9201      	str	r2, [sp, #4]
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	462b      	mov	r3, r5
 8004796:	4622      	mov	r2, r4
 8004798:	4971      	ldr	r1, [pc, #452]	; (8004960 <printRadioSettings+0x758>)
 800479a:	f000 ff65 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800479e:	f107 0308 	add.w	r3, r7, #8
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fb fcd2 	bl	800014c <strlen>
 80047a8:	4603      	mov	r3, r0
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	f107 0108 	add.w	r1, r7, #8
 80047b0:	230a      	movs	r3, #10
 80047b2:	4864      	ldr	r0, [pc, #400]	; (8004944 <printRadioSettings+0x73c>)
 80047b4:	f7fe fec4 	bl	8003540 <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 80047b8:	2011      	movs	r0, #17
 80047ba:	f7ff f91b 	bl	80039f4 <NRF24_read_register>
 80047be:	4603      	mov	r3, r0
 80047c0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80047c4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80047cc:	f107 0308 	add.w	r3, r7, #8
 80047d0:	4964      	ldr	r1, [pc, #400]	; (8004964 <printRadioSettings+0x75c>)
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 ff48 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80047d8:	f107 0308 	add.w	r3, r7, #8
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fb fcb5 	bl	800014c <strlen>
 80047e2:	4603      	mov	r3, r0
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	f107 0108 	add.w	r1, r7, #8
 80047ea:	230a      	movs	r3, #10
 80047ec:	4855      	ldr	r0, [pc, #340]	; (8004944 <printRadioSettings+0x73c>)
 80047ee:	f7fe fea7 	bl	8003540 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 80047f2:	2012      	movs	r0, #18
 80047f4:	f7ff f8fe 	bl	80039f4 <NRF24_read_register>
 80047f8:	4603      	mov	r3, r0
 80047fa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80047fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004802:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004806:	f107 0308 	add.w	r3, r7, #8
 800480a:	4957      	ldr	r1, [pc, #348]	; (8004968 <printRadioSettings+0x760>)
 800480c:	4618      	mov	r0, r3
 800480e:	f000 ff2b 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004812:	f107 0308 	add.w	r3, r7, #8
 8004816:	4618      	mov	r0, r3
 8004818:	f7fb fc98 	bl	800014c <strlen>
 800481c:	4603      	mov	r3, r0
 800481e:	b29a      	uxth	r2, r3
 8004820:	f107 0108 	add.w	r1, r7, #8
 8004824:	230a      	movs	r3, #10
 8004826:	4847      	ldr	r0, [pc, #284]	; (8004944 <printRadioSettings+0x73c>)
 8004828:	f7fe fe8a 	bl	8003540 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 800482c:	2013      	movs	r0, #19
 800482e:	f7ff f8e1 	bl	80039f4 <NRF24_read_register>
 8004832:	4603      	mov	r3, r0
 8004834:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004838:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800483c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004840:	f107 0308 	add.w	r3, r7, #8
 8004844:	4949      	ldr	r1, [pc, #292]	; (800496c <printRadioSettings+0x764>)
 8004846:	4618      	mov	r0, r3
 8004848:	f000 ff0e 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800484c:	f107 0308 	add.w	r3, r7, #8
 8004850:	4618      	mov	r0, r3
 8004852:	f7fb fc7b 	bl	800014c <strlen>
 8004856:	4603      	mov	r3, r0
 8004858:	b29a      	uxth	r2, r3
 800485a:	f107 0108 	add.w	r1, r7, #8
 800485e:	230a      	movs	r3, #10
 8004860:	4838      	ldr	r0, [pc, #224]	; (8004944 <printRadioSettings+0x73c>)
 8004862:	f7fe fe6d 	bl	8003540 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 8004866:	2014      	movs	r0, #20
 8004868:	f7ff f8c4 	bl	80039f4 <NRF24_read_register>
 800486c:	4603      	mov	r3, r0
 800486e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004872:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004876:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800487a:	f107 0308 	add.w	r3, r7, #8
 800487e:	493c      	ldr	r1, [pc, #240]	; (8004970 <printRadioSettings+0x768>)
 8004880:	4618      	mov	r0, r3
 8004882:	f000 fef1 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004886:	f107 0308 	add.w	r3, r7, #8
 800488a:	4618      	mov	r0, r3
 800488c:	f7fb fc5e 	bl	800014c <strlen>
 8004890:	4603      	mov	r3, r0
 8004892:	b29a      	uxth	r2, r3
 8004894:	f107 0108 	add.w	r1, r7, #8
 8004898:	230a      	movs	r3, #10
 800489a:	482a      	ldr	r0, [pc, #168]	; (8004944 <printRadioSettings+0x73c>)
 800489c:	f7fe fe50 	bl	8003540 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 80048a0:	2015      	movs	r0, #21
 80048a2:	f7ff f8a7 	bl	80039f4 <NRF24_read_register>
 80048a6:	4603      	mov	r3, r0
 80048a8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80048ac:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80048b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048b4:	f107 0308 	add.w	r3, r7, #8
 80048b8:	492e      	ldr	r1, [pc, #184]	; (8004974 <printRadioSettings+0x76c>)
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fed4 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80048c0:	f107 0308 	add.w	r3, r7, #8
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7fb fc41 	bl	800014c <strlen>
 80048ca:	4603      	mov	r3, r0
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	f107 0108 	add.w	r1, r7, #8
 80048d2:	230a      	movs	r3, #10
 80048d4:	481b      	ldr	r0, [pc, #108]	; (8004944 <printRadioSettings+0x73c>)
 80048d6:	f7fe fe33 	bl	8003540 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 80048da:	2016      	movs	r0, #22
 80048dc:	f7ff f88a 	bl	80039f4 <NRF24_read_register>
 80048e0:	4603      	mov	r3, r0
 80048e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80048e6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80048ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048ee:	f107 0308 	add.w	r3, r7, #8
 80048f2:	4921      	ldr	r1, [pc, #132]	; (8004978 <printRadioSettings+0x770>)
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 feb7 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80048fa:	f107 0308 	add.w	r3, r7, #8
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fb fc24 	bl	800014c <strlen>
 8004904:	4603      	mov	r3, r0
 8004906:	b29a      	uxth	r2, r3
 8004908:	f107 0108 	add.w	r1, r7, #8
 800490c:	230a      	movs	r3, #10
 800490e:	480d      	ldr	r0, [pc, #52]	; (8004944 <printRadioSettings+0x73c>)
 8004910:	f7fe fe16 	bl	8003540 <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8004914:	201c      	movs	r0, #28
 8004916:	f7ff f86d 	bl	80039f4 <NRF24_read_register>
 800491a:	4603      	mov	r3, r0
 800491c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004920:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004924:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004928:	2b00      	cmp	r3, #0
 800492a:	bfcc      	ite	gt
 800492c:	2301      	movgt	r3, #1
 800492e:	2300      	movle	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004934:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	e01e      	b.n	800497c <printRadioSettings+0x774>
 800493e:	bf00      	nop
 8004940:	08006094 	.word	0x08006094
 8004944:	200000fc 	.word	0x200000fc
 8004948:	080060a8 	.word	0x080060a8
 800494c:	080060d8 	.word	0x080060d8
 8004950:	08006108 	.word	0x08006108
 8004954:	08006130 	.word	0x08006130
 8004958:	08006158 	.word	0x08006158
 800495c:	08006180 	.word	0x08006180
 8004960:	080061a8 	.word	0x080061a8
 8004964:	080061d4 	.word	0x080061d4
 8004968:	080061f0 	.word	0x080061f0
 800496c:	0800620c 	.word	0x0800620c
 8004970:	08006228 	.word	0x08006228
 8004974:	08006244 	.word	0x08006244
 8004978:	08006260 	.word	0x08006260
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800497c:	2b00      	cmp	r3, #0
 800497e:	bfcc      	ite	gt
 8004980:	2301      	movgt	r3, #1
 8004982:	2300      	movle	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004988:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800498c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004990:	2b00      	cmp	r3, #0
 8004992:	bfcc      	ite	gt
 8004994:	2301      	movgt	r3, #1
 8004996:	2300      	movle	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800499c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80049a0:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bfcc      	ite	gt
 80049a8:	2301      	movgt	r3, #1
 80049aa:	2300      	movle	r3, #0
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80049b0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80049b4:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	bfcc      	ite	gt
 80049bc:	2301      	movgt	r3, #1
 80049be:	2300      	movle	r3, #0
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80049c4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80049c8:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bfcc      	ite	gt
 80049d0:	2301      	movgt	r3, #1
 80049d2:	2300      	movle	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f107 0008 	add.w	r0, r7, #8
 80049da:	9303      	str	r3, [sp, #12]
 80049dc:	9402      	str	r4, [sp, #8]
 80049de:	9101      	str	r1, [sp, #4]
 80049e0:	9200      	str	r2, [sp, #0]
 80049e2:	4633      	mov	r3, r6
 80049e4:	462a      	mov	r2, r5
 80049e6:	494a      	ldr	r1, [pc, #296]	; (8004b10 <printRadioSettings+0x908>)
 80049e8:	f000 fe3e 	bl	8005668 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80049ec:	f107 0308 	add.w	r3, r7, #8
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fb fbab 	bl	800014c <strlen>
 80049f6:	4603      	mov	r3, r0
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	f107 0108 	add.w	r1, r7, #8
 80049fe:	230a      	movs	r3, #10
 8004a00:	4844      	ldr	r0, [pc, #272]	; (8004b14 <printRadioSettings+0x90c>)
 8004a02:	f7fe fd9d 	bl	8003540 <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8004a06:	201d      	movs	r0, #29
 8004a08:	f7fe fff4 	bl	80039f4 <NRF24_read_register>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8004a12:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004a16:	f003 0304 	and.w	r3, r3, #4
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00c      	beq.n	8004a38 <printRadioSettings+0x830>
 8004a1e:	f107 0308 	add.w	r3, r7, #8
 8004a22:	4a3d      	ldr	r2, [pc, #244]	; (8004b18 <printRadioSettings+0x910>)
 8004a24:	461c      	mov	r4, r3
 8004a26:	4615      	mov	r5, r2
 8004a28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a2c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004a30:	6020      	str	r0, [r4, #0]
 8004a32:	3404      	adds	r4, #4
 8004a34:	8021      	strh	r1, [r4, #0]
 8004a36:	e00e      	b.n	8004a56 <printRadioSettings+0x84e>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8004a38:	f107 0308 	add.w	r3, r7, #8
 8004a3c:	4a37      	ldr	r2, [pc, #220]	; (8004b1c <printRadioSettings+0x914>)
 8004a3e:	461c      	mov	r4, r3
 8004a40:	4615      	mov	r5, r2
 8004a42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a46:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004a4a:	6020      	str	r0, [r4, #0]
 8004a4c:	3404      	adds	r4, #4
 8004a4e:	8021      	strh	r1, [r4, #0]
 8004a50:	3402      	adds	r4, #2
 8004a52:	0c0b      	lsrs	r3, r1, #16
 8004a54:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004a56:	f107 0308 	add.w	r3, r7, #8
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fb fb76 	bl	800014c <strlen>
 8004a60:	4603      	mov	r3, r0
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	f107 0108 	add.w	r1, r7, #8
 8004a68:	230a      	movs	r3, #10
 8004a6a:	482a      	ldr	r0, [pc, #168]	; (8004b14 <printRadioSettings+0x90c>)
 8004a6c:	f7fe fd68 	bl	8003540 <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8004a70:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00b      	beq.n	8004a94 <printRadioSettings+0x88c>
 8004a7c:	f107 0308 	add.w	r3, r7, #8
 8004a80:	4a27      	ldr	r2, [pc, #156]	; (8004b20 <printRadioSettings+0x918>)
 8004a82:	461c      	mov	r4, r3
 8004a84:	4615      	mov	r5, r2
 8004a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a8e:	c403      	stmia	r4!, {r0, r1}
 8004a90:	8022      	strh	r2, [r4, #0]
 8004a92:	e00d      	b.n	8004ab0 <printRadioSettings+0x8a8>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8004a94:	f107 0308 	add.w	r3, r7, #8
 8004a98:	4a22      	ldr	r2, [pc, #136]	; (8004b24 <printRadioSettings+0x91c>)
 8004a9a:	461c      	mov	r4, r3
 8004a9c:	4615      	mov	r5, r2
 8004a9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004aa0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004aa2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004aa6:	c403      	stmia	r4!, {r0, r1}
 8004aa8:	8022      	strh	r2, [r4, #0]
 8004aaa:	3402      	adds	r4, #2
 8004aac:	0c13      	lsrs	r3, r2, #16
 8004aae:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004ab0:	f107 0308 	add.w	r3, r7, #8
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fb fb49 	bl	800014c <strlen>
 8004aba:	4603      	mov	r3, r0
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	f107 0108 	add.w	r1, r7, #8
 8004ac2:	230a      	movs	r3, #10
 8004ac4:	4813      	ldr	r0, [pc, #76]	; (8004b14 <printRadioSettings+0x90c>)
 8004ac6:	f7fe fd3b 	bl	8003540 <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8004aca:	f107 0308 	add.w	r3, r7, #8
 8004ace:	4a16      	ldr	r2, [pc, #88]	; (8004b28 <printRadioSettings+0x920>)
 8004ad0:	461c      	mov	r4, r3
 8004ad2:	4615      	mov	r5, r2
 8004ad4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ad6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ad8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ada:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004adc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ade:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ae0:	682b      	ldr	r3, [r5, #0]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	8022      	strh	r2, [r4, #0]
 8004ae6:	3402      	adds	r4, #2
 8004ae8:	0c1b      	lsrs	r3, r3, #16
 8004aea:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004aec:	f107 0308 	add.w	r3, r7, #8
 8004af0:	4618      	mov	r0, r3
 8004af2:	f7fb fb2b 	bl	800014c <strlen>
 8004af6:	4603      	mov	r3, r0
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	f107 0108 	add.w	r1, r7, #8
 8004afe:	230a      	movs	r3, #10
 8004b00:	4804      	ldr	r0, [pc, #16]	; (8004b14 <printRadioSettings+0x90c>)
 8004b02:	f7fe fd1d 	bl	8003540 <HAL_UART_Transmit>
}
 8004b06:	bf00      	nop
 8004b08:	3774      	adds	r7, #116	; 0x74
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	0800627c 	.word	0x0800627c
 8004b14:	200000fc 	.word	0x200000fc
 8004b18:	080062c8 	.word	0x080062c8
 8004b1c:	080062e0 	.word	0x080062e0
 8004b20:	080062f8 	.word	0x080062f8
 8004b24:	08006314 	.word	0x08006314
 8004b28:	08005ee8 	.word	0x08005ee8

08004b2c <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8004b2c:	b084      	sub	sp, #16
 8004b2e:	b4b0      	push	{r4, r5, r7}
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	f107 040c 	add.w	r4, r7, #12
 8004b36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8004b3a:	4b09      	ldr	r3, [pc, #36]	; (8004b60 <nrf24_DebugUART_Init+0x34>)
 8004b3c:	461c      	mov	r4, r3
 8004b3e:	f107 050c 	add.w	r5, r7, #12
 8004b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b4e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004b52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8004b56:	bf00      	nop
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bcb0      	pop	{r4, r5, r7}
 8004b5c:	b004      	add	sp, #16
 8004b5e:	4770      	bx	lr
 8004b60:	200000fc 	.word	0x200000fc

08004b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b66:	b097      	sub	sp, #92	; 0x5c
 8004b68:	af16      	add	r7, sp, #88	; 0x58
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b6a:	f7fb faf7 	bl	800015c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b6e:	f000 f881 	bl	8004c74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b72:	f000 fa45 	bl	8005000 <MX_GPIO_Init>
  MX_TIM2_Init();
 8004b76:	f000 f9cb 	bl	8004f10 <MX_TIM2_Init>
  MX_SPI1_Init();
 8004b7a:	f000 f993 	bl	8004ea4 <MX_SPI1_Init>
  MX_CAN_Init();
 8004b7e:	f000 f913 	bl	8004da8 <MX_CAN_Init>
  MX_ADC1_Init();
 8004b82:	f000 f8d3 	bl	8004d2c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8004b86:	f000 fa11 	bl	8004fac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  NRF24_begin(GPIOA,GPIO_PIN_3,GPIO_PIN_4, hspi1);
 8004b8a:	4c2f      	ldr	r4, [pc, #188]	; (8004c48 <main+0xe4>)
 8004b8c:	4668      	mov	r0, sp
 8004b8e:	1d23      	adds	r3, r4, #4
 8004b90:	2254      	movs	r2, #84	; 0x54
 8004b92:	4619      	mov	r1, r3
 8004b94:	f000 fd54 	bl	8005640 <memcpy>
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	2210      	movs	r2, #16
 8004b9c:	2108      	movs	r1, #8
 8004b9e:	482b      	ldr	r0, [pc, #172]	; (8004c4c <main+0xe8>)
 8004ba0:	f7ff f802 	bl	8003ba8 <NRF24_begin>
  nrf24_DebugUART_Init(huart1);
 8004ba4:	4e2a      	ldr	r6, [pc, #168]	; (8004c50 <main+0xec>)
 8004ba6:	466d      	mov	r5, sp
 8004ba8:	f106 0410 	add.w	r4, r6, #16
 8004bac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004bb8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8004bbc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004bc0:	f7ff ffb4 	bl	8004b2c <nrf24_DebugUART_Init>

  // printRadioSettings();

  //*** TRANSMIT - NO ACK ***//
  NRF24_stopListening();
 8004bc4:	f7ff f8d0 	bl	8003d68 <NRF24_stopListening>
  NRF24_openWritingPipe(TxpipeAddrs);
 8004bc8:	4b22      	ldr	r3, [pc, #136]	; (8004c54 <main+0xf0>)
 8004bca:	cb18      	ldmia	r3, {r3, r4}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	4621      	mov	r1, r4
 8004bd0:	f7ff f92a 	bl	8003e28 <NRF24_openWritingPipe>
  NRF24_setChannel(3);
 8004bd4:	2003      	movs	r0, #3
 8004bd6:	f7ff f966 	bl	8003ea6 <NRF24_setChannel>
  NRF24_setDataRate(RF24_250KBPS);
 8004bda:	2002      	movs	r0, #2
 8004bdc:	f7ff f9e8 	bl	8003fb0 <NRF24_setDataRate>
  NRF24_setPALevel(RF24_PA_0dB); // máximo RF24_PA_0dB
 8004be0:	2003      	movs	r0, #3
 8004be2:	f7ff f9ab 	bl	8003f3c <NRF24_setPALevel>
  NRF24_setPayloadSize(32);
 8004be6:	2020      	movs	r0, #32
 8004be8:	f7ff f972 	bl	8003ed0 <NRF24_setPayloadSize>
  /* USER CODE END 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8004bec:	481a      	ldr	r0, [pc, #104]	; (8004c58 <main+0xf4>)
 8004bee:	f7fe f8d7 	bl	8002da0 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start (&hadc1);
 8004bf2:	481a      	ldr	r0, [pc, #104]	; (8004c5c <main+0xf8>)
 8004bf4:	f7fb fc0e 	bl	8000414 <HAL_ADC_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    /* USER CODE END WHILE */
		    /* USER CODE END WHILE */
		    HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8004bf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004bfc:	4818      	ldr	r0, [pc, #96]	; (8004c60 <main+0xfc>)
 8004bfe:	f7fc fe28 	bl	8001852 <HAL_GPIO_TogglePin>

		    //HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "%d \n\r", value), 500);

		    if (NRF24_write(myTxData,32)){
 8004c02:	2120      	movs	r1, #32
 8004c04:	4817      	ldr	r0, [pc, #92]	; (8004c64 <main+0x100>)
 8004c06:	f7ff f8bb 	bl	8003d80 <NRF24_write>

		    }
		    //printRadioSettings();

			HAL_ADC_PollForConversion (&hadc1, 1000);
 8004c0a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004c0e:	4813      	ldr	r0, [pc, #76]	; (8004c5c <main+0xf8>)
 8004c10:	f7fb fcae 	bl	8000570 <HAL_ADC_PollForConversion>
			corrente = HAL_ADC_GetValue (&hadc1);
 8004c14:	4811      	ldr	r0, [pc, #68]	; (8004c5c <main+0xf8>)
 8004c16:	f7fb fda5 	bl	8000764 <HAL_ADC_GetValue>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	4b12      	ldr	r3, [pc, #72]	; (8004c68 <main+0x104>)
 8004c1e:	601a      	str	r2, [r3, #0]
			corrente = corrente/23;
 8004c20:	4b11      	ldr	r3, [pc, #68]	; (8004c68 <main+0x104>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a11      	ldr	r2, [pc, #68]	; (8004c6c <main+0x108>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	091b      	lsrs	r3, r3, #4
 8004c2c:	4a0e      	ldr	r2, [pc, #56]	; (8004c68 <main+0x104>)
 8004c2e:	6013      	str	r3, [r2, #0]
			sprintf(myTxData, "%d\n\r", corrente);
 8004c30:	4b0d      	ldr	r3, [pc, #52]	; (8004c68 <main+0x104>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	490e      	ldr	r1, [pc, #56]	; (8004c70 <main+0x10c>)
 8004c38:	480a      	ldr	r0, [pc, #40]	; (8004c64 <main+0x100>)
 8004c3a:	f000 fd15 	bl	8005668 <siprintf>


			HAL_Delay(1000);
 8004c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c42:	f7fb faed 	bl	8000220 <HAL_Delay>
		    HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8004c46:	e7d7      	b.n	8004bf8 <main+0x94>
 8004c48:	20000230 	.word	0x20000230
 8004c4c:	40010800 	.word	0x40010800
 8004c50:	200001e0 	.word	0x200001e0
 8004c54:	20000008 	.word	0x20000008
 8004c58:	20000290 	.word	0x20000290
 8004c5c:	200001b0 	.word	0x200001b0
 8004c60:	40011000 	.word	0x40011000
 8004c64:	20000168 	.word	0x20000168
 8004c68:	20000220 	.word	0x20000220
 8004c6c:	b21642c9 	.word	0xb21642c9
 8004c70:	0800642c 	.word	0x0800642c

08004c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b094      	sub	sp, #80	; 0x50
 8004c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004c7e:	2228      	movs	r2, #40	; 0x28
 8004c80:	2100      	movs	r1, #0
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fce7 	bl	8005656 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c88:	f107 0314 	add.w	r3, r7, #20
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	605a      	str	r2, [r3, #4]
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	605a      	str	r2, [r3, #4]
 8004ca0:	609a      	str	r2, [r3, #8]
 8004ca2:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ca8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004cba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cbe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004cc0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004cc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fc fdd2 	bl	8001874 <HAL_RCC_OscConfig>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <SystemClock_Config+0x66>
  {
    Error_Handler();
 8004cd6:	f000 fa3f 	bl	8005158 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004cda:	230f      	movs	r3, #15
 8004cdc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004ce6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004cec:	2300      	movs	r3, #0
 8004cee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004cf0:	f107 0314 	add.w	r3, r7, #20
 8004cf4:	2102      	movs	r1, #2
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7fd f820 	bl	8001d3c <HAL_RCC_ClockConfig>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8004d02:	f000 fa29 	bl	8005158 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004d06:	2302      	movs	r3, #2
 8004d08:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8004d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d0e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d10:	1d3b      	adds	r3, r7, #4
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7fd f9d0 	bl	80020b8 <HAL_RCCEx_PeriphCLKConfig>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004d1e:	f000 fa1b 	bl	8005158 <Error_Handler>
  }
}
 8004d22:	bf00      	nop
 8004d24:	3750      	adds	r7, #80	; 0x50
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004d32:	1d3b      	adds	r3, r7, #4
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	605a      	str	r2, [r3, #4]
 8004d3a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8004d3c:	4b18      	ldr	r3, [pc, #96]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d3e:	4a19      	ldr	r2, [pc, #100]	; (8004da4 <MX_ADC1_Init+0x78>)
 8004d40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004d42:	4b17      	ldr	r3, [pc, #92]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004d48:	4b15      	ldr	r3, [pc, #84]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004d4e:	4b14      	ldr	r3, [pc, #80]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d54:	4b12      	ldr	r3, [pc, #72]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d56:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8004d5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d5c:	4b10      	ldr	r3, [pc, #64]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8004d62:	4b0f      	ldr	r3, [pc, #60]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d64:	2201      	movs	r2, #1
 8004d66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004d68:	480d      	ldr	r0, [pc, #52]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d6a:	f7fb fa7b 	bl	8000264 <HAL_ADC_Init>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8004d74:	f000 f9f0 	bl	8005158 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004d80:	2300      	movs	r3, #0
 8004d82:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004d84:	1d3b      	adds	r3, r7, #4
 8004d86:	4619      	mov	r1, r3
 8004d88:	4805      	ldr	r0, [pc, #20]	; (8004da0 <MX_ADC1_Init+0x74>)
 8004d8a:	f7fb fcf7 	bl	800077c <HAL_ADC_ConfigChannel>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8004d94:	f000 f9e0 	bl	8005158 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004d98:	bf00      	nop
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	200001b0 	.word	0x200001b0
 8004da4:	40012400 	.word	0x40012400

08004da8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b08a      	sub	sp, #40	; 0x28
 8004dac:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8004dae:	4b3a      	ldr	r3, [pc, #232]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004db0:	4a3a      	ldr	r2, [pc, #232]	; (8004e9c <MX_CAN_Init+0xf4>)
 8004db2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 8004db4:	4b38      	ldr	r3, [pc, #224]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004db6:	2209      	movs	r2, #9
 8004db8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8004dba:	4b37      	ldr	r3, [pc, #220]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004dc0:	4b35      	ldr	r3, [pc, #212]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8004dc6:	4b34      	ldr	r3, [pc, #208]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dc8:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8004dcc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8004dce:	4b32      	ldr	r3, [pc, #200]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dd0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004dd4:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8004dd6:	4b30      	ldr	r3, [pc, #192]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8004ddc:	4b2e      	ldr	r3, [pc, #184]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8004de2:	4b2d      	ldr	r3, [pc, #180]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8004de8:	4b2b      	ldr	r3, [pc, #172]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8004dee:	4b2a      	ldr	r3, [pc, #168]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8004df4:	4b28      	ldr	r3, [pc, #160]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8004dfa:	4827      	ldr	r0, [pc, #156]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004dfc:	f7fb fe42 	bl	8000a84 <HAL_CAN_Init>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8004e06:	f000 f9a7 	bl	8005158 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8004e0a:	2102      	movs	r1, #2
 8004e0c:	4822      	ldr	r0, [pc, #136]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004e0e:	f7fc f840 	bl	8000e92 <HAL_CAN_ActivateNotification>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <MX_CAN_Init+0x74>
  {
	Error_Handler();
 8004e18:	f000 f99e 	bl	8005158 <Error_Handler>
  }

  /* Configure the CAN Filter */
  CAN_FilterTypeDef  sFilterConfig;
  sFilterConfig.FilterBank = 0;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8004e24:	2301      	movs	r3, #1
 8004e26:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh     = 0x000<<5; //0x000
 8004e28:	2300      	movs	r3, #0
 8004e2a:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow      = 0x0000;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x700<<5; // mascara que filtra
 8004e30:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004e34:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow  = 0x0000;
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8004e42:	230e      	movs	r3, #14
 8004e44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8004e46:	463b      	mov	r3, r7
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4813      	ldr	r0, [pc, #76]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004e4c:	f7fb ff14 	bl	8000c78 <HAL_CAN_ConfigFilter>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <MX_CAN_Init+0xb2>
  {
    /* Filter configuration Error */
    Error_Handler();
 8004e56:	f000 f97f 	bl	8005158 <Error_Handler>
  }

  /* Configure Transmission process */
  TxHeader.StdId = 0x001;
 8004e5a:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <MX_CAN_Init+0xf8>)
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	601a      	str	r2, [r3, #0]
  TxHeader.ExtId = 0x001;
 8004e60:	4b0f      	ldr	r3, [pc, #60]	; (8004ea0 <MX_CAN_Init+0xf8>)
 8004e62:	2201      	movs	r2, #1
 8004e64:	605a      	str	r2, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA;
 8004e66:	4b0e      	ldr	r3, [pc, #56]	; (8004ea0 <MX_CAN_Init+0xf8>)
 8004e68:	2200      	movs	r2, #0
 8004e6a:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 8004e6c:	4b0c      	ldr	r3, [pc, #48]	; (8004ea0 <MX_CAN_Init+0xf8>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 8004e72:	4b0b      	ldr	r3, [pc, #44]	; (8004ea0 <MX_CAN_Init+0xf8>)
 8004e74:	2208      	movs	r2, #8
 8004e76:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8004e78:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <MX_CAN_Init+0xf8>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	751a      	strb	r2, [r3, #20]


  /* Start the CAN peripheral */
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8004e7e:	4806      	ldr	r0, [pc, #24]	; (8004e98 <MX_CAN_Init+0xf0>)
 8004e80:	f7fb ffc3 	bl	8000e0a <HAL_CAN_Start>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <MX_CAN_Init+0xe6>
  {
    /* Start Error */
    Error_Handler();
 8004e8a:	f000 f965 	bl	8005158 <Error_Handler>
  }

  /* USER CODE END CAN_Init 2 */

}
 8004e8e:	bf00      	nop
 8004e90:	3728      	adds	r7, #40	; 0x28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	20000188 	.word	0x20000188
 8004e9c:	40006400 	.word	0x40006400
 8004ea0:	2000013c 	.word	0x2000013c

08004ea4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004ea8:	4b17      	ldr	r3, [pc, #92]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004eaa:	4a18      	ldr	r2, [pc, #96]	; (8004f0c <MX_SPI1_Init+0x68>)
 8004eac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004eae:	4b16      	ldr	r3, [pc, #88]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004eb0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004eb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004eb6:	4b14      	ldr	r3, [pc, #80]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ebc:	4b12      	ldr	r3, [pc, #72]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ec2:	4b11      	ldr	r3, [pc, #68]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ec8:	4b0f      	ldr	r3, [pc, #60]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004ece:	4b0e      	ldr	r3, [pc, #56]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ed4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ed8:	2228      	movs	r2, #40	; 0x28
 8004eda:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004edc:	4b0a      	ldr	r3, [pc, #40]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ee2:	4b09      	ldr	r3, [pc, #36]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ee8:	4b07      	ldr	r3, [pc, #28]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004eee:	4b06      	ldr	r3, [pc, #24]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ef0:	220a      	movs	r2, #10
 8004ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004ef4:	4804      	ldr	r0, [pc, #16]	; (8004f08 <MX_SPI1_Init+0x64>)
 8004ef6:	f7fd fec4 	bl	8002c82 <HAL_SPI_Init>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004f00:	f000 f92a 	bl	8005158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004f04:	bf00      	nop
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	20000230 	.word	0x20000230
 8004f0c:	40013000 	.word	0x40013000

08004f10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f16:	f107 0308 	add.w	r3, r7, #8
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	605a      	str	r2, [r3, #4]
 8004f20:	609a      	str	r2, [r3, #8]
 8004f22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f24:	463b      	mov	r3, r7
 8004f26:	2200      	movs	r2, #0
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004f2c:	4b1e      	ldr	r3, [pc, #120]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004f32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 35999;
 8004f34:	4b1c      	ldr	r3, [pc, #112]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f36:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8004f3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f3c:	4b1a      	ldr	r3, [pc, #104]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8004f42:	4b19      	ldr	r3, [pc, #100]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f4a:	4b17      	ldr	r3, [pc, #92]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f50:	4b15      	ldr	r3, [pc, #84]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004f56:	4814      	ldr	r0, [pc, #80]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f58:	f7fd fef7 	bl	8002d4a <HAL_TIM_Base_Init>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004f62:	f000 f8f9 	bl	8005158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004f6c:	f107 0308 	add.w	r3, r7, #8
 8004f70:	4619      	mov	r1, r3
 8004f72:	480d      	ldr	r0, [pc, #52]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f74:	f7fe f836 	bl	8002fe4 <HAL_TIM_ConfigClockSource>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004f7e:	f000 f8eb 	bl	8005158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f82:	2300      	movs	r3, #0
 8004f84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f86:	2300      	movs	r3, #0
 8004f88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004f8a:	463b      	mov	r3, r7
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	4806      	ldr	r0, [pc, #24]	; (8004fa8 <MX_TIM2_Init+0x98>)
 8004f90:	f7fe fa33 	bl	80033fa <HAL_TIMEx_MasterConfigSynchronization>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004f9a:	f000 f8dd 	bl	8005158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004f9e:	bf00      	nop
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000290 	.word	0x20000290

08004fac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004fb0:	4b11      	ldr	r3, [pc, #68]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fb2:	4a12      	ldr	r2, [pc, #72]	; (8004ffc <MX_USART1_UART_Init+0x50>)
 8004fb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004fb6:	4b10      	ldr	r3, [pc, #64]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004fbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004fbe:	4b0e      	ldr	r3, [pc, #56]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004fca:	4b0b      	ldr	r3, [pc, #44]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004fd0:	4b09      	ldr	r3, [pc, #36]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fd2:	220c      	movs	r2, #12
 8004fd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fd6:	4b08      	ldr	r3, [pc, #32]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fdc:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004fe2:	4805      	ldr	r0, [pc, #20]	; (8004ff8 <MX_USART1_UART_Init+0x4c>)
 8004fe4:	f7fe fa5f 	bl	80034a6 <HAL_UART_Init>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004fee:	f000 f8b3 	bl	8005158 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ff2:	bf00      	nop
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	200001e0 	.word	0x200001e0
 8004ffc:	40013800 	.word	0x40013800

08005000 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005006:	f107 0310 	add.w	r3, r7, #16
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	605a      	str	r2, [r3, #4]
 8005010:	609a      	str	r2, [r3, #8]
 8005012:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005014:	4a33      	ldr	r2, [pc, #204]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005016:	4b33      	ldr	r3, [pc, #204]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	f043 0310 	orr.w	r3, r3, #16
 800501e:	6193      	str	r3, [r2, #24]
 8005020:	4b30      	ldr	r3, [pc, #192]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800502c:	4a2d      	ldr	r2, [pc, #180]	; (80050e4 <MX_GPIO_Init+0xe4>)
 800502e:	4b2d      	ldr	r3, [pc, #180]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	f043 0320 	orr.w	r3, r3, #32
 8005036:	6193      	str	r3, [r2, #24]
 8005038:	4b2a      	ldr	r3, [pc, #168]	; (80050e4 <MX_GPIO_Init+0xe4>)
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	f003 0320 	and.w	r3, r3, #32
 8005040:	60bb      	str	r3, [r7, #8]
 8005042:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005044:	4a27      	ldr	r2, [pc, #156]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005046:	4b27      	ldr	r3, [pc, #156]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	f043 0304 	orr.w	r3, r3, #4
 800504e:	6193      	str	r3, [r2, #24]
 8005050:	4b24      	ldr	r3, [pc, #144]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	607b      	str	r3, [r7, #4]
 800505a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800505c:	4a21      	ldr	r2, [pc, #132]	; (80050e4 <MX_GPIO_Init+0xe4>)
 800505e:	4b21      	ldr	r3, [pc, #132]	; (80050e4 <MX_GPIO_Init+0xe4>)
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	f043 0308 	orr.w	r3, r3, #8
 8005066:	6193      	str	r3, [r2, #24]
 8005068:	4b1e      	ldr	r3, [pc, #120]	; (80050e4 <MX_GPIO_Init+0xe4>)
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	f003 0308 	and.w	r3, r3, #8
 8005070:	603b      	str	r3, [r7, #0]
 8005072:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8005074:	2200      	movs	r2, #0
 8005076:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800507a:	481b      	ldr	r0, [pc, #108]	; (80050e8 <MX_GPIO_Init+0xe8>)
 800507c:	f7fc fbd1 	bl	8001822 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8005080:	2200      	movs	r2, #0
 8005082:	211a      	movs	r1, #26
 8005084:	4819      	ldr	r0, [pc, #100]	; (80050ec <MX_GPIO_Init+0xec>)
 8005086:	f7fc fbcc 	bl	8001822 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800508a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800508e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005090:	2301      	movs	r3, #1
 8005092:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005094:	2300      	movs	r3, #0
 8005096:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005098:	2302      	movs	r3, #2
 800509a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800509c:	f107 0310 	add.w	r3, r7, #16
 80050a0:	4619      	mov	r1, r3
 80050a2:	4811      	ldr	r0, [pc, #68]	; (80050e8 <MX_GPIO_Init+0xe8>)
 80050a4:	f7fc fa48 	bl	8001538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80050a8:	231a      	movs	r3, #26
 80050aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050ac:	2301      	movs	r3, #1
 80050ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050b4:	2302      	movs	r3, #2
 80050b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050b8:	f107 0310 	add.w	r3, r7, #16
 80050bc:	4619      	mov	r1, r3
 80050be:	480b      	ldr	r0, [pc, #44]	; (80050ec <MX_GPIO_Init+0xec>)
 80050c0:	f7fc fa3a 	bl	8001538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80050c4:	2304      	movs	r3, #4
 80050c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050c8:	2300      	movs	r3, #0
 80050ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050d0:	f107 0310 	add.w	r3, r7, #16
 80050d4:	4619      	mov	r1, r3
 80050d6:	4805      	ldr	r0, [pc, #20]	; (80050ec <MX_GPIO_Init+0xec>)
 80050d8:	f7fc fa2e 	bl	8001538 <HAL_GPIO_Init>

}
 80050dc:	bf00      	nop
 80050de:	3720      	adds	r7, #32
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40021000 	.word	0x40021000
 80050e8:	40011000 	.word	0x40011000
 80050ec:	40010800 	.word	0x40010800

080050f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef*htim)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
	    if (htim->Instance==TIM2){
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005100:	d120      	bne.n	8005144 <HAL_TIM_PeriodElapsedCallback+0x54>


	    	if (HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_2)){
 8005102:	2104      	movs	r1, #4
 8005104:	4811      	ldr	r0, [pc, #68]	; (800514c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8005106:	f7fc fb75 	bl	80017f4 <HAL_GPIO_ReadPin>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d016      	beq.n	800513e <HAL_TIM_PeriodElapsedCallback+0x4e>
	    		cont++;
 8005110:	4b0f      	ldr	r3, [pc, #60]	; (8005150 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3301      	adds	r3, #1
 8005116:	4a0e      	ldr	r2, [pc, #56]	; (8005150 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8005118:	6013      	str	r3, [r2, #0]
	    		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800511a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800511e:	480d      	ldr	r0, [pc, #52]	; (8005154 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8005120:	f7fc fb97 	bl	8001852 <HAL_GPIO_TogglePin>

		    	if(cont>= 4){
 8005124:	4b0a      	ldr	r3, [pc, #40]	; (8005150 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2b03      	cmp	r3, #3
 800512a:	dd0b      	ble.n	8005144 <HAL_TIM_PeriodElapsedCallback+0x54>
		    		cont=0;
 800512c:	4b08      	ldr	r3, [pc, #32]	; (8005150 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800512e:	2200      	movs	r2, #0
 8005130:	601a      	str	r2, [r3, #0]
		    		//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
		    		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8005132:	2201      	movs	r2, #1
 8005134:	2102      	movs	r1, #2
 8005136:	4805      	ldr	r0, [pc, #20]	; (800514c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8005138:	f7fc fb73 	bl	8001822 <HAL_GPIO_WritePin>
	    	}
	    	else
	    	cont=0;

	    }
}
 800513c:	e002      	b.n	8005144 <HAL_TIM_PeriodElapsedCallback+0x54>
	    	cont=0;
 800513e:	4b04      	ldr	r3, [pc, #16]	; (8005150 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
}
 8005144:	bf00      	nop
 8005146:	3708      	adds	r7, #8
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40010800 	.word	0x40010800
 8005150:	20000154 	.word	0x20000154
 8005154:	40011000 	.word	0x40011000

08005158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005158:	b480      	push	{r7}
 800515a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800515c:	bf00      	nop
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr

08005164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800516a:	4a0e      	ldr	r2, [pc, #56]	; (80051a4 <HAL_MspInit+0x40>)
 800516c:	4b0d      	ldr	r3, [pc, #52]	; (80051a4 <HAL_MspInit+0x40>)
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f043 0301 	orr.w	r3, r3, #1
 8005174:	6193      	str	r3, [r2, #24]
 8005176:	4b0b      	ldr	r3, [pc, #44]	; (80051a4 <HAL_MspInit+0x40>)
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	607b      	str	r3, [r7, #4]
 8005180:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005182:	4a08      	ldr	r2, [pc, #32]	; (80051a4 <HAL_MspInit+0x40>)
 8005184:	4b07      	ldr	r3, [pc, #28]	; (80051a4 <HAL_MspInit+0x40>)
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800518c:	61d3      	str	r3, [r2, #28]
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <HAL_MspInit+0x40>)
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005196:	603b      	str	r3, [r7, #0]
 8005198:	683b      	ldr	r3, [r7, #0]
  //__HAL_AFIO_REMAP_SWJ_DISABLE();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800519a:	bf00      	nop
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	bc80      	pop	{r7}
 80051a2:	4770      	bx	lr
 80051a4:	40021000 	.word	0x40021000

080051a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051b0:	f107 0310 	add.w	r3, r7, #16
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	605a      	str	r2, [r3, #4]
 80051ba:	609a      	str	r2, [r3, #8]
 80051bc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a14      	ldr	r2, [pc, #80]	; (8005214 <HAL_ADC_MspInit+0x6c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d121      	bne.n	800520c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80051c8:	4a13      	ldr	r2, [pc, #76]	; (8005218 <HAL_ADC_MspInit+0x70>)
 80051ca:	4b13      	ldr	r3, [pc, #76]	; (8005218 <HAL_ADC_MspInit+0x70>)
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051d2:	6193      	str	r3, [r2, #24]
 80051d4:	4b10      	ldr	r3, [pc, #64]	; (8005218 <HAL_ADC_MspInit+0x70>)
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051dc:	60fb      	str	r3, [r7, #12]
 80051de:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051e0:	4a0d      	ldr	r2, [pc, #52]	; (8005218 <HAL_ADC_MspInit+0x70>)
 80051e2:	4b0d      	ldr	r3, [pc, #52]	; (8005218 <HAL_ADC_MspInit+0x70>)
 80051e4:	699b      	ldr	r3, [r3, #24]
 80051e6:	f043 0304 	orr.w	r3, r3, #4
 80051ea:	6193      	str	r3, [r2, #24]
 80051ec:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <HAL_ADC_MspInit+0x70>)
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80051f8:	2301      	movs	r3, #1
 80051fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051fc:	2303      	movs	r3, #3
 80051fe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005200:	f107 0310 	add.w	r3, r7, #16
 8005204:	4619      	mov	r1, r3
 8005206:	4805      	ldr	r0, [pc, #20]	; (800521c <HAL_ADC_MspInit+0x74>)
 8005208:	f7fc f996 	bl	8001538 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800520c:	bf00      	nop
 800520e:	3720      	adds	r7, #32
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	40012400 	.word	0x40012400
 8005218:	40021000 	.word	0x40021000
 800521c:	40010800 	.word	0x40010800

08005220 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b08a      	sub	sp, #40	; 0x28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005228:	f107 0314 	add.w	r3, r7, #20
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	605a      	str	r2, [r3, #4]
 8005232:	609a      	str	r2, [r3, #8]
 8005234:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a29      	ldr	r2, [pc, #164]	; (80052e0 <HAL_CAN_MspInit+0xc0>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d14b      	bne.n	80052d8 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005240:	4a28      	ldr	r2, [pc, #160]	; (80052e4 <HAL_CAN_MspInit+0xc4>)
 8005242:	4b28      	ldr	r3, [pc, #160]	; (80052e4 <HAL_CAN_MspInit+0xc4>)
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800524a:	61d3      	str	r3, [r2, #28]
 800524c:	4b25      	ldr	r3, [pc, #148]	; (80052e4 <HAL_CAN_MspInit+0xc4>)
 800524e:	69db      	ldr	r3, [r3, #28]
 8005250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005258:	4a22      	ldr	r2, [pc, #136]	; (80052e4 <HAL_CAN_MspInit+0xc4>)
 800525a:	4b22      	ldr	r3, [pc, #136]	; (80052e4 <HAL_CAN_MspInit+0xc4>)
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	f043 0308 	orr.w	r3, r3, #8
 8005262:	6193      	str	r3, [r2, #24]
 8005264:	4b1f      	ldr	r3, [pc, #124]	; (80052e4 <HAL_CAN_MspInit+0xc4>)
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	f003 0308 	and.w	r3, r3, #8
 800526c:	60fb      	str	r3, [r7, #12]
 800526e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005276:	2300      	movs	r3, #0
 8005278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800527e:	f107 0314 	add.w	r3, r7, #20
 8005282:	4619      	mov	r1, r3
 8005284:	4818      	ldr	r0, [pc, #96]	; (80052e8 <HAL_CAN_MspInit+0xc8>)
 8005286:	f7fc f957 	bl	8001538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800528a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800528e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005290:	2302      	movs	r3, #2
 8005292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005294:	2303      	movs	r3, #3
 8005296:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005298:	f107 0314 	add.w	r3, r7, #20
 800529c:	4619      	mov	r1, r3
 800529e:	4812      	ldr	r0, [pc, #72]	; (80052e8 <HAL_CAN_MspInit+0xc8>)
 80052a0:	f7fc f94a 	bl	8001538 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80052a4:	4b11      	ldr	r3, [pc, #68]	; (80052ec <HAL_CAN_MspInit+0xcc>)
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24
 80052aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ac:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80052b0:	627b      	str	r3, [r7, #36]	; 0x24
 80052b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80052b8:	627b      	str	r3, [r7, #36]	; 0x24
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052c0:	627b      	str	r3, [r7, #36]	; 0x24
 80052c2:	4a0a      	ldr	r2, [pc, #40]	; (80052ec <HAL_CAN_MspInit+0xcc>)
 80052c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c6:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80052c8:	2200      	movs	r2, #0
 80052ca:	2100      	movs	r1, #0
 80052cc:	2014      	movs	r0, #20
 80052ce:	f7fc f8fc 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80052d2:	2014      	movs	r0, #20
 80052d4:	f7fc f915 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80052d8:	bf00      	nop
 80052da:	3728      	adds	r7, #40	; 0x28
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	40006400 	.word	0x40006400
 80052e4:	40021000 	.word	0x40021000
 80052e8:	40010c00 	.word	0x40010c00
 80052ec:	40010000 	.word	0x40010000

080052f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b088      	sub	sp, #32
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052f8:	f107 0310 	add.w	r3, r7, #16
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	605a      	str	r2, [r3, #4]
 8005302:	609a      	str	r2, [r3, #8]
 8005304:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a1b      	ldr	r2, [pc, #108]	; (8005378 <HAL_SPI_MspInit+0x88>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d12f      	bne.n	8005370 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005310:	4a1a      	ldr	r2, [pc, #104]	; (800537c <HAL_SPI_MspInit+0x8c>)
 8005312:	4b1a      	ldr	r3, [pc, #104]	; (800537c <HAL_SPI_MspInit+0x8c>)
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800531a:	6193      	str	r3, [r2, #24]
 800531c:	4b17      	ldr	r3, [pc, #92]	; (800537c <HAL_SPI_MspInit+0x8c>)
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005328:	4a14      	ldr	r2, [pc, #80]	; (800537c <HAL_SPI_MspInit+0x8c>)
 800532a:	4b14      	ldr	r3, [pc, #80]	; (800537c <HAL_SPI_MspInit+0x8c>)
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	f043 0304 	orr.w	r3, r3, #4
 8005332:	6193      	str	r3, [r2, #24]
 8005334:	4b11      	ldr	r3, [pc, #68]	; (800537c <HAL_SPI_MspInit+0x8c>)
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	60bb      	str	r3, [r7, #8]
 800533e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005340:	23a0      	movs	r3, #160	; 0xa0
 8005342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005344:	2302      	movs	r3, #2
 8005346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005348:	2303      	movs	r3, #3
 800534a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800534c:	f107 0310 	add.w	r3, r7, #16
 8005350:	4619      	mov	r1, r3
 8005352:	480b      	ldr	r0, [pc, #44]	; (8005380 <HAL_SPI_MspInit+0x90>)
 8005354:	f7fc f8f0 	bl	8001538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005358:	2340      	movs	r3, #64	; 0x40
 800535a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800535c:	2300      	movs	r3, #0
 800535e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005360:	2300      	movs	r3, #0
 8005362:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005364:	f107 0310 	add.w	r3, r7, #16
 8005368:	4619      	mov	r1, r3
 800536a:	4805      	ldr	r0, [pc, #20]	; (8005380 <HAL_SPI_MspInit+0x90>)
 800536c:	f7fc f8e4 	bl	8001538 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005370:	bf00      	nop
 8005372:	3720      	adds	r7, #32
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	40013000 	.word	0x40013000
 800537c:	40021000 	.word	0x40021000
 8005380:	40010800 	.word	0x40010800

08005384 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005394:	d113      	bne.n	80053be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005396:	4a0c      	ldr	r2, [pc, #48]	; (80053c8 <HAL_TIM_Base_MspInit+0x44>)
 8005398:	4b0b      	ldr	r3, [pc, #44]	; (80053c8 <HAL_TIM_Base_MspInit+0x44>)
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	f043 0301 	orr.w	r3, r3, #1
 80053a0:	61d3      	str	r3, [r2, #28]
 80053a2:	4b09      	ldr	r3, [pc, #36]	; (80053c8 <HAL_TIM_Base_MspInit+0x44>)
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80053ae:	2200      	movs	r2, #0
 80053b0:	2100      	movs	r1, #0
 80053b2:	201c      	movs	r0, #28
 80053b4:	f7fc f889 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80053b8:	201c      	movs	r0, #28
 80053ba:	f7fc f8a2 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80053be:	bf00      	nop
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000

080053cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b088      	sub	sp, #32
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053d4:	f107 0310 	add.w	r3, r7, #16
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	605a      	str	r2, [r3, #4]
 80053de:	609a      	str	r2, [r3, #8]
 80053e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a1c      	ldr	r2, [pc, #112]	; (8005458 <HAL_UART_MspInit+0x8c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d131      	bne.n	8005450 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80053ec:	4a1b      	ldr	r2, [pc, #108]	; (800545c <HAL_UART_MspInit+0x90>)
 80053ee:	4b1b      	ldr	r3, [pc, #108]	; (800545c <HAL_UART_MspInit+0x90>)
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053f6:	6193      	str	r3, [r2, #24]
 80053f8:	4b18      	ldr	r3, [pc, #96]	; (800545c <HAL_UART_MspInit+0x90>)
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005400:	60fb      	str	r3, [r7, #12]
 8005402:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005404:	4a15      	ldr	r2, [pc, #84]	; (800545c <HAL_UART_MspInit+0x90>)
 8005406:	4b15      	ldr	r3, [pc, #84]	; (800545c <HAL_UART_MspInit+0x90>)
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	f043 0304 	orr.w	r3, r3, #4
 800540e:	6193      	str	r3, [r2, #24]
 8005410:	4b12      	ldr	r3, [pc, #72]	; (800545c <HAL_UART_MspInit+0x90>)
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	60bb      	str	r3, [r7, #8]
 800541a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800541c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005420:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005422:	2302      	movs	r3, #2
 8005424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005426:	2303      	movs	r3, #3
 8005428:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800542a:	f107 0310 	add.w	r3, r7, #16
 800542e:	4619      	mov	r1, r3
 8005430:	480b      	ldr	r0, [pc, #44]	; (8005460 <HAL_UART_MspInit+0x94>)
 8005432:	f7fc f881 	bl	8001538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005436:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800543a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005440:	2300      	movs	r3, #0
 8005442:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005444:	f107 0310 	add.w	r3, r7, #16
 8005448:	4619      	mov	r1, r3
 800544a:	4805      	ldr	r0, [pc, #20]	; (8005460 <HAL_UART_MspInit+0x94>)
 800544c:	f7fc f874 	bl	8001538 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005450:	bf00      	nop
 8005452:	3720      	adds	r7, #32
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40013800 	.word	0x40013800
 800545c:	40021000 	.word	0x40021000
 8005460:	40010800 	.word	0x40010800

08005464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005468:	bf00      	nop
 800546a:	46bd      	mov	sp, r7
 800546c:	bc80      	pop	{r7}
 800546e:	4770      	bx	lr

08005470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005474:	e7fe      	b.n	8005474 <HardFault_Handler+0x4>

08005476 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005476:	b480      	push	{r7}
 8005478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800547a:	e7fe      	b.n	800547a <MemManage_Handler+0x4>

0800547c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005480:	e7fe      	b.n	8005480 <BusFault_Handler+0x4>

08005482 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005482:	b480      	push	{r7}
 8005484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005486:	e7fe      	b.n	8005486 <UsageFault_Handler+0x4>

08005488 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800548c:	bf00      	nop
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr

08005494 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005494:	b480      	push	{r7}
 8005496:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005498:	bf00      	nop
 800549a:	46bd      	mov	sp, r7
 800549c:	bc80      	pop	{r7}
 800549e:	4770      	bx	lr

080054a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054a0:	b480      	push	{r7}
 80054a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054a4:	bf00      	nop
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bc80      	pop	{r7}
 80054aa:	4770      	bx	lr

080054ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80054b0:	f7fa fe9a 	bl	80001e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80054b4:	bf00      	nop
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80054bc:	4802      	ldr	r0, [pc, #8]	; (80054c8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80054be:	f7fb fd0d 	bl	8000edc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20000188 	.word	0x20000188

080054cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80054d0:	4802      	ldr	r0, [pc, #8]	; (80054dc <TIM2_IRQHandler+0x10>)
 80054d2:	f7fd fc7f 	bl	8002dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80054d6:	bf00      	nop
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000290 	.word	0x20000290

080054e0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80054e8:	4b11      	ldr	r3, [pc, #68]	; (8005530 <_sbrk+0x50>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d102      	bne.n	80054f6 <_sbrk+0x16>
		heap_end = &end;
 80054f0:	4b0f      	ldr	r3, [pc, #60]	; (8005530 <_sbrk+0x50>)
 80054f2:	4a10      	ldr	r2, [pc, #64]	; (8005534 <_sbrk+0x54>)
 80054f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80054f6:	4b0e      	ldr	r3, [pc, #56]	; (8005530 <_sbrk+0x50>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80054fc:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <_sbrk+0x50>)
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4413      	add	r3, r2
 8005504:	466a      	mov	r2, sp
 8005506:	4293      	cmp	r3, r2
 8005508:	d907      	bls.n	800551a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800550a:	f000 f86f 	bl	80055ec <__errno>
 800550e:	4602      	mov	r2, r0
 8005510:	230c      	movs	r3, #12
 8005512:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005514:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005518:	e006      	b.n	8005528 <_sbrk+0x48>
	}

	heap_end += incr;
 800551a:	4b05      	ldr	r3, [pc, #20]	; (8005530 <_sbrk+0x50>)
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4413      	add	r3, r2
 8005522:	4a03      	ldr	r2, [pc, #12]	; (8005530 <_sbrk+0x50>)
 8005524:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005526:	68fb      	ldr	r3, [r7, #12]
}
 8005528:	4618      	mov	r0, r3
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	20000158 	.word	0x20000158
 8005534:	200002d8 	.word	0x200002d8

08005538 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800553c:	4a15      	ldr	r2, [pc, #84]	; (8005594 <SystemInit+0x5c>)
 800553e:	4b15      	ldr	r3, [pc, #84]	; (8005594 <SystemInit+0x5c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005548:	4912      	ldr	r1, [pc, #72]	; (8005594 <SystemInit+0x5c>)
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <SystemInit+0x5c>)
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	4b12      	ldr	r3, [pc, #72]	; (8005598 <SystemInit+0x60>)
 8005550:	4013      	ands	r3, r2
 8005552:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005554:	4a0f      	ldr	r2, [pc, #60]	; (8005594 <SystemInit+0x5c>)
 8005556:	4b0f      	ldr	r3, [pc, #60]	; (8005594 <SystemInit+0x5c>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800555e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005562:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005564:	4a0b      	ldr	r2, [pc, #44]	; (8005594 <SystemInit+0x5c>)
 8005566:	4b0b      	ldr	r3, [pc, #44]	; (8005594 <SystemInit+0x5c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800556e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005570:	4a08      	ldr	r2, [pc, #32]	; (8005594 <SystemInit+0x5c>)
 8005572:	4b08      	ldr	r3, [pc, #32]	; (8005594 <SystemInit+0x5c>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800557a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800557c:	4b05      	ldr	r3, [pc, #20]	; (8005594 <SystemInit+0x5c>)
 800557e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005582:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <SystemInit+0x64>)
 8005586:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800558a:	609a      	str	r2, [r3, #8]
#endif 
}
 800558c:	bf00      	nop
 800558e:	46bd      	mov	sp, r7
 8005590:	bc80      	pop	{r7}
 8005592:	4770      	bx	lr
 8005594:	40021000 	.word	0x40021000
 8005598:	f8ff0000 	.word	0xf8ff0000
 800559c:	e000ed00 	.word	0xe000ed00

080055a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80055a0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80055a2:	e003      	b.n	80055ac <LoopCopyDataInit>

080055a4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80055a4:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80055a6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80055a8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80055aa:	3104      	adds	r1, #4

080055ac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80055ac:	480a      	ldr	r0, [pc, #40]	; (80055d8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80055ae:	4b0b      	ldr	r3, [pc, #44]	; (80055dc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80055b0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80055b2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80055b4:	d3f6      	bcc.n	80055a4 <CopyDataInit>
  ldr r2, =_sbss
 80055b6:	4a0a      	ldr	r2, [pc, #40]	; (80055e0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80055b8:	e002      	b.n	80055c0 <LoopFillZerobss>

080055ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80055ba:	2300      	movs	r3, #0
  str r3, [r2], #4
 80055bc:	f842 3b04 	str.w	r3, [r2], #4

080055c0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80055c0:	4b08      	ldr	r3, [pc, #32]	; (80055e4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80055c2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80055c4:	d3f9      	bcc.n	80055ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80055c6:	f7ff ffb7 	bl	8005538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80055ca:	f000 f815 	bl	80055f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80055ce:	f7ff fac9 	bl	8004b64 <main>
  bx lr
 80055d2:	4770      	bx	lr
  ldr r3, =_sidata
 80055d4:	08006488 	.word	0x08006488
  ldr r0, =_sdata
 80055d8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80055dc:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 80055e0:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 80055e4:	200002d8 	.word	0x200002d8

080055e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80055e8:	e7fe      	b.n	80055e8 <ADC1_2_IRQHandler>
	...

080055ec <__errno>:
 80055ec:	4b01      	ldr	r3, [pc, #4]	; (80055f4 <__errno+0x8>)
 80055ee:	6818      	ldr	r0, [r3, #0]
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	20000014 	.word	0x20000014

080055f8 <__libc_init_array>:
 80055f8:	b570      	push	{r4, r5, r6, lr}
 80055fa:	2500      	movs	r5, #0
 80055fc:	4e0c      	ldr	r6, [pc, #48]	; (8005630 <__libc_init_array+0x38>)
 80055fe:	4c0d      	ldr	r4, [pc, #52]	; (8005634 <__libc_init_array+0x3c>)
 8005600:	1ba4      	subs	r4, r4, r6
 8005602:	10a4      	asrs	r4, r4, #2
 8005604:	42a5      	cmp	r5, r4
 8005606:	d109      	bne.n	800561c <__libc_init_array+0x24>
 8005608:	f000 fc4e 	bl	8005ea8 <_init>
 800560c:	2500      	movs	r5, #0
 800560e:	4e0a      	ldr	r6, [pc, #40]	; (8005638 <__libc_init_array+0x40>)
 8005610:	4c0a      	ldr	r4, [pc, #40]	; (800563c <__libc_init_array+0x44>)
 8005612:	1ba4      	subs	r4, r4, r6
 8005614:	10a4      	asrs	r4, r4, #2
 8005616:	42a5      	cmp	r5, r4
 8005618:	d105      	bne.n	8005626 <__libc_init_array+0x2e>
 800561a:	bd70      	pop	{r4, r5, r6, pc}
 800561c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005620:	4798      	blx	r3
 8005622:	3501      	adds	r5, #1
 8005624:	e7ee      	b.n	8005604 <__libc_init_array+0xc>
 8005626:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800562a:	4798      	blx	r3
 800562c:	3501      	adds	r5, #1
 800562e:	e7f2      	b.n	8005616 <__libc_init_array+0x1e>
 8005630:	08006480 	.word	0x08006480
 8005634:	08006480 	.word	0x08006480
 8005638:	08006480 	.word	0x08006480
 800563c:	08006484 	.word	0x08006484

08005640 <memcpy>:
 8005640:	b510      	push	{r4, lr}
 8005642:	1e43      	subs	r3, r0, #1
 8005644:	440a      	add	r2, r1
 8005646:	4291      	cmp	r1, r2
 8005648:	d100      	bne.n	800564c <memcpy+0xc>
 800564a:	bd10      	pop	{r4, pc}
 800564c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005650:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005654:	e7f7      	b.n	8005646 <memcpy+0x6>

08005656 <memset>:
 8005656:	4603      	mov	r3, r0
 8005658:	4402      	add	r2, r0
 800565a:	4293      	cmp	r3, r2
 800565c:	d100      	bne.n	8005660 <memset+0xa>
 800565e:	4770      	bx	lr
 8005660:	f803 1b01 	strb.w	r1, [r3], #1
 8005664:	e7f9      	b.n	800565a <memset+0x4>
	...

08005668 <siprintf>:
 8005668:	b40e      	push	{r1, r2, r3}
 800566a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800566e:	b500      	push	{lr}
 8005670:	b09c      	sub	sp, #112	; 0x70
 8005672:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005676:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800567a:	9104      	str	r1, [sp, #16]
 800567c:	9107      	str	r1, [sp, #28]
 800567e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005682:	ab1d      	add	r3, sp, #116	; 0x74
 8005684:	9002      	str	r0, [sp, #8]
 8005686:	9006      	str	r0, [sp, #24]
 8005688:	4808      	ldr	r0, [pc, #32]	; (80056ac <siprintf+0x44>)
 800568a:	f853 2b04 	ldr.w	r2, [r3], #4
 800568e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005692:	6800      	ldr	r0, [r0, #0]
 8005694:	a902      	add	r1, sp, #8
 8005696:	9301      	str	r3, [sp, #4]
 8005698:	f000 f866 	bl	8005768 <_svfiprintf_r>
 800569c:	2200      	movs	r2, #0
 800569e:	9b02      	ldr	r3, [sp, #8]
 80056a0:	701a      	strb	r2, [r3, #0]
 80056a2:	b01c      	add	sp, #112	; 0x70
 80056a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056a8:	b003      	add	sp, #12
 80056aa:	4770      	bx	lr
 80056ac:	20000014 	.word	0x20000014

080056b0 <__ssputs_r>:
 80056b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056b4:	688e      	ldr	r6, [r1, #8]
 80056b6:	4682      	mov	sl, r0
 80056b8:	429e      	cmp	r6, r3
 80056ba:	460c      	mov	r4, r1
 80056bc:	4691      	mov	r9, r2
 80056be:	4698      	mov	r8, r3
 80056c0:	d835      	bhi.n	800572e <__ssputs_r+0x7e>
 80056c2:	898a      	ldrh	r2, [r1, #12]
 80056c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80056c8:	d031      	beq.n	800572e <__ssputs_r+0x7e>
 80056ca:	2302      	movs	r3, #2
 80056cc:	6825      	ldr	r5, [r4, #0]
 80056ce:	6909      	ldr	r1, [r1, #16]
 80056d0:	1a6f      	subs	r7, r5, r1
 80056d2:	6965      	ldr	r5, [r4, #20]
 80056d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056d8:	fb95 f5f3 	sdiv	r5, r5, r3
 80056dc:	f108 0301 	add.w	r3, r8, #1
 80056e0:	443b      	add	r3, r7
 80056e2:	429d      	cmp	r5, r3
 80056e4:	bf38      	it	cc
 80056e6:	461d      	movcc	r5, r3
 80056e8:	0553      	lsls	r3, r2, #21
 80056ea:	d531      	bpl.n	8005750 <__ssputs_r+0xa0>
 80056ec:	4629      	mov	r1, r5
 80056ee:	f000 fb3b 	bl	8005d68 <_malloc_r>
 80056f2:	4606      	mov	r6, r0
 80056f4:	b950      	cbnz	r0, 800570c <__ssputs_r+0x5c>
 80056f6:	230c      	movs	r3, #12
 80056f8:	f8ca 3000 	str.w	r3, [sl]
 80056fc:	89a3      	ldrh	r3, [r4, #12]
 80056fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005706:	81a3      	strh	r3, [r4, #12]
 8005708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800570c:	463a      	mov	r2, r7
 800570e:	6921      	ldr	r1, [r4, #16]
 8005710:	f7ff ff96 	bl	8005640 <memcpy>
 8005714:	89a3      	ldrh	r3, [r4, #12]
 8005716:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800571a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800571e:	81a3      	strh	r3, [r4, #12]
 8005720:	6126      	str	r6, [r4, #16]
 8005722:	443e      	add	r6, r7
 8005724:	6026      	str	r6, [r4, #0]
 8005726:	4646      	mov	r6, r8
 8005728:	6165      	str	r5, [r4, #20]
 800572a:	1bed      	subs	r5, r5, r7
 800572c:	60a5      	str	r5, [r4, #8]
 800572e:	4546      	cmp	r6, r8
 8005730:	bf28      	it	cs
 8005732:	4646      	movcs	r6, r8
 8005734:	4649      	mov	r1, r9
 8005736:	4632      	mov	r2, r6
 8005738:	6820      	ldr	r0, [r4, #0]
 800573a:	f000 faaf 	bl	8005c9c <memmove>
 800573e:	68a3      	ldr	r3, [r4, #8]
 8005740:	2000      	movs	r0, #0
 8005742:	1b9b      	subs	r3, r3, r6
 8005744:	60a3      	str	r3, [r4, #8]
 8005746:	6823      	ldr	r3, [r4, #0]
 8005748:	441e      	add	r6, r3
 800574a:	6026      	str	r6, [r4, #0]
 800574c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005750:	462a      	mov	r2, r5
 8005752:	f000 fb67 	bl	8005e24 <_realloc_r>
 8005756:	4606      	mov	r6, r0
 8005758:	2800      	cmp	r0, #0
 800575a:	d1e1      	bne.n	8005720 <__ssputs_r+0x70>
 800575c:	6921      	ldr	r1, [r4, #16]
 800575e:	4650      	mov	r0, sl
 8005760:	f000 fab6 	bl	8005cd0 <_free_r>
 8005764:	e7c7      	b.n	80056f6 <__ssputs_r+0x46>
	...

08005768 <_svfiprintf_r>:
 8005768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	b09d      	sub	sp, #116	; 0x74
 800576e:	9303      	str	r3, [sp, #12]
 8005770:	898b      	ldrh	r3, [r1, #12]
 8005772:	4680      	mov	r8, r0
 8005774:	061c      	lsls	r4, r3, #24
 8005776:	460d      	mov	r5, r1
 8005778:	4616      	mov	r6, r2
 800577a:	d50f      	bpl.n	800579c <_svfiprintf_r+0x34>
 800577c:	690b      	ldr	r3, [r1, #16]
 800577e:	b96b      	cbnz	r3, 800579c <_svfiprintf_r+0x34>
 8005780:	2140      	movs	r1, #64	; 0x40
 8005782:	f000 faf1 	bl	8005d68 <_malloc_r>
 8005786:	6028      	str	r0, [r5, #0]
 8005788:	6128      	str	r0, [r5, #16]
 800578a:	b928      	cbnz	r0, 8005798 <_svfiprintf_r+0x30>
 800578c:	230c      	movs	r3, #12
 800578e:	f8c8 3000 	str.w	r3, [r8]
 8005792:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005796:	e0c4      	b.n	8005922 <_svfiprintf_r+0x1ba>
 8005798:	2340      	movs	r3, #64	; 0x40
 800579a:	616b      	str	r3, [r5, #20]
 800579c:	2300      	movs	r3, #0
 800579e:	9309      	str	r3, [sp, #36]	; 0x24
 80057a0:	2320      	movs	r3, #32
 80057a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057a6:	2330      	movs	r3, #48	; 0x30
 80057a8:	f04f 0b01 	mov.w	fp, #1
 80057ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057b0:	4637      	mov	r7, r6
 80057b2:	463c      	mov	r4, r7
 80057b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d13c      	bne.n	8005836 <_svfiprintf_r+0xce>
 80057bc:	ebb7 0a06 	subs.w	sl, r7, r6
 80057c0:	d00b      	beq.n	80057da <_svfiprintf_r+0x72>
 80057c2:	4653      	mov	r3, sl
 80057c4:	4632      	mov	r2, r6
 80057c6:	4629      	mov	r1, r5
 80057c8:	4640      	mov	r0, r8
 80057ca:	f7ff ff71 	bl	80056b0 <__ssputs_r>
 80057ce:	3001      	adds	r0, #1
 80057d0:	f000 80a2 	beq.w	8005918 <_svfiprintf_r+0x1b0>
 80057d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057d6:	4453      	add	r3, sl
 80057d8:	9309      	str	r3, [sp, #36]	; 0x24
 80057da:	783b      	ldrb	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 809b 	beq.w	8005918 <_svfiprintf_r+0x1b0>
 80057e2:	2300      	movs	r3, #0
 80057e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057e8:	9304      	str	r3, [sp, #16]
 80057ea:	9307      	str	r3, [sp, #28]
 80057ec:	9205      	str	r2, [sp, #20]
 80057ee:	9306      	str	r3, [sp, #24]
 80057f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80057f4:	931a      	str	r3, [sp, #104]	; 0x68
 80057f6:	2205      	movs	r2, #5
 80057f8:	7821      	ldrb	r1, [r4, #0]
 80057fa:	4850      	ldr	r0, [pc, #320]	; (800593c <_svfiprintf_r+0x1d4>)
 80057fc:	f000 fa40 	bl	8005c80 <memchr>
 8005800:	1c67      	adds	r7, r4, #1
 8005802:	9b04      	ldr	r3, [sp, #16]
 8005804:	b9d8      	cbnz	r0, 800583e <_svfiprintf_r+0xd6>
 8005806:	06d9      	lsls	r1, r3, #27
 8005808:	bf44      	itt	mi
 800580a:	2220      	movmi	r2, #32
 800580c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005810:	071a      	lsls	r2, r3, #28
 8005812:	bf44      	itt	mi
 8005814:	222b      	movmi	r2, #43	; 0x2b
 8005816:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800581a:	7822      	ldrb	r2, [r4, #0]
 800581c:	2a2a      	cmp	r2, #42	; 0x2a
 800581e:	d016      	beq.n	800584e <_svfiprintf_r+0xe6>
 8005820:	2100      	movs	r1, #0
 8005822:	200a      	movs	r0, #10
 8005824:	9a07      	ldr	r2, [sp, #28]
 8005826:	4627      	mov	r7, r4
 8005828:	783b      	ldrb	r3, [r7, #0]
 800582a:	3401      	adds	r4, #1
 800582c:	3b30      	subs	r3, #48	; 0x30
 800582e:	2b09      	cmp	r3, #9
 8005830:	d950      	bls.n	80058d4 <_svfiprintf_r+0x16c>
 8005832:	b1c9      	cbz	r1, 8005868 <_svfiprintf_r+0x100>
 8005834:	e011      	b.n	800585a <_svfiprintf_r+0xf2>
 8005836:	2b25      	cmp	r3, #37	; 0x25
 8005838:	d0c0      	beq.n	80057bc <_svfiprintf_r+0x54>
 800583a:	4627      	mov	r7, r4
 800583c:	e7b9      	b.n	80057b2 <_svfiprintf_r+0x4a>
 800583e:	4a3f      	ldr	r2, [pc, #252]	; (800593c <_svfiprintf_r+0x1d4>)
 8005840:	463c      	mov	r4, r7
 8005842:	1a80      	subs	r0, r0, r2
 8005844:	fa0b f000 	lsl.w	r0, fp, r0
 8005848:	4318      	orrs	r0, r3
 800584a:	9004      	str	r0, [sp, #16]
 800584c:	e7d3      	b.n	80057f6 <_svfiprintf_r+0x8e>
 800584e:	9a03      	ldr	r2, [sp, #12]
 8005850:	1d11      	adds	r1, r2, #4
 8005852:	6812      	ldr	r2, [r2, #0]
 8005854:	9103      	str	r1, [sp, #12]
 8005856:	2a00      	cmp	r2, #0
 8005858:	db01      	blt.n	800585e <_svfiprintf_r+0xf6>
 800585a:	9207      	str	r2, [sp, #28]
 800585c:	e004      	b.n	8005868 <_svfiprintf_r+0x100>
 800585e:	4252      	negs	r2, r2
 8005860:	f043 0302 	orr.w	r3, r3, #2
 8005864:	9207      	str	r2, [sp, #28]
 8005866:	9304      	str	r3, [sp, #16]
 8005868:	783b      	ldrb	r3, [r7, #0]
 800586a:	2b2e      	cmp	r3, #46	; 0x2e
 800586c:	d10d      	bne.n	800588a <_svfiprintf_r+0x122>
 800586e:	787b      	ldrb	r3, [r7, #1]
 8005870:	1c79      	adds	r1, r7, #1
 8005872:	2b2a      	cmp	r3, #42	; 0x2a
 8005874:	d132      	bne.n	80058dc <_svfiprintf_r+0x174>
 8005876:	9b03      	ldr	r3, [sp, #12]
 8005878:	3702      	adds	r7, #2
 800587a:	1d1a      	adds	r2, r3, #4
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	9203      	str	r2, [sp, #12]
 8005880:	2b00      	cmp	r3, #0
 8005882:	bfb8      	it	lt
 8005884:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005888:	9305      	str	r3, [sp, #20]
 800588a:	4c2d      	ldr	r4, [pc, #180]	; (8005940 <_svfiprintf_r+0x1d8>)
 800588c:	2203      	movs	r2, #3
 800588e:	7839      	ldrb	r1, [r7, #0]
 8005890:	4620      	mov	r0, r4
 8005892:	f000 f9f5 	bl	8005c80 <memchr>
 8005896:	b138      	cbz	r0, 80058a8 <_svfiprintf_r+0x140>
 8005898:	2340      	movs	r3, #64	; 0x40
 800589a:	1b00      	subs	r0, r0, r4
 800589c:	fa03 f000 	lsl.w	r0, r3, r0
 80058a0:	9b04      	ldr	r3, [sp, #16]
 80058a2:	3701      	adds	r7, #1
 80058a4:	4303      	orrs	r3, r0
 80058a6:	9304      	str	r3, [sp, #16]
 80058a8:	7839      	ldrb	r1, [r7, #0]
 80058aa:	2206      	movs	r2, #6
 80058ac:	4825      	ldr	r0, [pc, #148]	; (8005944 <_svfiprintf_r+0x1dc>)
 80058ae:	1c7e      	adds	r6, r7, #1
 80058b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058b4:	f000 f9e4 	bl	8005c80 <memchr>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	d035      	beq.n	8005928 <_svfiprintf_r+0x1c0>
 80058bc:	4b22      	ldr	r3, [pc, #136]	; (8005948 <_svfiprintf_r+0x1e0>)
 80058be:	b9fb      	cbnz	r3, 8005900 <_svfiprintf_r+0x198>
 80058c0:	9b03      	ldr	r3, [sp, #12]
 80058c2:	3307      	adds	r3, #7
 80058c4:	f023 0307 	bic.w	r3, r3, #7
 80058c8:	3308      	adds	r3, #8
 80058ca:	9303      	str	r3, [sp, #12]
 80058cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ce:	444b      	add	r3, r9
 80058d0:	9309      	str	r3, [sp, #36]	; 0x24
 80058d2:	e76d      	b.n	80057b0 <_svfiprintf_r+0x48>
 80058d4:	fb00 3202 	mla	r2, r0, r2, r3
 80058d8:	2101      	movs	r1, #1
 80058da:	e7a4      	b.n	8005826 <_svfiprintf_r+0xbe>
 80058dc:	2300      	movs	r3, #0
 80058de:	240a      	movs	r4, #10
 80058e0:	4618      	mov	r0, r3
 80058e2:	9305      	str	r3, [sp, #20]
 80058e4:	460f      	mov	r7, r1
 80058e6:	783a      	ldrb	r2, [r7, #0]
 80058e8:	3101      	adds	r1, #1
 80058ea:	3a30      	subs	r2, #48	; 0x30
 80058ec:	2a09      	cmp	r2, #9
 80058ee:	d903      	bls.n	80058f8 <_svfiprintf_r+0x190>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d0ca      	beq.n	800588a <_svfiprintf_r+0x122>
 80058f4:	9005      	str	r0, [sp, #20]
 80058f6:	e7c8      	b.n	800588a <_svfiprintf_r+0x122>
 80058f8:	fb04 2000 	mla	r0, r4, r0, r2
 80058fc:	2301      	movs	r3, #1
 80058fe:	e7f1      	b.n	80058e4 <_svfiprintf_r+0x17c>
 8005900:	ab03      	add	r3, sp, #12
 8005902:	9300      	str	r3, [sp, #0]
 8005904:	462a      	mov	r2, r5
 8005906:	4b11      	ldr	r3, [pc, #68]	; (800594c <_svfiprintf_r+0x1e4>)
 8005908:	a904      	add	r1, sp, #16
 800590a:	4640      	mov	r0, r8
 800590c:	f3af 8000 	nop.w
 8005910:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005914:	4681      	mov	r9, r0
 8005916:	d1d9      	bne.n	80058cc <_svfiprintf_r+0x164>
 8005918:	89ab      	ldrh	r3, [r5, #12]
 800591a:	065b      	lsls	r3, r3, #25
 800591c:	f53f af39 	bmi.w	8005792 <_svfiprintf_r+0x2a>
 8005920:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005922:	b01d      	add	sp, #116	; 0x74
 8005924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005928:	ab03      	add	r3, sp, #12
 800592a:	9300      	str	r3, [sp, #0]
 800592c:	462a      	mov	r2, r5
 800592e:	4b07      	ldr	r3, [pc, #28]	; (800594c <_svfiprintf_r+0x1e4>)
 8005930:	a904      	add	r1, sp, #16
 8005932:	4640      	mov	r0, r8
 8005934:	f000 f884 	bl	8005a40 <_printf_i>
 8005938:	e7ea      	b.n	8005910 <_svfiprintf_r+0x1a8>
 800593a:	bf00      	nop
 800593c:	0800644c 	.word	0x0800644c
 8005940:	08006452 	.word	0x08006452
 8005944:	08006456 	.word	0x08006456
 8005948:	00000000 	.word	0x00000000
 800594c:	080056b1 	.word	0x080056b1

08005950 <_printf_common>:
 8005950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005954:	4691      	mov	r9, r2
 8005956:	461f      	mov	r7, r3
 8005958:	688a      	ldr	r2, [r1, #8]
 800595a:	690b      	ldr	r3, [r1, #16]
 800595c:	4606      	mov	r6, r0
 800595e:	4293      	cmp	r3, r2
 8005960:	bfb8      	it	lt
 8005962:	4613      	movlt	r3, r2
 8005964:	f8c9 3000 	str.w	r3, [r9]
 8005968:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800596c:	460c      	mov	r4, r1
 800596e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005972:	b112      	cbz	r2, 800597a <_printf_common+0x2a>
 8005974:	3301      	adds	r3, #1
 8005976:	f8c9 3000 	str.w	r3, [r9]
 800597a:	6823      	ldr	r3, [r4, #0]
 800597c:	0699      	lsls	r1, r3, #26
 800597e:	bf42      	ittt	mi
 8005980:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005984:	3302      	addmi	r3, #2
 8005986:	f8c9 3000 	strmi.w	r3, [r9]
 800598a:	6825      	ldr	r5, [r4, #0]
 800598c:	f015 0506 	ands.w	r5, r5, #6
 8005990:	d107      	bne.n	80059a2 <_printf_common+0x52>
 8005992:	f104 0a19 	add.w	sl, r4, #25
 8005996:	68e3      	ldr	r3, [r4, #12]
 8005998:	f8d9 2000 	ldr.w	r2, [r9]
 800599c:	1a9b      	subs	r3, r3, r2
 800599e:	429d      	cmp	r5, r3
 80059a0:	db2a      	blt.n	80059f8 <_printf_common+0xa8>
 80059a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80059a6:	6822      	ldr	r2, [r4, #0]
 80059a8:	3300      	adds	r3, #0
 80059aa:	bf18      	it	ne
 80059ac:	2301      	movne	r3, #1
 80059ae:	0692      	lsls	r2, r2, #26
 80059b0:	d42f      	bmi.n	8005a12 <_printf_common+0xc2>
 80059b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059b6:	4639      	mov	r1, r7
 80059b8:	4630      	mov	r0, r6
 80059ba:	47c0      	blx	r8
 80059bc:	3001      	adds	r0, #1
 80059be:	d022      	beq.n	8005a06 <_printf_common+0xb6>
 80059c0:	6823      	ldr	r3, [r4, #0]
 80059c2:	68e5      	ldr	r5, [r4, #12]
 80059c4:	f003 0306 	and.w	r3, r3, #6
 80059c8:	2b04      	cmp	r3, #4
 80059ca:	bf18      	it	ne
 80059cc:	2500      	movne	r5, #0
 80059ce:	f8d9 2000 	ldr.w	r2, [r9]
 80059d2:	f04f 0900 	mov.w	r9, #0
 80059d6:	bf08      	it	eq
 80059d8:	1aad      	subeq	r5, r5, r2
 80059da:	68a3      	ldr	r3, [r4, #8]
 80059dc:	6922      	ldr	r2, [r4, #16]
 80059de:	bf08      	it	eq
 80059e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059e4:	4293      	cmp	r3, r2
 80059e6:	bfc4      	itt	gt
 80059e8:	1a9b      	subgt	r3, r3, r2
 80059ea:	18ed      	addgt	r5, r5, r3
 80059ec:	341a      	adds	r4, #26
 80059ee:	454d      	cmp	r5, r9
 80059f0:	d11b      	bne.n	8005a2a <_printf_common+0xda>
 80059f2:	2000      	movs	r0, #0
 80059f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f8:	2301      	movs	r3, #1
 80059fa:	4652      	mov	r2, sl
 80059fc:	4639      	mov	r1, r7
 80059fe:	4630      	mov	r0, r6
 8005a00:	47c0      	blx	r8
 8005a02:	3001      	adds	r0, #1
 8005a04:	d103      	bne.n	8005a0e <_printf_common+0xbe>
 8005a06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a0e:	3501      	adds	r5, #1
 8005a10:	e7c1      	b.n	8005996 <_printf_common+0x46>
 8005a12:	2030      	movs	r0, #48	; 0x30
 8005a14:	18e1      	adds	r1, r4, r3
 8005a16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a20:	4422      	add	r2, r4
 8005a22:	3302      	adds	r3, #2
 8005a24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a28:	e7c3      	b.n	80059b2 <_printf_common+0x62>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	4622      	mov	r2, r4
 8005a2e:	4639      	mov	r1, r7
 8005a30:	4630      	mov	r0, r6
 8005a32:	47c0      	blx	r8
 8005a34:	3001      	adds	r0, #1
 8005a36:	d0e6      	beq.n	8005a06 <_printf_common+0xb6>
 8005a38:	f109 0901 	add.w	r9, r9, #1
 8005a3c:	e7d7      	b.n	80059ee <_printf_common+0x9e>
	...

08005a40 <_printf_i>:
 8005a40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005a44:	4617      	mov	r7, r2
 8005a46:	7e0a      	ldrb	r2, [r1, #24]
 8005a48:	b085      	sub	sp, #20
 8005a4a:	2a6e      	cmp	r2, #110	; 0x6e
 8005a4c:	4698      	mov	r8, r3
 8005a4e:	4606      	mov	r6, r0
 8005a50:	460c      	mov	r4, r1
 8005a52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a54:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005a58:	f000 80bc 	beq.w	8005bd4 <_printf_i+0x194>
 8005a5c:	d81a      	bhi.n	8005a94 <_printf_i+0x54>
 8005a5e:	2a63      	cmp	r2, #99	; 0x63
 8005a60:	d02e      	beq.n	8005ac0 <_printf_i+0x80>
 8005a62:	d80a      	bhi.n	8005a7a <_printf_i+0x3a>
 8005a64:	2a00      	cmp	r2, #0
 8005a66:	f000 80c8 	beq.w	8005bfa <_printf_i+0x1ba>
 8005a6a:	2a58      	cmp	r2, #88	; 0x58
 8005a6c:	f000 808a 	beq.w	8005b84 <_printf_i+0x144>
 8005a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a74:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005a78:	e02a      	b.n	8005ad0 <_printf_i+0x90>
 8005a7a:	2a64      	cmp	r2, #100	; 0x64
 8005a7c:	d001      	beq.n	8005a82 <_printf_i+0x42>
 8005a7e:	2a69      	cmp	r2, #105	; 0x69
 8005a80:	d1f6      	bne.n	8005a70 <_printf_i+0x30>
 8005a82:	6821      	ldr	r1, [r4, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005a8a:	d023      	beq.n	8005ad4 <_printf_i+0x94>
 8005a8c:	1d11      	adds	r1, r2, #4
 8005a8e:	6019      	str	r1, [r3, #0]
 8005a90:	6813      	ldr	r3, [r2, #0]
 8005a92:	e027      	b.n	8005ae4 <_printf_i+0xa4>
 8005a94:	2a73      	cmp	r2, #115	; 0x73
 8005a96:	f000 80b4 	beq.w	8005c02 <_printf_i+0x1c2>
 8005a9a:	d808      	bhi.n	8005aae <_printf_i+0x6e>
 8005a9c:	2a6f      	cmp	r2, #111	; 0x6f
 8005a9e:	d02a      	beq.n	8005af6 <_printf_i+0xb6>
 8005aa0:	2a70      	cmp	r2, #112	; 0x70
 8005aa2:	d1e5      	bne.n	8005a70 <_printf_i+0x30>
 8005aa4:	680a      	ldr	r2, [r1, #0]
 8005aa6:	f042 0220 	orr.w	r2, r2, #32
 8005aaa:	600a      	str	r2, [r1, #0]
 8005aac:	e003      	b.n	8005ab6 <_printf_i+0x76>
 8005aae:	2a75      	cmp	r2, #117	; 0x75
 8005ab0:	d021      	beq.n	8005af6 <_printf_i+0xb6>
 8005ab2:	2a78      	cmp	r2, #120	; 0x78
 8005ab4:	d1dc      	bne.n	8005a70 <_printf_i+0x30>
 8005ab6:	2278      	movs	r2, #120	; 0x78
 8005ab8:	496f      	ldr	r1, [pc, #444]	; (8005c78 <_printf_i+0x238>)
 8005aba:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005abe:	e064      	b.n	8005b8a <_printf_i+0x14a>
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005ac6:	1d11      	adds	r1, r2, #4
 8005ac8:	6019      	str	r1, [r3, #0]
 8005aca:	6813      	ldr	r3, [r2, #0]
 8005acc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e0a3      	b.n	8005c1c <_printf_i+0x1dc>
 8005ad4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005ad8:	f102 0104 	add.w	r1, r2, #4
 8005adc:	6019      	str	r1, [r3, #0]
 8005ade:	d0d7      	beq.n	8005a90 <_printf_i+0x50>
 8005ae0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	da03      	bge.n	8005af0 <_printf_i+0xb0>
 8005ae8:	222d      	movs	r2, #45	; 0x2d
 8005aea:	425b      	negs	r3, r3
 8005aec:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005af0:	4962      	ldr	r1, [pc, #392]	; (8005c7c <_printf_i+0x23c>)
 8005af2:	220a      	movs	r2, #10
 8005af4:	e017      	b.n	8005b26 <_printf_i+0xe6>
 8005af6:	6820      	ldr	r0, [r4, #0]
 8005af8:	6819      	ldr	r1, [r3, #0]
 8005afa:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005afe:	d003      	beq.n	8005b08 <_printf_i+0xc8>
 8005b00:	1d08      	adds	r0, r1, #4
 8005b02:	6018      	str	r0, [r3, #0]
 8005b04:	680b      	ldr	r3, [r1, #0]
 8005b06:	e006      	b.n	8005b16 <_printf_i+0xd6>
 8005b08:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b0c:	f101 0004 	add.w	r0, r1, #4
 8005b10:	6018      	str	r0, [r3, #0]
 8005b12:	d0f7      	beq.n	8005b04 <_printf_i+0xc4>
 8005b14:	880b      	ldrh	r3, [r1, #0]
 8005b16:	2a6f      	cmp	r2, #111	; 0x6f
 8005b18:	bf14      	ite	ne
 8005b1a:	220a      	movne	r2, #10
 8005b1c:	2208      	moveq	r2, #8
 8005b1e:	4957      	ldr	r1, [pc, #348]	; (8005c7c <_printf_i+0x23c>)
 8005b20:	2000      	movs	r0, #0
 8005b22:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005b26:	6865      	ldr	r5, [r4, #4]
 8005b28:	2d00      	cmp	r5, #0
 8005b2a:	60a5      	str	r5, [r4, #8]
 8005b2c:	f2c0 809c 	blt.w	8005c68 <_printf_i+0x228>
 8005b30:	6820      	ldr	r0, [r4, #0]
 8005b32:	f020 0004 	bic.w	r0, r0, #4
 8005b36:	6020      	str	r0, [r4, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d13f      	bne.n	8005bbc <_printf_i+0x17c>
 8005b3c:	2d00      	cmp	r5, #0
 8005b3e:	f040 8095 	bne.w	8005c6c <_printf_i+0x22c>
 8005b42:	4675      	mov	r5, lr
 8005b44:	2a08      	cmp	r2, #8
 8005b46:	d10b      	bne.n	8005b60 <_printf_i+0x120>
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	07da      	lsls	r2, r3, #31
 8005b4c:	d508      	bpl.n	8005b60 <_printf_i+0x120>
 8005b4e:	6923      	ldr	r3, [r4, #16]
 8005b50:	6862      	ldr	r2, [r4, #4]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	bfde      	ittt	le
 8005b56:	2330      	movle	r3, #48	; 0x30
 8005b58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b5c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005b60:	ebae 0305 	sub.w	r3, lr, r5
 8005b64:	6123      	str	r3, [r4, #16]
 8005b66:	f8cd 8000 	str.w	r8, [sp]
 8005b6a:	463b      	mov	r3, r7
 8005b6c:	aa03      	add	r2, sp, #12
 8005b6e:	4621      	mov	r1, r4
 8005b70:	4630      	mov	r0, r6
 8005b72:	f7ff feed 	bl	8005950 <_printf_common>
 8005b76:	3001      	adds	r0, #1
 8005b78:	d155      	bne.n	8005c26 <_printf_i+0x1e6>
 8005b7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b7e:	b005      	add	sp, #20
 8005b80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b84:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005b88:	493c      	ldr	r1, [pc, #240]	; (8005c7c <_printf_i+0x23c>)
 8005b8a:	6822      	ldr	r2, [r4, #0]
 8005b8c:	6818      	ldr	r0, [r3, #0]
 8005b8e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005b92:	f100 0504 	add.w	r5, r0, #4
 8005b96:	601d      	str	r5, [r3, #0]
 8005b98:	d001      	beq.n	8005b9e <_printf_i+0x15e>
 8005b9a:	6803      	ldr	r3, [r0, #0]
 8005b9c:	e002      	b.n	8005ba4 <_printf_i+0x164>
 8005b9e:	0655      	lsls	r5, r2, #25
 8005ba0:	d5fb      	bpl.n	8005b9a <_printf_i+0x15a>
 8005ba2:	8803      	ldrh	r3, [r0, #0]
 8005ba4:	07d0      	lsls	r0, r2, #31
 8005ba6:	bf44      	itt	mi
 8005ba8:	f042 0220 	orrmi.w	r2, r2, #32
 8005bac:	6022      	strmi	r2, [r4, #0]
 8005bae:	b91b      	cbnz	r3, 8005bb8 <_printf_i+0x178>
 8005bb0:	6822      	ldr	r2, [r4, #0]
 8005bb2:	f022 0220 	bic.w	r2, r2, #32
 8005bb6:	6022      	str	r2, [r4, #0]
 8005bb8:	2210      	movs	r2, #16
 8005bba:	e7b1      	b.n	8005b20 <_printf_i+0xe0>
 8005bbc:	4675      	mov	r5, lr
 8005bbe:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bc2:	fb02 3310 	mls	r3, r2, r0, r3
 8005bc6:	5ccb      	ldrb	r3, [r1, r3]
 8005bc8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	d1f5      	bne.n	8005bbe <_printf_i+0x17e>
 8005bd2:	e7b7      	b.n	8005b44 <_printf_i+0x104>
 8005bd4:	6808      	ldr	r0, [r1, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005bdc:	6949      	ldr	r1, [r1, #20]
 8005bde:	d004      	beq.n	8005bea <_printf_i+0x1aa>
 8005be0:	1d10      	adds	r0, r2, #4
 8005be2:	6018      	str	r0, [r3, #0]
 8005be4:	6813      	ldr	r3, [r2, #0]
 8005be6:	6019      	str	r1, [r3, #0]
 8005be8:	e007      	b.n	8005bfa <_printf_i+0x1ba>
 8005bea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bee:	f102 0004 	add.w	r0, r2, #4
 8005bf2:	6018      	str	r0, [r3, #0]
 8005bf4:	6813      	ldr	r3, [r2, #0]
 8005bf6:	d0f6      	beq.n	8005be6 <_printf_i+0x1a6>
 8005bf8:	8019      	strh	r1, [r3, #0]
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	4675      	mov	r5, lr
 8005bfe:	6123      	str	r3, [r4, #16]
 8005c00:	e7b1      	b.n	8005b66 <_printf_i+0x126>
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	1d11      	adds	r1, r2, #4
 8005c06:	6019      	str	r1, [r3, #0]
 8005c08:	6815      	ldr	r5, [r2, #0]
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	6862      	ldr	r2, [r4, #4]
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f000 f836 	bl	8005c80 <memchr>
 8005c14:	b108      	cbz	r0, 8005c1a <_printf_i+0x1da>
 8005c16:	1b40      	subs	r0, r0, r5
 8005c18:	6060      	str	r0, [r4, #4]
 8005c1a:	6863      	ldr	r3, [r4, #4]
 8005c1c:	6123      	str	r3, [r4, #16]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c24:	e79f      	b.n	8005b66 <_printf_i+0x126>
 8005c26:	6923      	ldr	r3, [r4, #16]
 8005c28:	462a      	mov	r2, r5
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	4630      	mov	r0, r6
 8005c2e:	47c0      	blx	r8
 8005c30:	3001      	adds	r0, #1
 8005c32:	d0a2      	beq.n	8005b7a <_printf_i+0x13a>
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	079b      	lsls	r3, r3, #30
 8005c38:	d507      	bpl.n	8005c4a <_printf_i+0x20a>
 8005c3a:	2500      	movs	r5, #0
 8005c3c:	f104 0919 	add.w	r9, r4, #25
 8005c40:	68e3      	ldr	r3, [r4, #12]
 8005c42:	9a03      	ldr	r2, [sp, #12]
 8005c44:	1a9b      	subs	r3, r3, r2
 8005c46:	429d      	cmp	r5, r3
 8005c48:	db05      	blt.n	8005c56 <_printf_i+0x216>
 8005c4a:	68e0      	ldr	r0, [r4, #12]
 8005c4c:	9b03      	ldr	r3, [sp, #12]
 8005c4e:	4298      	cmp	r0, r3
 8005c50:	bfb8      	it	lt
 8005c52:	4618      	movlt	r0, r3
 8005c54:	e793      	b.n	8005b7e <_printf_i+0x13e>
 8005c56:	2301      	movs	r3, #1
 8005c58:	464a      	mov	r2, r9
 8005c5a:	4639      	mov	r1, r7
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	47c0      	blx	r8
 8005c60:	3001      	adds	r0, #1
 8005c62:	d08a      	beq.n	8005b7a <_printf_i+0x13a>
 8005c64:	3501      	adds	r5, #1
 8005c66:	e7eb      	b.n	8005c40 <_printf_i+0x200>
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1a7      	bne.n	8005bbc <_printf_i+0x17c>
 8005c6c:	780b      	ldrb	r3, [r1, #0]
 8005c6e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c76:	e765      	b.n	8005b44 <_printf_i+0x104>
 8005c78:	0800646e 	.word	0x0800646e
 8005c7c:	0800645d 	.word	0x0800645d

08005c80 <memchr>:
 8005c80:	b510      	push	{r4, lr}
 8005c82:	b2c9      	uxtb	r1, r1
 8005c84:	4402      	add	r2, r0
 8005c86:	4290      	cmp	r0, r2
 8005c88:	4603      	mov	r3, r0
 8005c8a:	d101      	bne.n	8005c90 <memchr+0x10>
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	bd10      	pop	{r4, pc}
 8005c90:	781c      	ldrb	r4, [r3, #0]
 8005c92:	3001      	adds	r0, #1
 8005c94:	428c      	cmp	r4, r1
 8005c96:	d1f6      	bne.n	8005c86 <memchr+0x6>
 8005c98:	4618      	mov	r0, r3
 8005c9a:	bd10      	pop	{r4, pc}

08005c9c <memmove>:
 8005c9c:	4288      	cmp	r0, r1
 8005c9e:	b510      	push	{r4, lr}
 8005ca0:	eb01 0302 	add.w	r3, r1, r2
 8005ca4:	d803      	bhi.n	8005cae <memmove+0x12>
 8005ca6:	1e42      	subs	r2, r0, #1
 8005ca8:	4299      	cmp	r1, r3
 8005caa:	d10c      	bne.n	8005cc6 <memmove+0x2a>
 8005cac:	bd10      	pop	{r4, pc}
 8005cae:	4298      	cmp	r0, r3
 8005cb0:	d2f9      	bcs.n	8005ca6 <memmove+0xa>
 8005cb2:	1881      	adds	r1, r0, r2
 8005cb4:	1ad2      	subs	r2, r2, r3
 8005cb6:	42d3      	cmn	r3, r2
 8005cb8:	d100      	bne.n	8005cbc <memmove+0x20>
 8005cba:	bd10      	pop	{r4, pc}
 8005cbc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005cc0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005cc4:	e7f7      	b.n	8005cb6 <memmove+0x1a>
 8005cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cca:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005cce:	e7eb      	b.n	8005ca8 <memmove+0xc>

08005cd0 <_free_r>:
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	4605      	mov	r5, r0
 8005cd4:	2900      	cmp	r1, #0
 8005cd6:	d043      	beq.n	8005d60 <_free_r+0x90>
 8005cd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cdc:	1f0c      	subs	r4, r1, #4
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	bfb8      	it	lt
 8005ce2:	18e4      	addlt	r4, r4, r3
 8005ce4:	f000 f8d4 	bl	8005e90 <__malloc_lock>
 8005ce8:	4a1e      	ldr	r2, [pc, #120]	; (8005d64 <_free_r+0x94>)
 8005cea:	6813      	ldr	r3, [r2, #0]
 8005cec:	4610      	mov	r0, r2
 8005cee:	b933      	cbnz	r3, 8005cfe <_free_r+0x2e>
 8005cf0:	6063      	str	r3, [r4, #4]
 8005cf2:	6014      	str	r4, [r2, #0]
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cfa:	f000 b8ca 	b.w	8005e92 <__malloc_unlock>
 8005cfe:	42a3      	cmp	r3, r4
 8005d00:	d90b      	bls.n	8005d1a <_free_r+0x4a>
 8005d02:	6821      	ldr	r1, [r4, #0]
 8005d04:	1862      	adds	r2, r4, r1
 8005d06:	4293      	cmp	r3, r2
 8005d08:	bf01      	itttt	eq
 8005d0a:	681a      	ldreq	r2, [r3, #0]
 8005d0c:	685b      	ldreq	r3, [r3, #4]
 8005d0e:	1852      	addeq	r2, r2, r1
 8005d10:	6022      	streq	r2, [r4, #0]
 8005d12:	6063      	str	r3, [r4, #4]
 8005d14:	6004      	str	r4, [r0, #0]
 8005d16:	e7ed      	b.n	8005cf4 <_free_r+0x24>
 8005d18:	4613      	mov	r3, r2
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	b10a      	cbz	r2, 8005d22 <_free_r+0x52>
 8005d1e:	42a2      	cmp	r2, r4
 8005d20:	d9fa      	bls.n	8005d18 <_free_r+0x48>
 8005d22:	6819      	ldr	r1, [r3, #0]
 8005d24:	1858      	adds	r0, r3, r1
 8005d26:	42a0      	cmp	r0, r4
 8005d28:	d10b      	bne.n	8005d42 <_free_r+0x72>
 8005d2a:	6820      	ldr	r0, [r4, #0]
 8005d2c:	4401      	add	r1, r0
 8005d2e:	1858      	adds	r0, r3, r1
 8005d30:	4282      	cmp	r2, r0
 8005d32:	6019      	str	r1, [r3, #0]
 8005d34:	d1de      	bne.n	8005cf4 <_free_r+0x24>
 8005d36:	6810      	ldr	r0, [r2, #0]
 8005d38:	6852      	ldr	r2, [r2, #4]
 8005d3a:	4401      	add	r1, r0
 8005d3c:	6019      	str	r1, [r3, #0]
 8005d3e:	605a      	str	r2, [r3, #4]
 8005d40:	e7d8      	b.n	8005cf4 <_free_r+0x24>
 8005d42:	d902      	bls.n	8005d4a <_free_r+0x7a>
 8005d44:	230c      	movs	r3, #12
 8005d46:	602b      	str	r3, [r5, #0]
 8005d48:	e7d4      	b.n	8005cf4 <_free_r+0x24>
 8005d4a:	6820      	ldr	r0, [r4, #0]
 8005d4c:	1821      	adds	r1, r4, r0
 8005d4e:	428a      	cmp	r2, r1
 8005d50:	bf01      	itttt	eq
 8005d52:	6811      	ldreq	r1, [r2, #0]
 8005d54:	6852      	ldreq	r2, [r2, #4]
 8005d56:	1809      	addeq	r1, r1, r0
 8005d58:	6021      	streq	r1, [r4, #0]
 8005d5a:	6062      	str	r2, [r4, #4]
 8005d5c:	605c      	str	r4, [r3, #4]
 8005d5e:	e7c9      	b.n	8005cf4 <_free_r+0x24>
 8005d60:	bd38      	pop	{r3, r4, r5, pc}
 8005d62:	bf00      	nop
 8005d64:	2000015c 	.word	0x2000015c

08005d68 <_malloc_r>:
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	1ccd      	adds	r5, r1, #3
 8005d6c:	f025 0503 	bic.w	r5, r5, #3
 8005d70:	3508      	adds	r5, #8
 8005d72:	2d0c      	cmp	r5, #12
 8005d74:	bf38      	it	cc
 8005d76:	250c      	movcc	r5, #12
 8005d78:	2d00      	cmp	r5, #0
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	db01      	blt.n	8005d82 <_malloc_r+0x1a>
 8005d7e:	42a9      	cmp	r1, r5
 8005d80:	d903      	bls.n	8005d8a <_malloc_r+0x22>
 8005d82:	230c      	movs	r3, #12
 8005d84:	6033      	str	r3, [r6, #0]
 8005d86:	2000      	movs	r0, #0
 8005d88:	bd70      	pop	{r4, r5, r6, pc}
 8005d8a:	f000 f881 	bl	8005e90 <__malloc_lock>
 8005d8e:	4a23      	ldr	r2, [pc, #140]	; (8005e1c <_malloc_r+0xb4>)
 8005d90:	6814      	ldr	r4, [r2, #0]
 8005d92:	4621      	mov	r1, r4
 8005d94:	b991      	cbnz	r1, 8005dbc <_malloc_r+0x54>
 8005d96:	4c22      	ldr	r4, [pc, #136]	; (8005e20 <_malloc_r+0xb8>)
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	b91b      	cbnz	r3, 8005da4 <_malloc_r+0x3c>
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	f000 f867 	bl	8005e70 <_sbrk_r>
 8005da2:	6020      	str	r0, [r4, #0]
 8005da4:	4629      	mov	r1, r5
 8005da6:	4630      	mov	r0, r6
 8005da8:	f000 f862 	bl	8005e70 <_sbrk_r>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	d126      	bne.n	8005dfe <_malloc_r+0x96>
 8005db0:	230c      	movs	r3, #12
 8005db2:	4630      	mov	r0, r6
 8005db4:	6033      	str	r3, [r6, #0]
 8005db6:	f000 f86c 	bl	8005e92 <__malloc_unlock>
 8005dba:	e7e4      	b.n	8005d86 <_malloc_r+0x1e>
 8005dbc:	680b      	ldr	r3, [r1, #0]
 8005dbe:	1b5b      	subs	r3, r3, r5
 8005dc0:	d41a      	bmi.n	8005df8 <_malloc_r+0x90>
 8005dc2:	2b0b      	cmp	r3, #11
 8005dc4:	d90f      	bls.n	8005de6 <_malloc_r+0x7e>
 8005dc6:	600b      	str	r3, [r1, #0]
 8005dc8:	18cc      	adds	r4, r1, r3
 8005dca:	50cd      	str	r5, [r1, r3]
 8005dcc:	4630      	mov	r0, r6
 8005dce:	f000 f860 	bl	8005e92 <__malloc_unlock>
 8005dd2:	f104 000b 	add.w	r0, r4, #11
 8005dd6:	1d23      	adds	r3, r4, #4
 8005dd8:	f020 0007 	bic.w	r0, r0, #7
 8005ddc:	1ac3      	subs	r3, r0, r3
 8005dde:	d01b      	beq.n	8005e18 <_malloc_r+0xb0>
 8005de0:	425a      	negs	r2, r3
 8005de2:	50e2      	str	r2, [r4, r3]
 8005de4:	bd70      	pop	{r4, r5, r6, pc}
 8005de6:	428c      	cmp	r4, r1
 8005de8:	bf0b      	itete	eq
 8005dea:	6863      	ldreq	r3, [r4, #4]
 8005dec:	684b      	ldrne	r3, [r1, #4]
 8005dee:	6013      	streq	r3, [r2, #0]
 8005df0:	6063      	strne	r3, [r4, #4]
 8005df2:	bf18      	it	ne
 8005df4:	460c      	movne	r4, r1
 8005df6:	e7e9      	b.n	8005dcc <_malloc_r+0x64>
 8005df8:	460c      	mov	r4, r1
 8005dfa:	6849      	ldr	r1, [r1, #4]
 8005dfc:	e7ca      	b.n	8005d94 <_malloc_r+0x2c>
 8005dfe:	1cc4      	adds	r4, r0, #3
 8005e00:	f024 0403 	bic.w	r4, r4, #3
 8005e04:	42a0      	cmp	r0, r4
 8005e06:	d005      	beq.n	8005e14 <_malloc_r+0xac>
 8005e08:	1a21      	subs	r1, r4, r0
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	f000 f830 	bl	8005e70 <_sbrk_r>
 8005e10:	3001      	adds	r0, #1
 8005e12:	d0cd      	beq.n	8005db0 <_malloc_r+0x48>
 8005e14:	6025      	str	r5, [r4, #0]
 8005e16:	e7d9      	b.n	8005dcc <_malloc_r+0x64>
 8005e18:	bd70      	pop	{r4, r5, r6, pc}
 8005e1a:	bf00      	nop
 8005e1c:	2000015c 	.word	0x2000015c
 8005e20:	20000160 	.word	0x20000160

08005e24 <_realloc_r>:
 8005e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e26:	4607      	mov	r7, r0
 8005e28:	4614      	mov	r4, r2
 8005e2a:	460e      	mov	r6, r1
 8005e2c:	b921      	cbnz	r1, 8005e38 <_realloc_r+0x14>
 8005e2e:	4611      	mov	r1, r2
 8005e30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e34:	f7ff bf98 	b.w	8005d68 <_malloc_r>
 8005e38:	b922      	cbnz	r2, 8005e44 <_realloc_r+0x20>
 8005e3a:	f7ff ff49 	bl	8005cd0 <_free_r>
 8005e3e:	4625      	mov	r5, r4
 8005e40:	4628      	mov	r0, r5
 8005e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e44:	f000 f826 	bl	8005e94 <_malloc_usable_size_r>
 8005e48:	4284      	cmp	r4, r0
 8005e4a:	d90f      	bls.n	8005e6c <_realloc_r+0x48>
 8005e4c:	4621      	mov	r1, r4
 8005e4e:	4638      	mov	r0, r7
 8005e50:	f7ff ff8a 	bl	8005d68 <_malloc_r>
 8005e54:	4605      	mov	r5, r0
 8005e56:	2800      	cmp	r0, #0
 8005e58:	d0f2      	beq.n	8005e40 <_realloc_r+0x1c>
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4622      	mov	r2, r4
 8005e5e:	f7ff fbef 	bl	8005640 <memcpy>
 8005e62:	4631      	mov	r1, r6
 8005e64:	4638      	mov	r0, r7
 8005e66:	f7ff ff33 	bl	8005cd0 <_free_r>
 8005e6a:	e7e9      	b.n	8005e40 <_realloc_r+0x1c>
 8005e6c:	4635      	mov	r5, r6
 8005e6e:	e7e7      	b.n	8005e40 <_realloc_r+0x1c>

08005e70 <_sbrk_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	2300      	movs	r3, #0
 8005e74:	4c05      	ldr	r4, [pc, #20]	; (8005e8c <_sbrk_r+0x1c>)
 8005e76:	4605      	mov	r5, r0
 8005e78:	4608      	mov	r0, r1
 8005e7a:	6023      	str	r3, [r4, #0]
 8005e7c:	f7ff fb30 	bl	80054e0 <_sbrk>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_sbrk_r+0x1a>
 8005e84:	6823      	ldr	r3, [r4, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_sbrk_r+0x1a>
 8005e88:	602b      	str	r3, [r5, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	200002d4 	.word	0x200002d4

08005e90 <__malloc_lock>:
 8005e90:	4770      	bx	lr

08005e92 <__malloc_unlock>:
 8005e92:	4770      	bx	lr

08005e94 <_malloc_usable_size_r>:
 8005e94:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	f1a0 0004 	sub.w	r0, r0, #4
 8005e9e:	bfbc      	itt	lt
 8005ea0:	580b      	ldrlt	r3, [r1, r0]
 8005ea2:	18c0      	addlt	r0, r0, r3
 8005ea4:	4770      	bx	lr
	...

08005ea8 <_init>:
 8005ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eaa:	bf00      	nop
 8005eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eae:	bc08      	pop	{r3}
 8005eb0:	469e      	mov	lr, r3
 8005eb2:	4770      	bx	lr

08005eb4 <_fini>:
 8005eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb6:	bf00      	nop
 8005eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eba:	bc08      	pop	{r3}
 8005ebc:	469e      	mov	lr, r3
 8005ebe:	4770      	bx	lr
