{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:35:28 2010 " "Info: Processing started: Fri Jun 04 17:35:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off one_DE2_to_another -c one_DE2_to_another --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off one_DE2_to_another -c one_DE2_to_another --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_DE2_to_another.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file one_DE2_to_another.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_DE2_to_another " "Info: Found entity 1: one_DE2_to_another" {  } { { "one_DE2_to_another.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Info: Found entity 1: read_data" {  } { { "read_data.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/read_data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_HexDisplay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE2_HexDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_HexDisplay " "Info: Found entity 1: DE2_HexDisplay" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "one_DE2_to_another " "Info: Elaborating entity \"one_DE2_to_another\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:data_been_read " "Info: Elaborating entity \"read_data\" for hierarchy \"read_data:data_been_read\"" {  } { { "one_DE2_to_another.v" "data_been_read" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_HexDisplay DE2_HexDisplay:Hex_will_display " "Info: Elaborating entity \"DE2_HexDisplay\" for hierarchy \"DE2_HexDisplay:Hex_will_display\"" {  } { { "one_DE2_to_another.v" "Hex_will_display" { Text "C:/altera/71/quartus/one_DE2_to_another/one_DE2_to_another.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 4 DE2_HexDisplay.v(27) " "Warning (10230): Verilog HDL assignment warning at DE2_HexDisplay.v(27): truncated value with size 18 to match size of target (4)" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 4 DE2_HexDisplay.v(32) " "Warning (10230): Verilog HDL assignment warning at DE2_HexDisplay.v(32): truncated value with size 18 to match size of target (4)" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 4 DE2_HexDisplay.v(37) " "Warning (10230): Verilog HDL assignment warning at DE2_HexDisplay.v(37): truncated value with size 18 to match size of target (4)" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 4 DE2_HexDisplay.v(42) " "Warning (10230): Verilog HDL assignment warning at DE2_HexDisplay.v(42): truncated value with size 18 to match size of target (4)" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 4 DE2_HexDisplay.v(47) " "Warning (10230): Verilog HDL assignment warning at DE2_HexDisplay.v(47): truncated value with size 18 to match size of target (4)" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 4 DE2_HexDisplay.v(52) " "Warning (10230): Verilog HDL assignment warning at DE2_HexDisplay.v(52): truncated value with size 18 to match size of target (4)" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_HexDisplay:Hex_will_display\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DE2_HexDisplay:Hex_will_display\|lpm_divide:Mod0\"" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l6m " "Info: Found entity 1: lpm_divide_l6m" {  } { { "db/lpm_divide_l6m.tdf" "" { Text "C:/altera/71/quartus/one_DE2_to_another/db/lpm_divide_l6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/altera/71/quartus/one_DE2_to_another/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Info: Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/altera/71/quartus/one_DE2_to_another/db/alt_u_div_q2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/71/quartus/one_DE2_to_another/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/71/quartus/one_DE2_to_another/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_HexDisplay:Hex_will_display\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DE2_HexDisplay:Hex_will_display\|lpm_divide:Div0\"" {  } { { "DE2_HexDisplay.v" "" { Text "C:/altera/71/quartus/one_DE2_to_another/DE2_HexDisplay.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iem " "Info: Found entity 1: lpm_divide_iem" {  } { { "db/lpm_divide_iem.tdf" "" { Text "C:/altera/71/quartus/one_DE2_to_another/db/lpm_divide_iem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Allocated 149 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:35:32 2010 " "Info: Processing ended: Fri Jun 04 17:35:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
