{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510778185194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510778185200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 15:36:25 2017 " "Processing started: Wed Nov 15 15:36:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510778185200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778185200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778185200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510778185672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510778185672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/piscitellon/documents/fall2017/elec2275-03/lab8_clock/clock.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/piscitellon/documents/fall2017/elec2275-03/lab8_clock/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510778195384 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_m " "Found entity 2: counter_m" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510778195384 ""} { "Info" "ISGN_ENTITY_NAME" "3 alarm_m " "Found entity 3: alarm_m" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510778195384 ""} { "Info" "ISGN_ENTITY_NAME" "4 out_m " "Found entity 4: out_m" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510778195384 ""} { "Info" "ISGN_ENTITY_NAME" "5 test_m " "Found entity 5: test_m" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510778195384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510778195409 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock\[0\] clock.v(72) " "Verilog HDL warning at clock.v(72): assignments to clock\[0\] create a combinational loop" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 72 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1510778195410 "|clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_m counter_m:counter " "Elaborating entity \"counter_m\" for hierarchy \"counter_m:counter\"" {  } { { "../clock.v" "counter" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510778195420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(91) " "Verilog HDL assignment warning at clock.v(91): truncated value with size 32 to match size of target (17)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510778195420 "|clock|counter_m:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_m alarm_m:alarm " "Elaborating entity \"alarm_m\" for hierarchy \"alarm_m:alarm\"" {  } { { "../clock.v" "alarm" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510778195428 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_flag clock.v(112) " "Verilog HDL Always Construct warning at clock.v(112): variable \"set_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510778195428 "|clock|alarm_m:alarm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_time clock.v(113) " "Verilog HDL Always Construct warning at clock.v(113): variable \"alarm_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510778195429 "|clock|alarm_m:alarm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_alarm_state clock.v(110) " "Verilog HDL Always Construct warning at clock.v(110): inferring latch(es) for variable \"_alarm_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510778195429 "|clock|alarm_m:alarm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_alarm_state\[0\] clock.v(117) " "Inferred latch for \"_alarm_state\[0\]\" at clock.v(117)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195429 "|clock|alarm_m:alarm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_m out_m:out " "Elaborating entity \"out_m\" for hierarchy \"out_m:out\"" {  } { { "../clock.v" "out" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510778195436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ampm clock.v(132) " "Verilog HDL or VHDL warning at clock.v(132): object \"_ampm\" assigned a value but never read" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510778195436 "|clock|out_m:out"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_alarm_str clock.v(133) " "Verilog HDL or VHDL warning at clock.v(133): object \"_alarm_str\" assigned a value but never read" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510778195436 "|clock|out_m:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock.v(141) " "Verilog HDL assignment warning at clock.v(141): truncated value with size 32 to match size of target (6)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510778195436 "|clock|out_m:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock.v(142) " "Verilog HDL assignment warning at clock.v(142): truncated value with size 32 to match size of target (6)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510778195437 "|clock|out_m:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock.v(143) " "Verilog HDL assignment warning at clock.v(143): truncated value with size 32 to match size of target (6)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510778195437 "|clock|out_m:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 clock.v(149) " "Verilog HDL assignment warning at clock.v(149): truncated value with size 24 to match size of target (22)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510778195437 "|clock|out_m:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 clock.v(151) " "Verilog HDL assignment warning at clock.v(151): truncated value with size 24 to match size of target (22)" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510778195437 "|clock|out_m:out"}
{ "Warning" "WSGN_EMPTY_SHELL" "out_m " "Entity \"out_m\" contains only dangling pins" {  } { { "../clock.v" "out" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 64 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1510778195439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_m test_m:test " "Elaborating entity \"test_m\" for hierarchy \"test_m:test\"" {  } { { "../clock.v" "test" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510778195445 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n\[\[\[ initialization + 11 ticks (5 seconds, stop with clock low) \]\]\] clock.v(180) " "Verilog HDL Display System Task info at clock.v(180): \\n\[\[\[ initialization + 11 ticks (5 seconds, stop with clock low) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 180 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195445 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising set flag, time set to 34953 (9:42:33 AM); 10 ticks (5 seconds) \]\]\] clock.v(185) " "Verilog HDL Display System Task info at clock.v(185): \[\[\[ raising set flag, time set to 34953 (9:42:33 AM); 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 185 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195445 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing set flag; 10 ticks (5 seconds) \]\]\] clock.v(190) " "Verilog HDL Display System Task info at clock.v(190): \[\[\[ releasing set flag; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 190 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195445 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising alarm flag, alarm set to 34961 (9:42:41 AM); 20 ticks (10 seconds) \]\]\] clock.v(195) " "Verilog HDL Display System Task info at clock.v(195): \[\[\[ raising alarm flag, alarm set to 34961 (9:42:41 AM); 20 ticks (10 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 195 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195445 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing alarm flag; 10 ticks (5 seconds) \]\]\] clock.v(200) " "Verilog HDL Display System Task info at clock.v(200): \[\[\[ releasing alarm flag; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 200 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195445 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising alarm flag, time left at previous setpoint; 10 ticks (5 seconds) \]\]\] clock.v(205) " "Verilog HDL Display System Task info at clock.v(205): \[\[\[ raising alarm flag, time left at previous setpoint; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 205 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising set flag, time set to 34955 (9:42:35 AM); 4 ticks (2 seconds) \]\]\] clock.v(210) " "Verilog HDL Display System Task info at clock.v(210): \[\[\[ raising set flag, time set to 34955 (9:42:35 AM); 4 ticks (2 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 210 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing set flag; 20 ticks (10 seconds) \]\]\] clock.v(214) " "Verilog HDL Display System Task info at clock.v(214): \[\[\[ releasing set flag; 20 ticks (10 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 214 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing alarm flag; 10 ticks (5 seconds) \]\]\] clock.v(218) " "Verilog HDL Display System Task info at clock.v(218): \[\[\[ releasing alarm flag; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 218 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising set flag, time set to 50925 (2:08:45 PM); 10 ticks (5 seconds) \]\]\] clock.v(229) " "Verilog HDL Display System Task info at clock.v(229): \[\[\[ raising set flag, time set to 50925 (2:08:45 PM); 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 229 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising alarm flag, time set to 50925 (2:08:45 PM); 10 ticks (5 seconds) \]\]\] clock.v(233) " "Verilog HDL Display System Task info at clock.v(233): \[\[\[ raising alarm flag, time set to 50925 (2:08:45 PM); 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 233 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing set flag; 10 ticks (5 seconds) \]\]\] clock.v(237) " "Verilog HDL Display System Task info at clock.v(237): \[\[\[ releasing set flag; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 237 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ raising set flag, time set to 50924 (2:08:44 PM); 4 ticks (2 seconds) \]\]\] clock.v(242) " "Verilog HDL Display System Task info at clock.v(242): \[\[\[ raising set flag, time set to 50924 (2:08:44 PM); 4 ticks (2 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 242 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing set flag; 10 ticks (5 seconds) \]\]\] clock.v(246) " "Verilog HDL Display System Task info at clock.v(246): \[\[\[ releasing set flag; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 246 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[\[\[ releasing alarm flag; 10 ticks (5 seconds) \]\]\] clock.v(250) " "Verilog HDL Display System Task info at clock.v(250): \[\[\[ releasing alarm flag; 10 ticks (5 seconds) \]\]\]" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 250 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " clock.v(254) " "Verilog HDL Display System Task info at clock.v(254): " {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 254 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "clock.v(255) " "Verilog HDL warning at clock.v(255): ignoring unsupported system task" {  } { { "../clock.v" "" { Text "C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v" 255 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1510778195446 "|clock|test_m:test"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1510778195854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510778195918 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 15:36:35 2017 " "Processing ended: Wed Nov 15 15:36:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510778195918 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510778195918 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510778195918 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510778195918 ""}
