[INFO ODB-0227] LEF file: ihp-sg13g2/sg13g2_tech.lef, created 19 layers, 300 vias
[INFO ODB-0227] LEF file: ihp-sg13g2/sg13g2_stdcell.lef, created 78 library cells
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 300 components and 2100 component-terminals.
[INFO ODB-0133]     Created 1 nets and 300 connections.
[INFO CTS-0050] Root buffer is sg13g2_buf_4.
[INFO CTS-0051] Sink buffer is sg13g2_buf_4.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_4
[INFO CTS-0049] Characterization buffer is sg13g2_buf_4.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 300 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 300.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0021]  Distance between buffers: 2 units (100 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 8 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 50.
[INFO CTS-0024]  Normalized sink region: [(0.808748, 0.583104), (10.0189, 9.59732)].
[INFO CTS-0025]     Width:  9.2102.
[INFO CTS-0026]     Height: 9.0142.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 4.6051 X 9.0142
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 4.6051 X 4.5071
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 7
    Sub-region size: 2.3025 X 4.5071
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 50.
[INFO CTS-0018]     Created 59 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 59 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:11, 6:34, 7:13..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 340
[INFO CTS-0100]  Leaf buffers 50
[INFO CTS-0101]  Average sink wire length 262.20 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 40
Found 0 unconnected buffers.
