TimeQuest Timing Analyzer report for BeInMotion
Mon Jan 28 20:58:58 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'
 13. Slow 1200mV 85C Model Setup: 'st_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'
 17. Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'st_clk'
 20. Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'
 21. Slow 1200mV 85C Model Recovery: 'st_clk'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'st_clk'
 27. Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 66. Slow 1200mV 0C Model Fmax Summary
 67. Slow 1200mV 0C Model Setup Summary
 68. Slow 1200mV 0C Model Hold Summary
 69. Slow 1200mV 0C Model Recovery Summary
 70. Slow 1200mV 0C Model Removal Summary
 71. Slow 1200mV 0C Model Minimum Pulse Width Summary
 72. Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'
 73. Slow 1200mV 0C Model Setup: 'st_clk'
 74. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'
 77. Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 78. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 79. Slow 1200mV 0C Model Hold: 'st_clk'
 80. Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
 81. Slow 1200mV 0C Model Recovery: 'st_clk'
 82. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 85. Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 86. Slow 1200mV 0C Model Removal: 'st_clk'
 87. Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. MTBF Summary
101. Synchronizer Summary
102. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
126. Fast 1200mV 0C Model Setup Summary
127. Fast 1200mV 0C Model Hold Summary
128. Fast 1200mV 0C Model Recovery Summary
129. Fast 1200mV 0C Model Removal Summary
130. Fast 1200mV 0C Model Minimum Pulse Width Summary
131. Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'
132. Fast 1200mV 0C Model Setup: 'st_clk'
133. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
134. Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
135. Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'
136. Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
137. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
138. Fast 1200mV 0C Model Hold: 'st_clk'
139. Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
140. Fast 1200mV 0C Model Recovery: 'st_clk'
141. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
142. Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
143. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
144. Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
145. Fast 1200mV 0C Model Removal: 'st_clk'
146. Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'
151. Setup Times
152. Hold Times
153. Clock to Output Times
154. Minimum Clock to Output Times
155. Output Enable Times
156. Minimum Output Enable Times
157. Output Disable Times
158. Minimum Output Disable Times
159. MTBF Summary
160. Synchronizer Summary
161. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
185. Multicorner Timing Analysis Summary
186. Setup Times
187. Hold Times
188. Clock to Output Times
189. Minimum Clock to Output Times
190. Board Trace Model Assignments
191. Input Transition Times
192. Signal Integrity Metrics (Slow 1200mv 0c Model)
193. Signal Integrity Metrics (Slow 1200mv 85c Model)
194. Signal Integrity Metrics (Fast 1200mv 0c Model)
195. Setup Transfers
196. Hold Transfers
197. Recovery Transfers
198. Removal Transfers
199. Report TCCS
200. Report RSKM
201. Unconstrained Paths
202. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BeInMotion                                                      ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; BeInMotion.sdc ; OK     ; Mon Jan 28 20:58:35 2013 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; Clock Name                   ; Type      ; Period      ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                         ; Targets                                ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; altera_reserved_tck          ; Base      ; 100.000     ; 10.0 MHz  ; 0.000 ; 50.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { altera_reserved_tck }                ;
; b2v_inst|pll|sd1|pll7|clk[0] ; Generated ; 1000.000    ; 1.0 MHz   ; 0.000 ; 500.000    ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; b2v_inst|pll|sd1|pll7|inclk[0] ; { b2v_inst|pll|sd1|pll7|clk[0] }       ;
; CLK_FPGA_50M                 ; Base      ; 20.000      ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { CLK_FPGA_50M }                       ;
; st_clk                       ; Generated ; 1000000.000 ; 0.0 MHz   ; 0.000 ; 500000.000 ;            ; 50000     ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; CLK_FPGA_50M                   ; { b2v_inst|stpr_motor_cntrl|st_clk|q } ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 73.59 MHz  ; 73.59 MHz       ; CLK_FPGA_50M                 ;      ;
; 105.57 MHz ; 105.57 MHz      ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 121.68 MHz ; 121.68 MHz      ; altera_reserved_tck          ;      ;
; 188.18 MHz ; 188.18 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 6.411   ; 0.000         ;
; st_clk                       ; 17.056  ; 0.000         ;
; altera_reserved_tck          ; 45.891  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 990.528 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.330 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.395 ; 0.000         ;
; altera_reserved_tck          ; 0.412 ; 0.000         ;
; st_clk                       ; 0.413 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 14.833  ; 0.000         ;
; st_clk                       ; 17.915  ; 0.000         ;
; altera_reserved_tck          ; 48.234  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.552 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; altera_reserved_tck          ; 1.173 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.228 ; 0.000         ;
; st_clk                       ; 1.380 ; 0.000         ;
; CLK_FPGA_50M                 ; 2.568 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.408      ; 0.000         ;
; altera_reserved_tck          ; 49.552     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.711    ; 0.000         ;
; st_clk                       ; 499999.768 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.411 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.497     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.428 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.090     ; 13.480     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.476 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.454     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.467     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.493 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.437     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.496 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 13.450     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.427     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.520 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.410     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.386     ;
; 6.540 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[31] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.384     ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'st_clk'                                                                                                                                                                                                                  ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.056     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 5.548      ;
; 17.149     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 5.455      ;
; 17.418     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 5.187      ;
; 17.469     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 5.136      ;
; 17.527     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 5.078      ;
; 17.652     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.953      ;
; 17.689     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.915      ;
; 17.917     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.688      ;
; 17.962     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.643      ;
; 17.972     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.632      ;
; 18.004     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.600      ;
; 18.021     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.583      ;
; 18.068     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.536      ;
; 18.080     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.524      ;
; 18.099     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.505      ;
; 18.104     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.500      ;
; 18.119     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.485      ;
; 18.124     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.480      ;
; 18.135     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.470      ;
; 18.139     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.465      ;
; 18.143     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.462      ;
; 18.192     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.413      ;
; 18.206     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.399      ;
; 18.212     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.392      ;
; 18.228     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.377      ;
; 18.236     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.369      ;
; 18.253     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.352      ;
; 18.260     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.344      ;
; 18.261     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.343      ;
; 18.284     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.321      ;
; 18.290     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.314      ;
; 18.305     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.299      ;
; 18.308     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.296      ;
; 18.318     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.286      ;
; 18.351     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.254      ;
; 18.353     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.251      ;
; 18.360     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.245      ;
; 18.377     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.227      ;
; 18.383     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.221      ;
; 18.405     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.199      ;
; 18.422     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.183      ;
; 18.450     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.155      ;
; 18.502     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.103      ;
; 18.516     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.088      ;
; 18.525     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.080      ;
; 18.525     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.080      ;
; 18.533     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.607      ; 4.072      ;
; 18.536     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.606      ; 4.068      ;
; 999994.686 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 5.231      ;
; 999994.810 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 5.107      ;
; 999994.816 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 5.101      ;
; 999994.882 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 5.034      ;
; 999994.962 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.956      ;
; 999995.050 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.867      ;
; 999995.091 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.826      ;
; 999995.102 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.814      ;
; 999995.123 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.794      ;
; 999995.169 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.747      ;
; 999995.170 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.747      ;
; 999995.205 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.712      ;
; 999995.235 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.682      ;
; 999995.260 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.657      ;
; 999995.279 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.638      ;
; 999995.289 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.627      ;
; 999995.297 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.620      ;
; 999995.303 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.614      ;
; 999995.312 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.606      ;
; 999995.347 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.570      ;
; 999995.347 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.571      ;
; 999995.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.529      ;
; 999995.395 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.522      ;
; 999995.404 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.514      ;
; 999995.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.505      ;
; 999995.428 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.490      ;
; 999995.435 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.482      ;
; 999995.453 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.464      ;
; 999995.458 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.459      ;
; 999995.554 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.363      ;
; 999995.569 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.348      ;
; 999995.609 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.308      ;
; 999995.612 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.304      ;
; 999995.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.279      ;
; 999995.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.245      ;
; 999995.724 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.193      ;
; 999995.735 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.183      ;
; 999995.741 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.177      ;
; 999995.765 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.152      ;
; 999995.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.146      ;
; 999995.773 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.144      ;
; 999995.776 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.141      ;
; 999995.821 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.096      ;
; 999995.893 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.025      ;
; 999995.897 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.021      ;
; 999995.910 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.007      ;
; 999995.935 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.983      ;
; 999995.937 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 3.980      ;
; 999995.939 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.979      ;
; 999995.950 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.968      ;
; 999995.974 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.944      ;
; 999995.984 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 3.933      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.891 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.265      ;
; 46.012 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.144      ;
; 46.173 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.983      ;
; 46.199 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.957      ;
; 46.227 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.929      ;
; 46.914 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.245      ;
; 46.964 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.201      ;
; 47.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.128      ;
; 47.364 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.801      ;
; 47.388 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.776      ;
; 47.930 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.231      ;
; 47.959 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.206      ;
; 48.494 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.663      ;
; 48.705 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 1.461      ;
; 49.001 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.163      ;
; 49.006 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 1.160      ;
; 94.961 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.960      ;
; 94.961 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.960      ;
; 94.961 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.960      ;
; 94.961 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.960      ;
; 94.961 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.960      ;
; 95.057 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.864      ;
; 95.057 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.864      ;
; 95.057 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.864      ;
; 95.057 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.864      ;
; 95.057 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.864      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.747      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.734      ;
; 95.238 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.683      ;
; 95.238 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.683      ;
; 95.238 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.683      ;
; 95.238 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.683      ;
; 95.238 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.683      ;
; 95.304 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.496 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.425      ;
; 95.773 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.148      ;
; 95.822 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.107      ;
; 95.822 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.107      ;
; 95.822 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.107      ;
; 95.822 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.107      ;
; 95.822 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.107      ;
; 95.843 ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.081      ;
; 95.843 ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.081      ;
; 95.871 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.058      ;
; 95.871 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.058      ;
; 95.871 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.058      ;
; 95.871 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.058      ;
; 95.871 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.058      ;
; 95.872 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.050      ;
; 95.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.048      ;
; 95.879 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.037      ;
; 95.881 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.041      ;
; 95.887 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.035      ;
; 95.901 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.020      ;
; 95.903 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.018      ;
; 95.907 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.015      ;
; 95.911 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.012      ;
; 95.915 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.007      ;
; 95.924 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.997      ;
; 95.927 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.973      ;
; 95.927 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.973      ;
; 95.927 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.973      ;
; 95.927 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.973      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.929 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.993      ;
; 95.944 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.979      ;
; 95.945 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.978      ;
; 95.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
; 95.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.973      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 990.528 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.993      ;
; 990.528 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.993      ;
; 990.530 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.991      ;
; 990.530 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.991      ;
; 990.530 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.991      ;
; 990.530 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.991      ;
; 990.530 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.991      ;
; 990.578 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.486     ; 8.934      ;
; 990.704 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.817      ;
; 990.704 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.817      ;
; 990.704 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.817      ;
; 990.704 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.817      ;
; 990.704 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.477     ; 8.817      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.771 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 8.772      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 990.839 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 8.705      ;
; 991.017 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.487     ; 8.494      ;
; 991.017 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.487     ; 8.494      ;
; 991.017 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.487     ; 8.494      ;
; 991.017 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.487     ; 8.494      ;
; 991.017 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.487     ; 8.494      ;
; 991.046 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.435      ;
; 991.046 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.435      ;
; 991.054 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.427      ;
; 991.054 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.427      ;
; 991.054 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.427      ;
; 991.054 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.427      ;
; 991.054 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.427      ;
; 991.126 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 8.421      ;
; 991.146 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.526     ; 8.326      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.158 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 8.751      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.212 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.469     ; 8.317      ;
; 991.252 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.229      ;
; 991.252 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.229      ;
; 991.252 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.229      ;
; 991.252 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.229      ;
; 991.252 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.517     ; 8.229      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.177      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.141      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.533      ;
; 991.558 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.527     ; 7.913      ;
; 991.558 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.527     ; 7.913      ;
; 991.558 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.527     ; 7.913      ;
; 991.558 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.527     ; 7.913      ;
; 991.558 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.527     ; 7.913      ;
; 991.575 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.968      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.330 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 0.990      ;
; 0.354 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.012      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.010      ;
; 0.370 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.018      ;
; 0.372 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[4]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.032      ;
; 0.372 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.032      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[14]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.033      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.031      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[26]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.032      ;
; 0.376 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[8]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.036      ;
; 0.376 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.035      ;
; 0.378 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[5]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.031      ;
; 0.379 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[15]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.039      ;
; 0.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[16]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.040      ;
; 0.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[20]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.039      ;
; 0.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.038      ;
; 0.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[29]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.038      ;
; 0.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[30]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.039      ;
; 0.382 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[19]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.041      ;
; 0.383 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.427      ; 1.032      ;
; 0.386 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.046      ;
; 0.386 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.039      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.049      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.050      ;
; 0.393 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[1]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.053      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.055      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.048      ;
; 0.401 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[0]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.061      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[17]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.065      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.436      ; 1.064      ;
; 0.409 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[5]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.069      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM301                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM301                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|EOP                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|EOP                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|ROE                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|ROE                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|RRDY                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|RRDY                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|TOE                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|TOE                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM65                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM65                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM525                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM525                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM93                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM93                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM5                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM5                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM529                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM529                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM1                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM9                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM9                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM51                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM51                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.696      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.695      ;
; 0.423 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.696      ;
; 0.423 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.696      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.700      ;
; 0.436 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM77_OTERM349                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.693      ;
; 0.437 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.694      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.414 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.696      ;
; 0.423 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.697      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.687      ;
; 0.437 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.694      ;
; 0.439 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.444 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.701      ;
; 0.446 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.703      ;
; 0.447 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.704      ;
; 0.447 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.448 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.448 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.449 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.449 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.449 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.455 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.711      ;
; 0.456 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.712      ;
; 0.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.461 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.718      ;
; 0.461 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.463 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.719      ;
; 0.465 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.721      ;
; 0.475 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.731      ;
; 0.561 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.818      ;
; 0.562 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.562 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.562 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.563 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.819      ;
; 0.564 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.820      ;
; 0.565 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.821      ;
; 0.569 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.825      ;
; 0.571 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.827      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.830      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.842      ;
; 0.587 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.587 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.589 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.594 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.858      ;
; 0.604 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.611 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.867      ;
; 0.611 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.867      ;
; 0.615 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.870      ;
; 0.618 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.619 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.875      ;
; 0.626 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.882      ;
; 0.627 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.883      ;
; 0.627 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.884      ;
; 0.628 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.885      ;
; 0.629 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.885      ;
; 0.630 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.897      ;
; 0.632 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.888      ;
; 0.632 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.888      ;
; 0.632 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.899      ;
; 0.633 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.889      ;
; 0.638 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.893      ;
; 0.641 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.897      ;
; 0.642 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.898      ;
; 0.648 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.904      ;
; 0.648 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.905      ;
; 0.649 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.906      ;
; 0.649 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.906      ;
; 0.649 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.906      ;
; 0.649 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.906      ;
; 0.649 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.905      ;
; 0.650 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'st_clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.674      ;
; 0.464 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.720      ;
; 0.472 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.728      ;
; 0.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.871      ; 3.725      ;
; 0.661 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.871      ; 3.738      ;
; 0.695 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.951      ;
; 0.695 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.951      ;
; 0.700 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.956      ;
; 0.730 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.806      ;
; 0.739 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.815      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.831      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.870      ;
; 0.799 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.875      ;
; 0.821 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.897      ;
; 0.827 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 3.902      ;
; 0.834 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.871      ; 3.911      ;
; 0.857 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 1.113      ;
; 0.887 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.963      ;
; 0.891 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.967      ;
; 0.893 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 3.969      ;
; 0.942 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.018      ;
; 0.950 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.871      ; 4.027      ;
; 0.961 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.036      ;
; 1.000 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.076      ;
; 1.016 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.091      ;
; 1.018 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.094      ;
; 1.022 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.097      ;
; 1.033 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.109      ;
; 1.037 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.113      ;
; 1.075 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.150      ;
; 1.097 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.173      ;
; 1.103 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.179      ;
; 1.116 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.192      ;
; 1.138 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.214      ;
; 1.139 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.871      ; 4.216      ;
; 1.146 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.222      ;
; 1.154 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.230      ;
; 1.177 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.253      ;
; 1.181 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.871      ; 4.258      ;
; 1.194 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.270      ;
; 1.205 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.280      ;
; 1.212 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.288      ;
; 1.214 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.289      ;
; 1.260 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.335      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.870      ; 4.396      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.399      ;
; 1.390 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.465      ;
; 1.461 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.536      ;
; 1.584 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.869      ; 4.659      ;
; 3.002 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.258      ;
; 3.126 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.383      ;
; 3.143 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.400      ;
; 3.159 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.416      ;
; 3.178 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.434      ;
; 3.206 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.463      ;
; 3.214 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.470      ;
; 3.251 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.507      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.513      ;
; 3.269 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.526      ;
; 3.279 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.535      ;
; 3.282 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.538      ;
; 3.329 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.586      ;
; 3.347 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.604      ;
; 3.381 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.637      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.387 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.641      ;
; 3.418 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.675      ;
; 3.434 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.690      ;
; 3.435 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.691      ;
; 3.444 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.700      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
; 3.457 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.068      ; 3.711      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 14.833 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 5.078      ;
; 14.841 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.079      ;
; 14.841 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|waitrequest_reset_override ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.079      ;
; 14.860 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 5.046      ;
; 14.870 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[19]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.050      ;
; 14.870 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.050      ;
; 14.870 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.050      ;
; 14.870 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.050      ;
; 14.870 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.050      ;
; 14.881 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[23]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.039      ;
; 14.881 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.039      ;
; 14.881 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.039      ;
; 14.881 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.039      ;
; 14.881 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 5.039      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]~_Duplicate_1                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]~_Duplicate_1                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.223     ; 4.587      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[18]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[19]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[20]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[21]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[22]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[23]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[24]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[25]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[26]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[27]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[28]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[29]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[30]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[31]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.225     ; 4.583      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 4.592      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
; 14.969 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 4.591      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.915 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.579      ; 4.662      ;
; 17.915 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.579      ; 4.662      ;
; 17.915 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.579      ; 4.662      ;
; 17.915 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.579      ; 4.662      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.659      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.659      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.659      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.659      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.659      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.576      ; 4.658      ;
; 17.916 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.659      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
; 17.917 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.577      ; 4.658      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.234 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.907      ;
; 48.338 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 1.828      ;
; 48.732 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.432      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.124 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.778      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.359 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.544      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.387 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.516      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.291      ;
; 97.703 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.220      ;
; 97.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.078      ;
; 97.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.078      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 97.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.907      ;
; 98.047 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.854      ;
; 98.047 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.854      ;
; 98.047 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.854      ;
; 98.047 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.854      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.876      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.108 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.373 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.555      ;
; 98.373 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.555      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.113     ; 3.333      ;
; 996.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.113     ; 3.333      ;
; 996.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.113     ; 3.333      ;
; 996.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.113     ; 3.333      ;
; 996.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.113     ; 3.333      ;
; 996.554 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.350      ;
; 996.554 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.350      ;
; 996.554 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.350      ;
; 996.554 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.350      ;
; 996.554 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.350      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.340      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.340      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.340      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.340      ;
; 996.555 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.340      ;
; 996.581 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49_OTERM375  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.109     ; 3.308      ;
; 996.582 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.311      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM77_OTERM349 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM563 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM565 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM361                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.321      ;
; 996.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.308      ;
; 996.591 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 3.305      ;
; 996.591 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 3.305      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[19]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.105     ; 3.298      ;
; 996.601 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.303      ;
; 996.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[3]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.302      ;
; 996.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.302      ;
; 996.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.302      ;
; 996.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.299      ;
; 996.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.299      ;
; 996.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.299      ;
; 996.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.302      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[11]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 2.939      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[9]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 2.939      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[24]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[18]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[20]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[21]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[22]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[8]                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[13]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[19]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[23]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[25]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[26]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[27]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[31]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[7]                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[3]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[1]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[6]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[7]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[5]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[22]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[20]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[18]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[16]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[17]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 2.942      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[31]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[26]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[15]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[14]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[12]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 2.941      ;
; 996.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 2.929      ;
; 996.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 2.929      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.173  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.430      ;
; 1.173  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.430      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.684      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.716      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.716      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.716      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.716      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.478  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.735      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.486  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.750      ;
; 1.707  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.964      ;
; 1.707  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.964      ;
; 1.792  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.078      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 1.873  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.128      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.091  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.356      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.123  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.388      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.621      ;
; 50.769 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.308      ; 1.283      ;
; 51.194 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.310      ; 1.710      ;
; 51.225 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 1.750      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.228 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.228 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.228 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.228 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM99                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.228 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM105                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.228 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM107                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.608 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM515                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 2.305      ;
; 1.608 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 2.305      ;
; 1.608 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 2.305      ;
; 1.608 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM347                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 2.305      ;
; 1.900 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.571      ;
; 1.900 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.571      ;
; 1.900 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM735                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.571      ;
; 2.027 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 2.742      ;
; 2.027 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 2.742      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM83                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM553                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM551                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.056 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM555                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.305      ;
; 2.057 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 2.745      ;
; 2.057 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 2.745      ;
; 2.057 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 2.745      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.742      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM31                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM357                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM81                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM29                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM733                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.063 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33_OTERM673                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.315      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.065 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 2.749      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.753      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.753      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.753      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.753      ;
; 2.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM137                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.754      ;
; 2.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.754      ;
; 2.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.754      ;
; 2.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.754      ;
; 2.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.754      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.744      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM7                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.744      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM19                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.744      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM3_OTERM333                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.744      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23_OTERM675                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.744      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM131                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 2.745      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 2.745      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 2.745      ;
; 2.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM363                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 2.745      ;
; 2.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 2.752      ;
; 2.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 2.752      ;
; 2.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 2.752      ;
; 2.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 2.752      ;
; 2.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 2.752      ;
; 2.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 2.752      ;
; 2.085 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.341      ;
; 2.085 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.341      ;
; 2.085 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM79                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.341      ;
; 2.094 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.742      ;
; 2.094 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.742      ;
; 2.094 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[20]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.742      ;
; 2.094 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.742      ;
; 2.094 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.742      ;
; 2.096 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.751      ;
; 2.096 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.751      ;
; 2.096 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.751      ;
; 2.096 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.751      ;
; 2.096 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.751      ;
; 2.096 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.751      ;
; 2.098 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.745      ;
; 2.098 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.745      ;
; 2.098 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[0]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.745      ;
; 2.099 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 2.742      ;
; 2.099 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 2.742      ;
; 2.099 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 2.742      ;
; 2.099 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 2.742      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.460      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.875      ; 4.461      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.875      ; 4.461      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.875      ; 4.461      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.875      ; 4.461      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.875      ; 4.461      ;
; 1.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.875      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.876      ; 4.463      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.876      ; 4.463      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.876      ; 4.463      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.876      ; 4.463      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
; 1.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.874      ; 4.461      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.568 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.523      ; 3.277      ;
; 2.568 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.523      ; 3.277      ;
; 2.568 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.523      ; 3.277      ;
; 2.569 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.520      ; 3.275      ;
; 2.597 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[2]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.520      ; 3.303      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.099      ; 2.907      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.622 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.101      ; 2.909      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[9]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[12]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[9]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[12]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.892      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[5]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[6]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[7]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[4]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[11]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[8]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[10]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[9]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[2]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[1]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[3]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[0]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.890      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|txd                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.631 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|pre_txd                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.891      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[0]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.891      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[0]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.077      ; 2.895      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[2]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.077      ; 2.895      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[4]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.891      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[3]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[11]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[0]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.892      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.892      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.892      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[1]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[5]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[6]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[11]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.893      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|delayed_unxcts_status_bitxx5                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.896      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|waitrequest_reset_override                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.897      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.897      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.897      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.897      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.897      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]~_Duplicate_1       ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]~_Duplicate_1        ;
; 9.408 ; 9.759        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]~_Duplicate_1        ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[18]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[19]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[20]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[21]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[22]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[23]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[24]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[25]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[26]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[27]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[28]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[29]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[30]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[31]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]                    ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[18] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[19] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[20] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[21] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[22] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[23] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[24] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[25] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[26] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[27] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[28] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[29] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[30] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[31] ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.552 ; 49.772       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.555 ; 49.775       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.555 ; 49.775       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                          ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                    ;
+---------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                              ;
+---------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45          ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75         ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[20]                                        ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                        ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[13]                                        ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[16]                                        ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[19]                                        ;
; 499.712 ; 499.932      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[20]                                        ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[17]                                        ;
; 499.717 ; 499.937      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[0]                                                                                             ;
; 499.717 ; 499.937      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                             ;
; 499.717 ; 499.937      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                             ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                 ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]          ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]          ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]          ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]           ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]           ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                         ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[0]                                         ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[16]                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[1]                                         ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                         ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                   ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d2_data_in                                                                                   ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                ;
+---------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'                                                                                                                    ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.768 ; 499999.988   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.769 ; 499999.989   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.769 ; 499999.989   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.769 ; 499999.989   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.769 ; 499999.989   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.820 ; 500000.008   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.820 ; 500000.008   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.820 ; 500000.008   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.820 ; 500000.008   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.822 ; 500000.010   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.823 ; 500000.011   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.823 ; 500000.011   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.823 ; 500000.011   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.823 ; 500000.011   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.823 ; 500000.011   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.823 ; 500000.011   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.973 ; 499999.973   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.973 ; 499999.973   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
; 499999.973 ; 499999.973   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.973 ; 499999.973   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4|clk                            ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.975 ; 499999.975   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.123  ; 2.597  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.292  ; 2.774  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 2.472  ; 2.962  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.401  ; 1.795  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.327  ; 3.874  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.766  ; 2.245  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.817  ; 2.278  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 2.133  ; 2.648  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.791  ; 2.215  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.565  ; 3.124  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.291  ; 2.838  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.578  ; 3.070  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.327  ; 3.874  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.655  ; 3.176  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.823  ; 2.286  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 2.214  ; 2.664  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.498  ; 3.038  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 2.375  ; 2.892  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.655  ; 3.176  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.417  ; 2.940  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.206  ; 2.668  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.342  ; 2.865  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.827  ; 3.384  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.363  ; 0.442  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.717  ; 3.290  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.386 ; -0.188 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.028  ; 2.492  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.029 ; 0.148  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 2.827  ; 3.384  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.174 ; 0.020  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.735  ; 2.143  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.889  ; 2.295  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 3.031  ; 3.563  ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 2.543  ; 2.955  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.817  ; 3.037  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 7.101  ; 7.337  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 3.927  ; 4.324  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.606  ; 5.050  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.168  ; 5.659  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.670 ; -2.102 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.838 ; -2.301 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -2.033 ; -2.506 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.988 ; -1.360 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.333 ; -1.763 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.333 ; -1.793 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.382 ; -1.824 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.657 ; -2.125 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.363 ; -1.763 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -2.072 ; -2.584 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.838 ; -2.362 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -2.118 ; -2.585 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -2.804 ; -3.304 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.388 ; -1.833 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.388 ; -1.833 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.778 ; -2.219 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -2.022 ; -2.544 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.933 ; -2.439 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -2.201 ; -2.710 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.972 ; -2.484 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.761 ; -2.199 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.902 ; -2.413 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.779  ; 0.604  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.019  ; -0.036 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -2.244 ; -2.795 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.779  ; 0.604  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.585 ; -2.029 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.437  ; 0.282  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -2.294 ; -2.816 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.519  ; 0.335  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.307 ; -1.693 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.470 ; -1.864 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -2.548 ; -3.052 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -2.086 ; -2.475 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.590  ; 1.395  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -1.006 ; -1.212 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -3.155 ; -3.531 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -3.805 ; -4.226 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -4.045 ; -4.511 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 8.985  ; 8.681  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.985  ; 8.681  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.323  ; 7.283  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 8.111  ; 7.972  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.833  ; 7.845  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.564  ; 6.624  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.601  ; 9.171  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 8.530  ; 8.744  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.291  ; 7.400  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 8.412  ; 8.446  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 7.187  ; 7.094  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.863  ; 6.845  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.854  ; 6.787  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 7.052  ; 6.896  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.578  ; 6.521  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.999  ; 6.882  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.412  ; 8.446  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.410  ; 7.419  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.311  ; 7.214  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.211  ; 8.913  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 13.924 ; 14.108 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.923  ; 9.809  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.996  ; 8.001  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.634  ; 8.553  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 9.923  ; 9.809  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 9.676  ; 9.574  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.083  ; 8.029  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 8.090  ; 8.124  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 8.226  ; 8.166  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 8.030  ; 8.013  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 13.934 ; 13.782 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 9.026  ; 8.647  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.706  ; 7.716  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 13.809 ; 13.920 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.832  ; 7.763  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.981  ; 6.040  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.978  ; 6.038  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 9.158  ; 9.017  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.250  ; 7.229  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.925  ; 8.901  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 10.508 ; 10.275 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.794  ; 9.707  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.536  ; 9.417  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.508 ; 10.275 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.952  ; 8.775  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.220  ; 7.159  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.101  ; 6.989  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 8.836  ; 9.208  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 8.384  ; 8.346  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.138  ; 7.029  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 7.138  ; 7.029  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.661  ; 6.622  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.651  ; 6.609  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.016 ; 12.577 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.563 ; 12.321 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.900 ; 11.801 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.629 ; 11.510 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.563 ; 12.321 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.119 ; 10.951 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 7.067  ; 7.024  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.740  ; 8.433  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.067  ; 7.024  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.823  ; 7.685  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.552  ; 7.559  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.327  ; 6.385  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.338  ; 8.908  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 8.223  ; 8.431  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.033  ; 7.141  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 6.352  ; 6.294  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.936  ; 6.843  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.625  ; 6.604  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.617  ; 6.548  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.807  ; 6.654  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.352  ; 6.294  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.756  ; 6.640  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.112  ; 8.141  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.150  ; 7.155  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.056  ; 6.958  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 8.963  ; 8.661  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 8.126  ; 8.291  ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 7.713  ; 7.714  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.713  ; 7.714  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.325  ; 8.244  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 9.564  ; 9.451  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 9.326  ; 9.224  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.797  ; 7.740  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.803  ; 7.832  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.928  ; 7.867  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.746  ; 7.725  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 8.801  ; 8.592  ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.780  ; 8.401  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.435  ; 7.440  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 8.438  ; 8.533  ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.556  ; 7.486  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.986  ; 5.891  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.775  ; 5.836  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.773  ; 5.834  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.088  ; 7.914  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.012  ; 6.990  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 7.628  ; 7.553  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 7.946  ; 7.781  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.385  ; 8.193  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 8.457  ; 8.327  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.288  ; 9.094  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 7.946  ; 7.781  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.968  ; 6.906  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.855  ; 6.743  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 8.582  ; 8.955  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 8.081  ; 8.049  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 6.422  ; 6.377  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.890  ; 6.781  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.431  ; 6.390  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.422  ; 6.377  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.699  ; 10.261 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 9.530  ; 9.366  ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.965  ; 9.854  ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.001 ; 9.883  ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.933 ; 10.707 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 9.530  ; 9.366  ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.787  ; 8.311  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.574  ; 6.429  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.484  ; 7.331  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.611  ; 6.458  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.631  ; 6.478  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.574  ; 6.429  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.909  ; 6.756  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.306  ; 7.153  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 8.203  ; 8.058  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.283  ; 8.138  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 13.816 ; 13.663 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 13.816 ; 13.663 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.944 ; 13.791 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 13.881 ; 13.736 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 14.132 ; 13.979 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 13.964 ; 13.811 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 13.991 ; 13.838 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 13.888 ; 13.750 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 13.956 ; 13.803 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.528 ; 8.052 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.354 ; 6.203 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.193 ; 7.040 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.356 ; 6.203 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.374 ; 6.221 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.354 ; 6.209 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.643 ; 6.490 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.023 ; 6.870 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.918 ; 7.773 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.995 ; 7.850 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 8.660 ; 8.507 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 8.660 ; 8.507 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 8.783 ; 8.630 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 8.757 ; 8.612 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 8.963 ; 8.810 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.802 ; 8.649 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 8.828 ; 8.675 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 8.757 ; 8.619 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.794 ; 8.641 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.366     ; 8.842     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.443     ; 6.588     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.314     ; 7.467     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.506     ; 6.659     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.524     ; 6.677     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.443     ; 6.588     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.812     ; 6.965     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.148     ; 7.301     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 8.090     ; 8.235     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.223     ; 8.368     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 13.560    ; 13.713    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 13.560    ; 13.713    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.742    ; 13.895    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 13.666    ; 13.811    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 13.945    ; 14.098    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 13.764    ; 13.917    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 13.789    ; 13.942    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 13.705    ; 13.843    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 13.753    ; 13.906    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.105     ; 8.581     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.223     ; 6.368     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.024     ; 7.177     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.249     ; 6.402     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.265     ; 6.418     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.223     ; 6.368     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.543     ; 6.696     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.865     ; 7.018     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.804     ; 7.949     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.931     ; 8.076     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 8.349     ; 8.502     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 8.349     ; 8.502     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 8.524     ; 8.677     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 8.486     ; 8.631     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 8.719     ; 8.872     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.545     ; 8.698     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 8.569     ; 8.722     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 8.518     ; 8.656     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.535     ; 8.688     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.058 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.058                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.939       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.119       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.061                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.121       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.940       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.354                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.958       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.396       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.115       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.357       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.582                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.959       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.623       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 36.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.943       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.238       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.200                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.959       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.241       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.024                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.119       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.905       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 37.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.718       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.137       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 37.859                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.718       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.141       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.267                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.140       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.127       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.411                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.136       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.137       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.138       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.139       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.138       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.136       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.139       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.136       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.139       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.453                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.119       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.334       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 196.809                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.122       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.687       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.232               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.122      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.110      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.602               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.121      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.481      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.855               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.122      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.733      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.290               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.139      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.151      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.722               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.123      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 997.599      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1996.726               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.510      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.216      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.925               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.691      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.234      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.270               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 998.941      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.329      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 81.23 MHz  ; 81.23 MHz       ; CLK_FPGA_50M                 ;      ;
; 114.94 MHz ; 114.94 MHz      ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 137.29 MHz ; 137.29 MHz      ; altera_reserved_tck          ;      ;
; 202.22 MHz ; 202.22 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 7.690   ; 0.000         ;
; st_clk                       ; 17.233  ; 0.000         ;
; altera_reserved_tck          ; 46.358  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 991.300 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.323 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.346 ; 0.000         ;
; altera_reserved_tck          ; 0.362 ; 0.000         ;
; st_clk                       ; 0.363 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 15.297  ; 0.000         ;
; st_clk                       ; 18.095  ; 0.000         ;
; altera_reserved_tck          ; 48.508  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.915 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; altera_reserved_tck          ; 1.073 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.129 ; 0.000         ;
; st_clk                       ; 1.226 ; 0.000         ;
; CLK_FPGA_50M                 ; 2.269 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.434      ; 0.000         ;
; altera_reserved_tck          ; 49.482     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.697    ; 0.000         ;
; st_clk                       ; 499999.742 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.690 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.231     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.705 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 12.216     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.719 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.220     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.734 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.205     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.747 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.173     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.749 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 12.206     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.750 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                   ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.189     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.759 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.161     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.077     ; 12.162     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.760 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.160     ;
; 7.761 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.159     ;
; 7.761 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.159     ;
; 7.761 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 12.159     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.233     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 5.119      ;
; 17.342     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 5.010      ;
; 17.526     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.827      ;
; 17.576     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.777      ;
; 17.616     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.737      ;
; 17.748     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.605      ;
; 17.896     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.456      ;
; 18.092     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.261      ;
; 18.102     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.250      ;
; 18.119     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.233      ;
; 18.133     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.220      ;
; 18.145     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.207      ;
; 18.157     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.195      ;
; 18.172     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.180      ;
; 18.190     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.162      ;
; 18.192     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.160      ;
; 18.193     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.160      ;
; 18.206     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.146      ;
; 18.208     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.145      ;
; 18.229     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.123      ;
; 18.236     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.116      ;
; 18.270     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.082      ;
; 18.300     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.052      ;
; 18.305     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 4.047      ;
; 18.308     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.045      ;
; 18.333     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.020      ;
; 18.333     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 4.020      ;
; 18.357     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.995      ;
; 18.367     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.986      ;
; 18.371     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.982      ;
; 18.376     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.976      ;
; 18.384     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.969      ;
; 18.392     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.960      ;
; 18.406     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.946      ;
; 18.407     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.946      ;
; 18.421     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.931      ;
; 18.428     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.924      ;
; 18.429     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.923      ;
; 18.429     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.924      ;
; 18.494     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.858      ;
; 18.500     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.853      ;
; 18.525     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.828      ;
; 18.533     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.820      ;
; 18.535     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.817      ;
; 18.563     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.353      ; 3.789      ;
; 18.569     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.784      ;
; 18.586     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.767      ;
; 18.601     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.354      ; 3.752      ;
; 999995.055 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.870      ;
; 999995.168 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.757      ;
; 999995.283 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.642      ;
; 999995.344 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.582      ;
; 999995.344 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.583      ;
; 999995.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.514      ;
; 999995.449 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.477      ;
; 999995.489 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.436      ;
; 999995.517 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.408      ;
; 999995.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.368      ;
; 999995.573 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.353      ;
; 999995.577 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.349      ;
; 999995.642 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.285      ;
; 999995.661 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.265      ;
; 999995.671 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.255      ;
; 999995.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.243      ;
; 999995.693 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.233      ;
; 999995.708 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.217      ;
; 999995.716 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.210      ;
; 999995.722 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.204      ;
; 999995.734 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.192      ;
; 999995.734 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.191      ;
; 999995.746 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.180      ;
; 999995.772 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.154      ;
; 999995.814 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.112      ;
; 999995.825 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.101      ;
; 999995.831 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.095      ;
; 999995.854 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.071      ;
; 999995.869 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.056      ;
; 999995.909 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.017      ;
; 999995.936 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.990      ;
; 999995.953 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.972      ;
; 999995.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.972      ;
; 999995.996 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.929      ;
; 999996.003 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.923      ;
; 999996.034 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.892      ;
; 999996.056 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.869      ;
; 999996.068 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.858      ;
; 999996.074 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.852      ;
; 999996.074 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.852      ;
; 999996.079 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.847      ;
; 999996.084 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.842      ;
; 999996.205 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.721      ;
; 999996.219 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.707      ;
; 999996.227 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.699      ;
; 999996.256 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.670      ;
; 999996.257 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.669      ;
; 999996.260 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.666      ;
; 999996.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.665      ;
; 999996.270 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.655      ;
; 999996.270 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.656      ;
; 999996.296 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.630      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.358 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.882      ;
; 46.476 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.764      ;
; 46.602 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.638      ;
; 46.655 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.585      ;
; 46.656 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.584      ;
; 47.282 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.960      ;
; 47.329 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.920      ;
; 47.446 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.802      ;
; 47.704 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.545      ;
; 47.748 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.500      ;
; 48.202 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.042      ;
; 48.225 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.024      ;
; 48.743 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.496      ;
; 48.920 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.330      ;
; 49.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.049      ;
; 49.207 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.039      ;
; 95.368 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.562      ;
; 95.368 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.562      ;
; 95.368 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.562      ;
; 95.368 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.562      ;
; 95.368 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.562      ;
; 95.474 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.456      ;
; 95.474 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.456      ;
; 95.474 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.456      ;
; 95.474 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.456      ;
; 95.474 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.456      ;
; 95.568 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.362      ;
; 95.568 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.362      ;
; 95.568 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.362      ;
; 95.568 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.362      ;
; 95.568 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.362      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.618 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.311      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.299      ;
; 95.693 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.237      ;
; 95.693 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.237      ;
; 95.693 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.237      ;
; 95.693 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.237      ;
; 95.693 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.237      ;
; 95.897 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.033      ;
; 96.097 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.833      ;
; 96.132 ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.800      ;
; 96.132 ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.800      ;
; 96.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.733      ;
; 96.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.733      ;
; 96.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.733      ;
; 96.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.733      ;
; 96.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.733      ;
; 96.226 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.708      ;
; 96.227 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.707      ;
; 96.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.701      ;
; 96.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.685      ;
; 96.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.688      ;
; 96.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.688      ;
; 96.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.688      ;
; 96.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.688      ;
; 96.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.688      ;
; 96.256 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.678      ;
; 96.257 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.670      ;
; 96.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.676      ;
; 96.264 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.674      ;
; 96.264 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.674      ;
; 96.266 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.667      ;
; 96.267 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.666      ;
; 96.273 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.640      ;
; 96.273 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.640      ;
; 96.273 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.640      ;
; 96.273 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.640      ;
; 96.273 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.660      ;
; 96.277 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.653      ;
; 96.289 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.644      ;
; 96.293 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.639      ;
; 96.293 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.639      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.638      ;
; 96.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.637      ;
; 96.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.634      ;
; 96.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.634      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 991.300 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.433     ; 8.266      ;
; 991.300 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.433     ; 8.266      ;
; 991.306 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.259      ;
; 991.306 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.259      ;
; 991.306 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.259      ;
; 991.306 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.259      ;
; 991.306 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.259      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.443     ; 8.150      ;
; 991.494 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.071      ;
; 991.494 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.071      ;
; 991.494 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.071      ;
; 991.494 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.071      ;
; 991.494 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.434     ; 8.071      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.549 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 8.034      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.415     ; 7.993      ;
; 991.730 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.444     ; 7.825      ;
; 991.730 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.444     ; 7.825      ;
; 991.730 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.444     ; 7.825      ;
; 991.730 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.444     ; 7.825      ;
; 991.730 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.444     ; 7.825      ;
; 991.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.475     ; 7.750      ;
; 991.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.475     ; 7.750      ;
; 991.780 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.743      ;
; 991.780 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.743      ;
; 991.780 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.743      ;
; 991.780 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.743      ;
; 991.780 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.743      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 8.067      ;
; 991.880 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.485     ; 7.634      ;
; 991.882 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.411     ; 7.706      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.889 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.430     ; 7.680      ;
; 991.968 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.555      ;
; 991.968 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.555      ;
; 991.968 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.555      ;
; 991.968 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.555      ;
; 991.968 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.476     ; 7.555      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.023 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.458     ; 7.518      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.059 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.878      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.065 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.457     ; 7.477      ;
; 992.204 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.486     ; 7.309      ;
; 992.204 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.486     ; 7.309      ;
; 992.204 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.486     ; 7.309      ;
; 992.204 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.486     ; 7.309      ;
; 992.204 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.486     ; 7.309      ;
; 992.254 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.416     ; 7.329      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.323 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.391      ; 0.915      ;
; 0.346 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 0.597      ;
; 0.357 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.389      ; 0.947      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM531                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM531                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM301                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM301                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM291                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM291                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM315                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM315                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led1|data_out                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led1|data_out                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|cr[3]                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|cr[3]                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                             ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.346 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM65                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM65                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM525                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM525                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM93                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM93                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM5                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM5                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM1                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM9                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM9                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM51                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM51                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM529                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM529                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.386 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.635      ;
; 0.388 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.639      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.639      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.639      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.639      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM77_OTERM349                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.629      ;
; 0.400 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM99                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.634      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.362 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.365 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.374 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.624      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.639      ;
; 0.392 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.630      ;
; 0.405 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.407 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.640      ;
; 0.409 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.643      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.646      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.646      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.415 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.648      ;
; 0.415 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.648      ;
; 0.420 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.653      ;
; 0.421 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.654      ;
; 0.424 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.658      ;
; 0.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.659      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.660      ;
; 0.428 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.661      ;
; 0.429 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.662      ;
; 0.432 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.665      ;
; 0.515 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.749      ;
; 0.515 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.749      ;
; 0.516 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.750      ;
; 0.516 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.750      ;
; 0.517 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.750      ;
; 0.518 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.751      ;
; 0.519 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.752      ;
; 0.523 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.524 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.757      ;
; 0.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.761      ;
; 0.537 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.770      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.539 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.772      ;
; 0.539 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.772      ;
; 0.541 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.775      ;
; 0.551 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.785      ;
; 0.556 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.804      ;
; 0.558 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.792      ;
; 0.565 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.798      ;
; 0.565 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.798      ;
; 0.567 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.800      ;
; 0.568 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.801      ;
; 0.571 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.803      ;
; 0.573 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.806      ;
; 0.574 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.808      ;
; 0.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.809      ;
; 0.577 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.811      ;
; 0.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.810      ;
; 0.578 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.812      ;
; 0.578 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.811      ;
; 0.578 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.812      ;
; 0.580 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.825      ;
; 0.581 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.588 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.820      ;
; 0.592 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.826      ;
; 0.592 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.826      ;
; 0.593 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.826      ;
; 0.593 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.826      ;
; 0.593 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.827      ;
; 0.593 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.828      ;
; 0.594 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.828      ;
; 0.594 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.828      ;
; 0.595 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.828      ;
; 0.595 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.829      ;
; 0.595 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.828      ;
; 0.596 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.829      ;
; 0.596 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.829      ;
; 0.596 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.829      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.608      ;
; 0.419 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.653      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.660      ;
; 0.546 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.327      ;
; 0.557 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.338      ;
; 0.633 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.867      ;
; 0.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.415      ;
; 0.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.868      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.873      ;
; 0.654 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.435      ;
; 0.671 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.452      ;
; 0.692 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.473      ;
; 0.704 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.485      ;
; 0.730 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.510      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.536      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.536      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.536      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.536      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.536      ;
; 0.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.536      ;
; 0.761 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.542      ;
; 0.779 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.560      ;
; 0.781 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.561      ;
; 0.795 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 1.029      ;
; 0.826 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.607      ;
; 0.836 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.617      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.667      ;
; 0.889 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.669      ;
; 0.891 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.671      ;
; 0.899 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.680      ;
; 0.900 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.681      ;
; 0.907 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.687      ;
; 0.927 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.707      ;
; 0.929 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.710      ;
; 0.949 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.730      ;
; 0.978 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.759      ;
; 0.980 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.760      ;
; 0.985 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.766      ;
; 0.994 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.775      ;
; 1.011 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.792      ;
; 1.025 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.806      ;
; 1.042 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.823      ;
; 1.065 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.846      ;
; 1.073 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 3.853      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.861      ;
; 1.110 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.891      ;
; 1.111 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.892      ;
; 1.157 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.938      ;
; 1.159 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.940      ;
; 1.177 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 3.958      ;
; 1.234 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.589      ; 4.014      ;
; 1.272 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 4.053      ;
; 1.299 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 4.080      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 4.088      ;
; 1.469 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.590      ; 4.250      ;
; 2.710 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.944      ;
; 2.802 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.036      ;
; 2.827 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.061      ;
; 2.843 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.077      ;
; 2.880 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.115      ;
; 2.923 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.157      ;
; 2.931 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.165      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.954 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.185      ;
; 2.971 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.205      ;
; 2.971 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.205      ;
; 2.972 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.206      ;
; 2.989 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.223      ;
; 3.000 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.234      ;
; 3.043 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.278      ;
; 3.059 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.293      ;
; 3.087 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.321      ;
; 3.100 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.334      ;
; 3.101 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.336      ;
; 3.103 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.338      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.337      ;
; 3.108 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.342      ;
; 3.130 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.364      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.382      ;
; 3.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.386      ;
; 3.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.386      ;
; 3.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.386      ;
; 3.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.386      ;
; 3.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.060      ; 3.386      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 15.297 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.076     ; 4.626      ;
; 15.304 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.627      ;
; 15.304 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|waitrequest_reset_override              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.627      ;
; 15.323 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.596      ;
; 15.330 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[19]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.601      ;
; 15.330 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.601      ;
; 15.330 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.601      ;
; 15.330 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.601      ;
; 15.330 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.601      ;
; 15.336 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[23]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.595      ;
; 15.336 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.595      ;
; 15.336 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.595      ;
; 15.336 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.595      ;
; 15.336 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.595      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[12]                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[21]                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 4.487      ;
; 15.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[4]                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 4.485      ;
; 15.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[11]                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 4.485      ;
; 15.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[6]                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 4.485      ;
; 15.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[11]                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM221                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM241                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM239                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM459                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM461                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM617                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM619                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM621_OTERM719                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM621_OTERM717                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[6]                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[17]                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 4.485      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.466 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.475      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.204     ; 4.117      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[30]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[31]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.208     ; 4.113      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[18]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[19]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[20]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[21]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[22]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[23]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[24]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[25]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[26]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[27]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[28]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[29]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[30]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[31]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[18]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[19]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[20]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[21]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[22]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[23]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[24]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[25]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
; 15.470 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[26]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.203     ; 4.118      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.095 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.329      ; 4.232      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.333      ; 4.236      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.333      ; 4.236      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.333      ; 4.236      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.333      ; 4.236      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
; 18.096 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.330      ; 4.233      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.508 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.717      ;
; 48.605 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.645      ;
; 48.956 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.292      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.395 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.519      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.624 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.292      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.649 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.267      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.087      ;
; 97.899 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.032      ;
; 98.062 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.876      ;
; 98.062 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.876      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.198 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.717      ;
; 98.242 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.672      ;
; 98.242 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.672      ;
; 98.242 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.672      ;
; 98.242 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.672      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.688      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.303 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.539 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.398      ;
; 98.539 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.398      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 3.002      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 2.980      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 2.980      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 2.990      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 2.980      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 2.980      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 2.990      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 2.980      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 2.990      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 2.990      ;
; 996.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 2.990      ;
; 996.920 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.995      ;
; 996.920 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.995      ;
; 996.920 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.995      ;
; 996.920 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.995      ;
; 996.920 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.995      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM77_OTERM349 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM563 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM565 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM361                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.940 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.977      ;
; 996.943 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49_OTERM375  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 2.960      ;
; 996.943 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 2.964      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 2.957      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 2.957      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[19]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.955      ;
; 996.950 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 2.959      ;
; 996.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.960      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[3]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.959      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.959      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.959      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.084     ; 2.959      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.958      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.958      ;
; 996.956 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.958      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[24]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[8]                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[25]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[26]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[27]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[7]                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[3]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[1]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[6]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[7]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[5]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[31]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[26]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[15]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[14]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[12]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[11]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 2.615      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[18]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[20]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[21]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[22]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[9]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 2.615      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[13]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[19]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[23]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[31]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[22]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[20]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[18]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[16]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.294 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[17]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.619      ;
; 997.296 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 2.607      ;
; 997.296 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 2.607      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.073  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.307      ;
; 1.073  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.307      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.310  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.544      ;
; 1.336  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.336  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.336  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.336  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.359  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.593      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.366  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.607      ;
; 1.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.791      ;
; 1.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.791      ;
; 1.625  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.883      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.713  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.926  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.168      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 1.956  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.198      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 2.151  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.392      ;
; 50.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.379      ; 1.161      ;
; 50.995 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.381      ; 1.567      ;
; 51.029 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.387      ; 1.607      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.363      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.363      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.363      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM99                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.363      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM105                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.363      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM107                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.363      ;
; 1.423 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM515                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.068      ;
; 1.423 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.068      ;
; 1.423 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.068      ;
; 1.423 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM347                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.068      ;
; 1.685 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.307      ;
; 1.685 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.307      ;
; 1.685 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM735                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.307      ;
; 1.805 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.462      ;
; 1.805 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.462      ;
; 1.832 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.465      ;
; 1.832 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.465      ;
; 1.832 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.465      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.474      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.474      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.474      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.474      ;
; 1.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.470      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.462      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM83                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM553                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM551                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.841 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM555                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.068      ;
; 1.842 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM137                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.474      ;
; 1.842 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.474      ;
; 1.842 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.474      ;
; 1.842 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.474      ;
; 1.842 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.474      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.464      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM7                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.464      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM19                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.464      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM3_OTERM333                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.464      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23_OTERM675                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.464      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM131                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.465      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.465      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.465      ;
; 1.844 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM363                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.465      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM31                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM357                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM81                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM29                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM733                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.852 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33_OTERM673                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.083      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.472      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.472      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.472      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.472      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.472      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.472      ;
; 1.869 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.100      ;
; 1.869 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.100      ;
; 1.869 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM79                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.100      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.471      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.471      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.463      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.463      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[20]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.463      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.463      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.463      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.471      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.471      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.471      ;
; 1.872 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.471      ;
; 1.873 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 2.465      ;
; 1.873 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 2.465      ;
; 1.873 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[0]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.421      ; 2.465      ;
; 1.874 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.462      ;
; 1.874 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.462      ;
; 1.874 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.462      ;
; 1.874 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 2.462      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.226 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.599      ; 4.016      ;
; 1.226 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.599      ; 4.016      ;
; 1.226 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.599      ; 4.016      ;
; 1.226 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.599      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.595      ; 4.016      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.596      ; 4.017      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.269 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 2.922      ;
; 2.270 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 2.923      ;
; 2.270 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 2.923      ;
; 2.273 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 2.926      ;
; 2.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[2]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 2.946      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.090      ; 2.595      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.596      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|waitrequest_reset_override                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.586      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[11]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.586      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.586      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.586      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.586      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[11]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|delayed_unxcts_status_bitxx5                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.585      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[0]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.584      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[2]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.584      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[9]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[12]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[4]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[3]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[9]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[12]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[0]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[1]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[5]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[6]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|cts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.583      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.065      ; 2.582      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[5]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[6]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[7]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[4]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[11]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[8]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[10]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[9]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[2]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[1]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[3]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[0]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|txd                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|pre_txd                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.581      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[0]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 2.581      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                               ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[30]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[31]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]~_Duplicate_1       ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[18]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[19]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[20]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[21]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[22]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[23]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[24]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[25]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[26]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[27]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[28]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[29]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[30]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[31]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]~_Duplicate_1        ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[18]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[19]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[20]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[21]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[22]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[23]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[24]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[25]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[26]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[27]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[28]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[29]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[30]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[31]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[18] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[19] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[20] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[21] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[22] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[23] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[24] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[25] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[26] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[27] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[28] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[29] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[30] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[31] ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                     ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                    ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.482 ; 49.700       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ;
; 49.482 ; 49.700       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                 ;
; 49.482 ; 49.700       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                      ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                               ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                               ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                               ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                               ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                               ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                            ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                            ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                            ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                            ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                            ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                 ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]     ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]     ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]     ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                     ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                             ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                            ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                            ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                 ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                     ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]     ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]     ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45                                    ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381                           ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[20]                                                                  ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                                                  ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[13]                                                                  ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[16]                                                                  ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[17]                                                                  ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[19]                                                                  ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[20]                                                                  ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                                                 ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM515                                     ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM39                                                        ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM347                                               ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[0]                                                                                                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[10]                                                                                                                      ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[11]                                                                                                                      ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[15]                                                                                                                      ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[1]                                                                                                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[30]                                                                                                                      ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[4]                                                                                                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[6]                                                                                                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[9]                                                                                                                       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM363                                                                                                 ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM131                                                                                                              ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM3_OTERM333                                       ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM7                                              ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM19                                               ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23_OTERM675                                      ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM137                                                   ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                                                           ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM735                  ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383                           ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.745 ; 499999.963   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.746 ; 499999.964   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.848 ; 500000.034   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.849 ; 500000.035   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4|clk                            ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.996 ; 499999.996   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 1.859  ; 2.210  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.016  ; 2.372  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 2.187  ; 2.554  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.190  ; 1.488  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.987  ; 3.358  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.524  ; 1.899  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.569  ; 1.926  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.863  ; 2.258  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.553  ; 1.867  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.260  ; 2.680  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.012  ; 2.431  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.290  ; 2.634  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.987  ; 3.358  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.350  ; 2.750  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.571  ; 1.932  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.932  ; 2.286  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.207  ; 2.613  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 2.082  ; 2.489  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.350  ; 2.750  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.128  ; 2.535  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 1.942  ; 2.272  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.054  ; 2.467  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.507  ; 2.911  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.357  ; 0.481  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.410  ; 2.832  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.333 ; -0.107 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 1.776  ; 2.119  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.006 ; 0.202  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 2.507  ; 2.911  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.132 ; 0.089  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.499  ; 1.803  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.637  ; 1.949  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.704  ; 3.071  ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 2.253  ; 2.539  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.798  ; 3.042  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 7.027  ; 7.230  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 3.393  ; 3.691  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.030  ; 4.343  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 4.544  ; 4.892  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.454 ; -1.772 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.613 ; -1.952 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.796 ; -2.150 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.823 ; -1.103 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.140 ; -1.466 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.140 ; -1.497 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.184 ; -1.524 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.435 ; -1.795 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.171 ; -1.466 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.817 ; -2.201 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.607 ; -2.008 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.878 ; -2.203 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -2.515 ; -2.852 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.187 ; -1.531 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.187 ; -1.531 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.546 ; -1.891 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.781 ; -2.173 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.690 ; -2.086 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.947 ; -2.337 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.734 ; -2.130 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.547 ; -1.857 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.663 ; -2.064 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.688  ; 0.485  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.013 ; -0.114 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.988 ; -2.393 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.688  ; 0.485  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.382 ; -1.708 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.374  ; 0.188  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -2.032 ; -2.405 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.445  ; 0.231  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.119 ; -1.405 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.266 ; -1.567 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -2.271 ; -2.618 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -1.844 ; -2.113 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.320  ; 1.098  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -1.210 ; -1.444 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -2.708 ; -2.987 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -3.317 ; -3.612 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -3.530 ; -3.880 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 8.098  ; 7.687  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.098  ; 7.687  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.630  ; 6.491  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.429  ; 7.163  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.160  ; 7.054  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 5.957  ; 5.953  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.660  ; 8.147  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.605  ; 7.946  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.490  ; 6.712  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 7.657  ; 7.531  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.530  ; 6.390  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.225  ; 6.166  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.227  ; 6.105  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.370  ; 6.138  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 5.965  ; 5.868  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.360  ; 6.187  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.657  ; 7.531  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.713  ; 6.602  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 6.611  ; 6.428  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 8.306  ; 7.908  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 12.564 ; 12.849 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.091  ; 8.755  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.298  ; 7.200  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.903  ; 7.686  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 9.091  ; 8.755  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.868  ; 8.634  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.402  ; 7.211  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.386  ; 7.305  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.538  ; 7.334  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.325  ; 7.206  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 12.728 ; 12.473 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.139  ; 7.674  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 6.993  ; 6.876  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 12.528 ; 12.704 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.119  ; 6.922  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.574  ; 5.429  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.321  ; 5.421  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.319  ; 5.419  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.277  ; 8.114  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 6.531  ; 6.449  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.126  ; 7.932  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 9.647  ; 9.262  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.932  ; 8.771  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 8.689  ; 8.509  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.647  ; 9.262  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.101  ; 7.889  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.544  ; 6.376  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.415  ; 6.220  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 7.834  ; 8.299  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 7.535  ; 7.622  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 6.445  ; 6.256  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.445  ; 6.256  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.038  ; 5.961  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.032  ; 5.952  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.179 ; 11.688 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 11.488 ; 11.108 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.814 ; 10.671 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.580 ; 10.405 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.488 ; 11.108 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.119 ; 9.907  ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 6.384 ; 6.246 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 7.863 ; 7.452 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.384 ; 6.246 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.149 ; 6.890 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.889 ; 6.784 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 5.729 ; 5.726 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.405 ; 7.895 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.316 ; 7.648 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.245 ; 6.463 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 5.744 ; 5.647 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.286 ; 6.149 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 5.994 ; 5.933 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 5.995 ; 5.875 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.134 ; 5.907 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 5.744 ; 5.647 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.123 ; 5.953 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.370 ; 7.245 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.464 ; 6.352 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 6.365 ; 6.185 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 8.065 ; 7.665 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 7.263 ; 7.491 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 7.023 ; 6.925 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.023 ; 6.925 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.605 ; 7.393 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 8.747 ; 8.420 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.532 ; 8.303 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.124 ; 6.936 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.108 ; 7.026 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.253 ; 7.053 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.049 ; 6.931 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.980 ; 7.740 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 7.902 ; 7.438 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 6.732 ; 6.615 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.590 ; 7.783 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 6.853 ; 6.659 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.370 ; 5.227 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.122 ; 5.223 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.120 ; 5.221 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 7.302 ; 7.062 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 6.302 ; 6.221 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 6.901 ; 6.719 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 7.180 ; 7.009 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 7.592 ; 7.356 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 7.653 ; 7.483 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 8.485 ; 8.153 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 7.180 ; 7.009 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.301 ; 6.135 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.179 ; 5.987 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 7.593 ; 8.056 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 7.247 ; 7.335 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 5.809 ; 5.728 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.207 ; 6.021 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 5.815 ; 5.737 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 5.809 ; 5.728 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.896 ; 9.402 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 8.624 ; 8.417 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.027 ; 8.859 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.061 ; 8.889 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.979 ; 9.611 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.624 ; 8.417 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.879  ; 7.380  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.904  ; 5.739  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.793  ; 6.648  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.980  ; 5.835  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.993  ; 5.848  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.904  ; 5.739  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.261  ; 6.116  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.628  ; 6.483  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.442  ; 7.277  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.506  ; 7.341  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 12.603 ; 12.458 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 12.603 ; 12.458 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 12.714 ; 12.569 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 12.633 ; 12.468 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.889 ; 12.744 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 12.734 ; 12.589 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.764 ; 12.619 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.662 ; 12.532 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 12.727 ; 12.582 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.638 ; 7.139 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.705 ; 5.540 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.520 ; 6.375 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.741 ; 5.596 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.753 ; 5.608 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.705 ; 5.540 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.011 ; 5.866 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.362 ; 6.217 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.181 ; 7.016 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.243 ; 7.078 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.841 ; 7.696 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.841 ; 7.696 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.948 ; 7.803 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.908 ; 7.743 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 8.116 ; 7.971 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.968 ; 7.823 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.996 ; 7.851 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.932 ; 7.802 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.961 ; 7.816 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.386     ; 7.885     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.708     ; 5.873     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.562     ; 6.707     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.830     ; 5.975     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.847     ; 5.992     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.708     ; 5.873     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.103     ; 6.248     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.393     ; 6.538     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.193     ; 7.358     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.305     ; 7.470     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 12.252    ; 12.397    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 12.252    ; 12.397    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 12.409    ; 12.554    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 12.276    ; 12.441    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.598    ; 12.743    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 12.431    ; 12.576    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.454    ; 12.599    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.377    ; 12.507    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 12.422    ; 12.567    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.144     ; 7.643     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.509     ; 5.674     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.293     ; 6.438     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.591     ; 5.736     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.606     ; 5.751     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.509     ; 5.674     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.853     ; 5.998     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.131     ; 6.276     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.936     ; 7.101     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.043     ; 7.208     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.508     ; 7.653     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.508     ; 7.653     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.658     ; 7.803     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.567     ; 7.732     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.840     ; 7.985     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.680     ; 7.825     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.701     ; 7.846     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.662     ; 7.792     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.671     ; 7.816     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.519 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.034       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.485       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.455                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.245       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.051       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.670       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.849                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.204       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.645       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.983                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.051       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.932       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 36.507                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.037       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.470       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.554                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.052       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.502       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.305                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.208       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.097       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.060                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.836       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.224       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.835       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.227       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.443                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.227       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.216       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.675                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.224       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.225       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.226       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.676                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.226       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.224       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.226       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.677                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.227       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.226       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.224       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.783                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.209       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.574       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.108                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.211       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.897       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.629               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.210      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.419      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.971               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.209      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.762      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.199               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.211      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.988      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.610               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.227      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.383      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.995               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.212      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 997.783      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1997.012               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.635      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.377      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.200               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.808      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.392      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.507               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.035      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.472      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 13.315  ; 0.000         ;
; st_clk                       ; 18.349  ; 0.000         ;
; altera_reserved_tck          ; 48.374  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 995.125 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.121 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck          ; 0.186 ; 0.000         ;
; st_clk                       ; 0.188 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 17.213  ; 0.000         ;
; st_clk                       ; 18.777  ; 0.000         ;
; altera_reserved_tck          ; 49.435  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 998.199 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; altera_reserved_tck          ; 0.560 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.572 ; 0.000         ;
; st_clk                       ; 0.706 ; 0.000         ;
; CLK_FPGA_50M                 ; 1.295 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.203      ; 0.000         ;
; altera_reserved_tck          ; 49.312     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.784    ; 0.000         ;
; st_clk                       ; 499999.777 ; 0.000         ;
+------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 13.315 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[31] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.632      ;
; 13.319 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.628      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.374 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 6.568      ;
; 13.383 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[29] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.564      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.385 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.553      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.386 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[4]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.558      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[28] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.560      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.387 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.551      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.548      ;
; 13.393 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[2]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ud[31] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.554      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[2]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ud[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.550      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.397 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.543      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[21]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.540      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.399 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[27]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 6.541      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 6.538      ;
; 13.406 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.535      ;
; 13.406 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.535      ;
; 13.406 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.535      ;
; 13.406 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 6.535      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.349     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.951      ;
; 18.557     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.743      ;
; 18.582     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.719      ;
; 18.586     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.715      ;
; 18.642     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.659      ;
; 18.690     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.611      ;
; 18.751     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.549      ;
; 18.803     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.498      ;
; 18.825     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.475      ;
; 18.867     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.433      ;
; 18.867     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.433      ;
; 18.900     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.400      ;
; 18.910     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.390      ;
; 18.924     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.376      ;
; 18.933     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.368      ;
; 18.934     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.367      ;
; 18.954     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.346      ;
; 18.960     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.340      ;
; 18.962     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.339      ;
; 18.964     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.336      ;
; 18.966     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.334      ;
; 18.966     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.334      ;
; 18.977     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.324      ;
; 18.982     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.318      ;
; 18.990     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.311      ;
; 18.991     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.309      ;
; 19.015     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.285      ;
; 19.019     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.281      ;
; 19.020     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.281      ;
; 19.037     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.264      ;
; 19.042     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.259      ;
; 19.045     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.256      ;
; 19.053     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.247      ;
; 19.062     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.238      ;
; 19.078     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.223      ;
; 19.081     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.219      ;
; 19.116     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.184      ;
; 19.121     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.180      ;
; 19.136     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.164      ;
; 19.156     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.145      ;
; 19.165     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.135      ;
; 19.172     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.128      ;
; 19.179     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.122      ;
; 19.186     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.115      ;
; 19.205     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.096      ;
; 19.212     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.089      ;
; 19.214     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.314      ; 2.087      ;
; 19.219     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.313      ; 2.081      ;
; 999997.183 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.758      ;
; 999997.272 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.669      ;
; 999997.296 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.645      ;
; 999997.355 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.587      ;
; 999997.358 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.583      ;
; 999997.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.529      ;
; 999997.442 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.499      ;
; 999997.443 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.498      ;
; 999997.460 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.481      ;
; 999997.463 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.479      ;
; 999997.493 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.448      ;
; 999997.500 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.442      ;
; 999997.506 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.435      ;
; 999997.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.427      ;
; 999997.525 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.416      ;
; 999997.526 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.416      ;
; 999997.535 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.407      ;
; 999997.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.398      ;
; 999997.563 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.379      ;
; 999997.564 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.377      ;
; 999997.571 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.370      ;
; 999997.573 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.368      ;
; 999997.575 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.366      ;
; 999997.619 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.322      ;
; 999997.636 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.306      ;
; 999997.649 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.293      ;
; 999997.661 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.280      ;
; 999997.685 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.256      ;
; 999997.687 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.254      ;
; 999997.694 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.247      ;
; 999997.705 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.237      ;
; 999997.716 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.226      ;
; 999997.746 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.196      ;
; 999997.752 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.190      ;
; 999997.777 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.164      ;
; 999997.781 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.160      ;
; 999997.782 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.160      ;
; 999997.785 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.157      ;
; 999997.815 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.126      ;
; 999997.815 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.127      ;
; 999997.826 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.116      ;
; 999997.829 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.113      ;
; 999997.836 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.105      ;
; 999997.850 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.091      ;
; 999997.868 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.074      ;
; 999997.873 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.068      ;
; 999997.879 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.063      ;
; 999997.890 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.051      ;
; 999997.905 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.036      ;
; 999997.920 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.021      ;
; 999997.927 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.015      ;
; 999997.933 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.008      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.374 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.046      ;
; 48.379 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.041      ;
; 48.495 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.925      ;
; 48.495 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.925      ;
; 48.533 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.887      ;
; 48.835 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.587      ;
; 48.859 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.568      ;
; 48.877 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.549      ;
; 49.030 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.396      ;
; 49.075 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.351      ;
; 49.278 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.148      ;
; 49.344 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.079      ;
; 49.561 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.861      ;
; 49.704 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.723      ;
; 49.867 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.559      ;
; 49.867 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.559      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.542 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.404      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.401      ;
; 97.552 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.396      ;
; 97.552 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.396      ;
; 97.552 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.396      ;
; 97.552 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.396      ;
; 97.552 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.396      ;
; 97.560 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.388      ;
; 97.560 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.388      ;
; 97.560 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.388      ;
; 97.560 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.388      ;
; 97.560 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.388      ;
; 97.594 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.354      ;
; 97.594 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.354      ;
; 97.594 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.354      ;
; 97.594 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.354      ;
; 97.594 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.354      ;
; 97.657 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.291      ;
; 97.657 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.291      ;
; 97.657 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.291      ;
; 97.657 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.291      ;
; 97.657 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.291      ;
; 97.800 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.148      ;
; 97.846 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.098      ;
; 97.848 ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.102      ;
; 97.848 ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.102      ;
; 97.880 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.068      ;
; 97.895 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.049      ;
; 97.900 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.044      ;
; 97.901 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.043      ;
; 97.902 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.042      ;
; 97.904 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.040      ;
; 97.905 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.039      ;
; 97.906 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.038      ;
; 97.907 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.041      ;
; 97.907 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.037      ;
; 97.909 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.035      ;
; 97.910 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.034      ;
; 97.910 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.034      ;
; 97.922 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.031      ;
; 97.922 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.031      ;
; 97.922 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.031      ;
; 97.922 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.031      ;
; 97.922 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.031      ;
; 97.925 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.025      ;
; 97.925 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.025      ;
; 97.936 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.012      ;
; 97.938 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.010      ;
; 97.946 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.001      ;
; 97.948 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.999      ;
; 97.949 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.999      ;
; 97.958 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.995      ;
; 97.958 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.995      ;
; 97.958 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.991      ;
; 97.959 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.988      ;
; 97.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.992      ;
; 97.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.992      ;
; 97.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.992      ;
; 97.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.992      ;
; 97.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.992      ;
; 97.963 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.980      ;
; 97.972 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.976      ;
; 97.973 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.974      ;
; 97.974 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.975      ;
; 97.975 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.974      ;
; 97.978 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.954      ;
; 97.978 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.954      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 995.125 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.625      ;
; 995.134 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.623      ;
; 995.134 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.623      ;
; 995.139 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.619      ;
; 995.139 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.619      ;
; 995.139 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.619      ;
; 995.139 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.619      ;
; 995.139 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.619      ;
; 995.232 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.525      ;
; 995.232 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.525      ;
; 995.232 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.525      ;
; 995.232 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.525      ;
; 995.232 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.230     ; 4.525      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.273 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.497      ;
; 995.307 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.442      ;
; 995.307 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.442      ;
; 995.307 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.442      ;
; 995.307 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.442      ;
; 995.307 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.442      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.310 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.216     ; 4.461      ;
; 995.432 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.256     ; 4.299      ;
; 995.441 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.297      ;
; 995.441 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.297      ;
; 995.446 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.248     ; 4.293      ;
; 995.446 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.248     ; 4.293      ;
; 995.446 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.248     ; 4.293      ;
; 995.446 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.248     ; 4.293      ;
; 995.446 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.248     ; 4.293      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.466 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM371                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 4.475      ;
; 995.477 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.213     ; 4.297      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.527 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.226     ; 4.234      ;
; 995.539 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.199      ;
; 995.539 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.199      ;
; 995.539 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.199      ;
; 995.539 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.199      ;
; 995.539 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.249     ; 4.199      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.236     ; 4.171      ;
; 995.614 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.257     ; 4.116      ;
; 995.614 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.257     ; 4.116      ;
; 995.614 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.257     ; 4.116      ;
; 995.614 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.257     ; 4.116      ;
; 995.614 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.257     ; 4.116      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.135      ;
; 995.638 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.217     ; 4.132      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
; 995.641 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.312      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.121 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.451      ;
; 0.148 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.476      ;
; 0.152 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.475      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[20]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[4]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[26]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[14]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[16]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[5]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[15]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[8]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[29]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[19]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[30]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.492      ;
; 0.165 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[1]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.495      ;
; 0.167 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[17]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.497      ;
; 0.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[0]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[5]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.498      ;
; 0.172 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[11]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[3]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.503      ;
; 0.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[2]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.504      ;
; 0.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.506      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[4]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.513      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM531                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM531                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM291                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM291                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM315                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM315                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM65                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM65                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM525                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM525                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM93                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM93                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM5                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM5                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM529                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM529                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM71                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM1                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM9                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM9                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM51                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM51                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.224 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.343      ;
; 0.252 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.262 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.269 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.387      ;
; 0.271 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.280 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.283 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.410      ;
; 0.285 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.411      ;
; 0.286 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.405      ;
; 0.291 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.410      ;
; 0.295 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.741      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.203 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.755      ;
; 0.212 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.331      ;
; 0.214 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.766      ;
; 0.219 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.338      ;
; 0.254 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.806      ;
; 0.271 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.823      ;
; 0.272 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.824      ;
; 0.273 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.825      ;
; 0.294 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.846      ;
; 0.299 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.851      ;
; 0.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.859      ;
; 0.323 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.875      ;
; 0.323 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.442      ;
; 0.325 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.877      ;
; 0.329 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.881      ;
; 0.329 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.448      ;
; 0.337 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.889      ;
; 0.355 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.907      ;
; 0.367 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.919      ;
; 0.367 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.919      ;
; 0.367 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.919      ;
; 0.367 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.919      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.926      ;
; 0.376 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.928      ;
; 0.379 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.931      ;
; 0.381 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.933      ;
; 0.382 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.934      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.941      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.508      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.946      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.957      ;
; 0.408 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.960      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.963      ;
; 0.423 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.975      ;
; 0.428 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.980      ;
; 0.438 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 1.990      ;
; 0.448 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.000      ;
; 0.449 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.001      ;
; 0.460 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.012      ;
; 0.469 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.021      ;
; 0.470 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.022      ;
; 0.470 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.022      ;
; 0.483 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.035      ;
; 0.488 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.040      ;
; 0.495 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.047      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.066      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.088      ;
; 0.551 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.103      ;
; 0.582 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.134      ;
; 0.605 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.157      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.224      ;
; 0.806 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.448      ; 2.358      ;
; 1.459 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.578      ;
; 1.503 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.622      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.629      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.634      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.638      ;
; 1.532 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.652      ;
; 1.534 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.653      ;
; 1.537 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.656      ;
; 1.553 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.673      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.675      ;
; 1.569 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.689      ;
; 1.586 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.705      ;
; 1.614 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.734      ;
; 1.620 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.740      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.739      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.033      ; 1.767      ;
; 1.654 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.774      ;
; 1.655 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.775      ;
; 1.661 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.780      ;
; 1.662 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.781      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 17.213 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.727      ;
; 17.221 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.725      ;
; 17.227 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.710      ;
; 17.234 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[19]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.712      ;
; 17.234 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.712      ;
; 17.234 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.712      ;
; 17.234 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.712      ;
; 17.234 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.712      ;
; 17.240 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[23]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.706      ;
; 17.240 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.706      ;
; 17.240 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.706      ;
; 17.240 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.706      ;
; 17.240 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.706      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[12]                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[21]                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.313 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.643      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[4]                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[11]                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM221                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM241                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM239                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM459                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM461                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[6]                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM617                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM619                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM621_OTERM719                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[6]_OTERM243_OTERM457_OTERM621_OTERM717                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.319 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.638      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.328 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.624      ;
; 17.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.611      ;
; 17.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.611      ;
; 17.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.611      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[5]_OTERM233                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[5]_OTERM237_OTERM447                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[5]_OTERM251_OTERM429                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[5]_OTERM251_OTERM427                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[7]_OTERM247_OTERM423                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[7]_OTERM247_OTERM421                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[7]_OTERM247_OTERM419                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[0]_OTERM229_OTERM503_OTERM743                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.617      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[5]_OTERM251_OTERM433_OTERM759                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[5]_OTERM251_OTERM433_OTERM757                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[7]_OTERM247_OTERM425_OTERM755                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[7]_OTERM247_OTERM425_OTERM753                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.617      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write1                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.030     ; 2.618      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 2.603      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 2.603      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 2.603      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 2.603      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 2.603      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.045     ; 2.603      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[9]                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.612      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_ipending_reg[1]                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.032     ; 2.615      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.032     ; 2.615      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[6]_OTERM153_OTERM399_OTERM567                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.032     ; 2.615      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[6]_OTERM153_OTERM399_OTERM571                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.032     ; 2.615      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte3_data[6]_OTERM153_OTERM399_OTERM573                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.032     ; 2.615      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM219                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM223                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM225_OTERM463                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM225_OTERM465                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM225_OTERM469_OTERM605                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM225_OTERM469_OTERM607                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM225_OTERM469_OTERM603_OTERM721                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[1]_OTERM225_OTERM469_OTERM603_OTERM723                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.611      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
; 17.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 2.428      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.777 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.296      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.299      ; 2.508      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.299      ; 2.508      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.299      ; 2.508      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.299      ; 2.508      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
; 18.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.297      ; 2.506      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.435 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 0.975      ;
; 49.511 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.916      ;
; 49.724 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.702      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.492 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.445      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.608 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.329      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.622 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.315      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.204      ;
; 98.791 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.158      ;
; 98.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.056      ;
; 98.897 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.056      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.961 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.975      ;
; 98.989 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.947      ;
; 98.989 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.947      ;
; 98.989 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.947      ;
; 98.989 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.947      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.909      ;
; 99.183 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.769      ;
; 99.183 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.769      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 998.199 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.738      ;
; 998.199 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.738      ;
; 998.199 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.738      ;
; 998.199 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.738      ;
; 998.199 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.738      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.737      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.723      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.723      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.731      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.723      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.723      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.731      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.723      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.731      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.731      ;
; 998.200 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.731      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM77_OTERM349 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM563 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM565 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM361                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.725      ;
; 998.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.718      ;
; 998.214 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49_OTERM375  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.713      ;
; 998.219 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.713      ;
; 998.219 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.711      ;
; 998.219 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.711      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[19]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.220 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.709      ;
; 998.225 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.712      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[3]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.711      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.711      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.711      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.711      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.051     ; 1.710      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.051     ; 1.710      ;
; 998.226 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.051     ; 1.710      ;
; 998.411 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[11]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.520      ;
; 998.411 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[9]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.520      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[24]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[18]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[20]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[21]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[22]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[8]                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[13]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[19]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[23]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[25]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[26]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[27]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[31]                                                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[7]                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[3]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[1]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[6]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[7]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[5]                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[22]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[20]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[18]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[16]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[17]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[31]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[26]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[15]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[14]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.412 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_load[12]                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.522      ;
; 998.413 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.054     ; 1.520      ;
; 998.413 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.054     ; 1.520      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.560  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.681      ;
; 0.560  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.681      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.679  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.800      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.832      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.709  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.830      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.722  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.847      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.935      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.935      ;
; 0.849  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.987      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 0.901  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.020      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.008  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.134      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.021  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.146      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 1.116  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.241      ;
; 50.005 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.515      ; 0.624      ;
; 50.190 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.516      ; 0.810      ;
; 50.222 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.521      ; 0.847      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.572 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.691      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.691      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM103                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.691      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM99                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.691      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM105                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.691      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM107                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.691      ;
; 0.761 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM515                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.081      ;
; 0.761 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.081      ;
; 0.761 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.081      ;
; 0.761 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM347                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.081      ;
; 0.907 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.220      ;
; 0.907 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.220      ;
; 0.907 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM735                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.220      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM83                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM553                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM551                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM37                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM43_OTERM345_OTERM555                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.081      ;
; 0.983 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.101      ;
; 0.983 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.101      ;
; 0.983 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM79                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.101      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM31                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM357                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM81                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM29                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM101_OTERM355_OTERM733                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33_OTERM673                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.104      ;
; 1.053 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.383      ;
; 1.053 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.383      ;
; 1.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.385      ;
; 1.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.385      ;
; 1.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM383                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.385      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.387      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.068 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.383      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM137                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.384      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM7                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.384      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM19                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.384      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM3_OTERM333                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.384      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23_OTERM675                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.384      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.392      ;
; 1.071 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM131                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.387      ;
; 1.071 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.387      ;
; 1.071 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.387      ;
; 1.071 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69_OTERM363                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.387      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.389      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.389      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.389      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.389      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.389      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.389      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.383      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM75                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.383      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[20]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.383      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM381                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.383      ;
; 1.079 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.383      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.388      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM97_OTERM369                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.388      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.388      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.388      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.388      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.388      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[6]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[1]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[30]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[9]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[10]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
; 1.083 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[11]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 1.385      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.453      ; 2.263      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.453      ; 2.263      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.453      ; 2.263      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.453      ; 2.263      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
; 0.706 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.451      ; 2.261      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.295 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.628      ;
; 1.295 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.628      ;
; 1.295 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.628      ;
; 1.296 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.247      ; 1.627      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[2]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.247      ; 1.637      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.050      ; 1.451      ;
; 1.318 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.049      ; 1.451      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[0]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.440      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.440      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.440      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[0]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[3]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[2]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[5]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[6]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[7]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[4]         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.434      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[5]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[6]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[7]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[4]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[11]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[8]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[10]                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[9]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[2]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[1]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[3]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[0]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.439      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[0]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.440      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[0]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[2]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.443      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[9]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[12]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[4]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|waitrequest_reset_override                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.446      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.032      ; 1.440      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[3]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[9]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[11]                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[12]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.446      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.446      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.446      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.446      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[1]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[5]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[6]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[11]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|cts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.442      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|delayed_unxcts_status_bitxx5                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.445      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM167                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.026      ; 1.434      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.033      ; 1.441      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_we_reg                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_we_reg                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_we_reg                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_we_reg                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                            ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                  ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                            ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_bytena_reg0                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_we_reg                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_datain_reg0                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_datain_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_bytena_reg0                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                            ;
+-------+--------------+----------------+-----------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.341 ; 49.525       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                         ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                       ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d2_data_in                                                                                       ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM109          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115_OTERM665 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM563    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519_OTERM565    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521             ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM77_OTERM349    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123_OTERM661 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55              ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.777 ; 499999.961   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.778 ; 499999.962   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.819 ; 500000.035   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.820 ; 500000.036   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[0]|clk                                     ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[0]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 1.065  ; 1.861 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 1.186  ; 2.024 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.255  ; 2.071 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 0.687  ; 1.420 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 1.672  ; 2.587 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 0.910  ; 1.708 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 0.928  ; 1.719 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.086  ; 1.910 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 0.898  ; 1.669 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 1.297  ; 2.168 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 1.168  ; 2.016 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 1.310  ; 2.155 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 1.672  ; 2.587 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 1.356  ; 2.204 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 0.935  ; 1.727 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.117  ; 1.905 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 1.288  ; 2.161 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.206  ; 2.028 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 1.356  ; 2.204 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 1.226  ; 2.062 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 1.117  ; 1.921 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 1.196  ; 2.019 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 1.434  ; 2.309 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.265  ; 0.650 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 1.392  ; 2.270 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.210 ; 0.281 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 1.029  ; 1.844 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.003  ; 0.462 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.434  ; 2.309 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.067 ; 0.402 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 0.862  ; 1.622 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 0.921  ; 1.670 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 1.533  ; 2.418 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 1.290  ; 2.103 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.094  ; 1.499 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 2.792  ; 3.353 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 2.052  ; 2.787 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 2.412  ; 3.207 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 2.674  ; 3.505 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -0.839 ; -1.614 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.963 ; -1.783 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.034 ; -1.841 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.483 ; -1.203 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.685 ; -1.443 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -0.698 ; -1.480 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.716 ; -1.490 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.855 ; -1.645 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.685 ; -1.443 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.057 ; -1.892 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.947 ; -1.775 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.081 ; -1.909 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.416 ; -2.299 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.722 ; -1.498 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.722 ; -1.498 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -0.902 ; -1.680 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.048 ; -1.911 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.988 ; -1.799 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.132 ; -1.968 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.007 ; -1.831 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -0.895 ; -1.684 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -0.978 ; -1.790 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.401  ; -0.080 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.075 ; -0.452 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.162 ; -2.020 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.401  ; -0.080 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -0.813 ; -1.610 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.197  ; -0.255 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.173 ; -2.024 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.237  ; -0.228 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.651 ; -1.397 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.711 ; -1.453 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.297 ; -2.160 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -1.063 ; -1.860 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.056  ; 0.590  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.052 ; -0.531 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -1.653 ; -2.376 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -1.997 ; -2.778 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.111 ; -2.903 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 5.088 ; 4.943 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.088 ; 4.943 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.791 ; 3.863 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 4.169 ; 4.273 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 4.038 ; 4.189 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.360 ; 3.478 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.412 ; 5.247 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.556 ; 4.455 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.844 ; 3.781 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 4.345 ; 4.529 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.730 ; 3.791 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.596 ; 3.663 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.556 ; 3.607 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.610 ; 3.626 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.422 ; 3.452 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.607 ; 3.646 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.345 ; 4.529 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.840 ; 3.921 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.763 ; 3.819 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.249 ; 5.102 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 7.237 ; 7.170 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 5.056 ; 5.298 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 4.130 ; 4.291 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.438 ; 4.605 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 5.056 ; 5.298 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 5.007 ; 5.254 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.168 ; 4.299 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.209 ; 4.363 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 4.225 ; 4.370 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 4.164 ; 4.299 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.083 ; 7.229 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 5.114 ; 4.956 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.992 ; 4.109 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.276 ; 7.107 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.042 ; 4.132 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.212 ; 3.183 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.121 ; 3.149 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.120 ; 3.148 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.742 ; 4.737 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.788 ; 3.882 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 4.528 ; 4.705 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 5.332 ; 5.417 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.014 ; 5.084 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.894 ; 4.962 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.332 ; 5.417 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.585 ; 4.585 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.727 ; 3.782 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.648 ; 3.682 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 5.041 ; 5.185 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 4.510 ; 4.333 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.668 ; 3.705 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.668 ; 3.705 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.473 ; 3.520 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.467 ; 3.513 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.432 ; 6.795 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 6.366 ; 6.444 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 6.087 ; 6.137 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.944 ; 6.005 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.366 ; 6.444 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.682 ; 5.682 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.664 ; 3.730 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 4.966 ; 4.816 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.664 ; 3.730 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 4.023 ; 4.120 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.898 ; 4.041 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.242 ; 3.356 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.277 ; 5.107 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.396 ; 4.301 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.712 ; 3.654 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.305 ; 3.332 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.601 ; 3.658 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.473 ; 3.534 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.435 ; 3.481 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.490 ; 3.502 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.305 ; 3.332 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.483 ; 3.519 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.196 ; 4.369 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.711 ; 3.786 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.637 ; 3.688 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.121 ; 4.968 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 4.233 ; 4.277 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.986 ; 4.138 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.986 ; 4.138 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.281 ; 4.439 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 4.879 ; 5.108 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.826 ; 5.061 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.021 ; 4.144 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.062 ; 4.207 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 4.077 ; 4.215 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 4.018 ; 4.145 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.509 ; 4.532 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.991 ; 4.829 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.857 ; 3.967 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 4.479 ; 4.355 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 3.905 ; 3.989 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.019 ; 3.048 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.017 ; 3.047 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.170 ; 4.207 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.670 ; 3.759 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 3.927 ; 3.999 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.031 ; 4.023 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.281 ; 4.333 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.299 ; 4.350 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 4.732 ; 4.806 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.031 ; 4.023 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.602 ; 3.653 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.526 ; 3.556 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 4.911 ; 5.060 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 4.347 ; 4.180 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.349 ; 3.391 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.546 ; 3.579 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.355 ; 3.398 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.349 ; 3.391 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.249 ; 5.614 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.884 ; 4.893 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.112 ; 5.172 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.131 ; 5.199 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.552 ; 5.636 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.884 ; 4.893 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.979 ; 4.663 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.394 ; 3.301 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.845 ; 3.771 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.416 ; 3.342 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.427 ; 3.353 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.394 ; 3.301 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.562 ; 3.488 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.727 ; 3.653 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 4.218 ; 4.125 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.247 ; 4.154 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.002 ; 6.928 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.002 ; 6.928 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.056 ; 6.982 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.025 ; 6.932 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.170 ; 7.096 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.075 ; 7.001 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.084 ; 7.010 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.030 ; 6.965 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.071 ; 6.997 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.859 ; 4.543 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.287 ; 3.194 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.710 ; 3.636 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.298 ; 3.224 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.308 ; 3.234 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.287 ; 3.194 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.437 ; 3.363 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.596 ; 3.522 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 4.078 ; 3.985 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.105 ; 4.012 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 4.429 ; 4.355 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 4.429 ; 4.355 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.481 ; 4.407 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.461 ; 4.368 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.590 ; 4.516 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.499 ; 4.425 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.508 ; 4.434 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.462 ; 4.397 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.495 ; 4.421 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.757     ; 5.073     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.370     ; 3.463     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.892     ; 3.966     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.430     ; 3.504     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.439     ; 3.513     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.370     ; 3.463     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.593     ; 3.667     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.761     ; 3.835     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 4.316     ; 4.409     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.369     ; 4.462     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.097     ; 7.171     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.097     ; 7.171     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.180     ; 7.254     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.117     ; 7.210     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.318     ; 7.392     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.202     ; 7.276     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.214     ; 7.288     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.168     ; 7.233     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.195     ; 7.269     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.633     ; 4.949     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.259     ; 3.352     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.752     ; 3.826     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.308     ; 3.382     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.317     ; 3.391     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.259     ; 3.352     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.464     ; 3.538     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.626     ; 3.700     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 4.168     ; 4.261     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.218     ; 4.311     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 4.403     ; 4.477     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 4.403     ; 4.477     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.482     ; 4.556     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.431     ; 4.524     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.615     ; 4.689     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.503     ; 4.577     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.515     ; 4.589     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.478     ; 4.543     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.497     ; 4.571     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.064 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.501       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.563       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.514                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.944       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.512       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.190       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.756                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.566       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.190       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.804                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.512       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.292       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 38.182                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.505       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.677       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 38.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.512       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.686       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 38.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.569       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.983       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.956                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.380       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.576       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.380       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.579       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 39.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.580       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.572       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.728                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.575       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.575       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.578       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.732                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.577       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.576       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 58.734                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.576       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.579       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 198.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.568       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.716       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 198.459                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.571       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.888       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.693               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.122      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.865               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.294      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.965               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.394      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.183               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.580      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.603      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.427               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.856      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1998.432               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.305      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 999.127      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.512               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.373      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 999.139      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.701               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.504      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 999.197      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack              ; 6.411   ; 0.121 ; 14.833   ; 0.560   ; 9.203               ;
;  CLK_FPGA_50M                 ; 6.411   ; 0.121 ; 14.833   ; 1.295   ; 9.203               ;
;  altera_reserved_tck          ; 45.891  ; 0.186 ; 48.234   ; 0.560   ; 49.312              ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 990.528 ; 0.179 ; 996.552  ; 0.572   ; 499.697             ;
;  st_clk                       ; 17.056  ; 0.188 ; 17.915   ; 0.706   ; 499999.742          ;
; Design-wide TNS               ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_FPGA_50M                 ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck          ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  st_clk                       ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.123  ; 2.597 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.292  ; 2.774 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 2.472  ; 2.962 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.401  ; 1.795 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.327  ; 3.874 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.766  ; 2.245 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.817  ; 2.278 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 2.133  ; 2.648 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.791  ; 2.215 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.565  ; 3.124 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.291  ; 2.838 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.578  ; 3.070 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.327  ; 3.874 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.655  ; 3.176 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.823  ; 2.286 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 2.214  ; 2.664 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.498  ; 3.038 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 2.375  ; 2.892 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.655  ; 3.176 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.417  ; 2.940 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.206  ; 2.668 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.342  ; 2.865 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.827  ; 3.384 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.363  ; 0.650 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.717  ; 3.290 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.210 ; 0.281 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.028  ; 2.492 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.003  ; 0.462 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 2.827  ; 3.384 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.067 ; 0.402 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.735  ; 2.143 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.889  ; 2.295 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 3.031  ; 3.563 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 2.543  ; 2.955 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.817  ; 3.042 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 7.101  ; 7.337 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 3.927  ; 4.324 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.606  ; 5.050 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.168  ; 5.659 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -0.839 ; -1.614 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.963 ; -1.783 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.034 ; -1.841 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.483 ; -1.103 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.685 ; -1.443 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -0.698 ; -1.480 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.716 ; -1.490 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.855 ; -1.645 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.685 ; -1.443 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.057 ; -1.892 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.947 ; -1.775 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.081 ; -1.909 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.416 ; -2.299 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.722 ; -1.498 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.722 ; -1.498 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -0.902 ; -1.680 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.048 ; -1.911 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.988 ; -1.799 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.132 ; -1.968 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.007 ; -1.831 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -0.895 ; -1.684 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -0.978 ; -1.790 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.779  ; 0.604  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.019  ; -0.036 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.162 ; -2.020 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.779  ; 0.604  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -0.813 ; -1.610 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.437  ; 0.282  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.173 ; -2.024 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.519  ; 0.335  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.651 ; -1.397 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.711 ; -1.453 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.297 ; -2.160 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -1.063 ; -1.860 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.590  ; 1.395  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.052 ; -0.531 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -1.653 ; -2.376 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -1.997 ; -2.778 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.111 ; -2.903 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 8.985  ; 8.681  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.985  ; 8.681  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.323  ; 7.283  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 8.111  ; 7.972  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.833  ; 7.845  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.564  ; 6.624  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.601  ; 9.171  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 8.530  ; 8.744  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.291  ; 7.400  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 8.412  ; 8.446  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 7.187  ; 7.094  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.863  ; 6.845  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.854  ; 6.787  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 7.052  ; 6.896  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.578  ; 6.521  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.999  ; 6.882  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.412  ; 8.446  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.410  ; 7.419  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.311  ; 7.214  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.211  ; 8.913  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 13.924 ; 14.108 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.923  ; 9.809  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.996  ; 8.001  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.634  ; 8.553  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 9.923  ; 9.809  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 9.676  ; 9.574  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.083  ; 8.029  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 8.090  ; 8.124  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 8.226  ; 8.166  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 8.030  ; 8.013  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 13.934 ; 13.782 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 9.026  ; 8.647  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.706  ; 7.716  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 13.809 ; 13.920 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.832  ; 7.763  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.981  ; 6.040  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.978  ; 6.038  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 9.158  ; 9.017  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.250  ; 7.229  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.925  ; 8.901  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 10.508 ; 10.275 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.794  ; 9.707  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.536  ; 9.417  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.508 ; 10.275 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.952  ; 8.775  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.220  ; 7.159  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.101  ; 6.989  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 8.836  ; 9.208  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 8.384  ; 8.346  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.138  ; 7.029  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 7.138  ; 7.029  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.661  ; 6.622  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.651  ; 6.609  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.016 ; 12.577 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.563 ; 12.321 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.900 ; 11.801 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.629 ; 11.510 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.563 ; 12.321 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.119 ; 10.951 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.664 ; 3.730 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 4.966 ; 4.816 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.664 ; 3.730 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 4.023 ; 4.120 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.898 ; 4.041 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.242 ; 3.356 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.277 ; 5.107 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.396 ; 4.301 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.712 ; 3.654 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.305 ; 3.332 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.601 ; 3.658 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.473 ; 3.534 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.435 ; 3.481 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.490 ; 3.502 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.305 ; 3.332 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.483 ; 3.519 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.196 ; 4.369 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.711 ; 3.786 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.637 ; 3.688 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.121 ; 4.968 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 4.233 ; 4.277 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.986 ; 4.138 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.986 ; 4.138 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.281 ; 4.439 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 4.879 ; 5.108 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.826 ; 5.061 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.021 ; 4.144 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.062 ; 4.207 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 4.077 ; 4.215 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 4.018 ; 4.145 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.509 ; 4.532 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.991 ; 4.829 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.857 ; 3.967 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 4.479 ; 4.355 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 3.905 ; 3.989 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.019 ; 3.048 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.017 ; 3.047 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.170 ; 4.207 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.670 ; 3.759 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 3.927 ; 3.999 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.031 ; 4.023 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.281 ; 4.333 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.299 ; 4.350 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 4.732 ; 4.806 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.031 ; 4.023 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.602 ; 3.653 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.526 ; 3.556 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 4.911 ; 5.060 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 4.347 ; 4.180 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.349 ; 3.391 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.546 ; 3.579 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.355 ; 3.398 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.349 ; 3.391 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.249 ; 5.614 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.884 ; 4.893 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.112 ; 5.172 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.131 ; 5.199 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.552 ; 5.636 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.884 ; 4.893 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdo                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_psave            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sce                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dclk                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sck             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_enb              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_sda              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_scl              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; gauge_sda           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_scl           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_sda              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_scl              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_FPGA_50M        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_RST_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_0_cts_n        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_dout             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_0              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_sdo             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_0_rxd          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx1              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19565      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 90         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4792882    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19565      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 90         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4792882    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 686      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3756     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 686      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3756     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 123   ; 123  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 391   ; 391  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 28 20:58:28 2013
Info: Command: quartus_sta BeInMotion -c BeInMotion
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'BeInMotion.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write could not be matched with a register
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write1* could not be matched with a register
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}]
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <to> is an empty collection
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.411         0.000 CLK_FPGA_50M 
    Info (332119):    17.056         0.000 st_clk 
    Info (332119):    45.891         0.000 altera_reserved_tck 
    Info (332119):   990.528         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.330         0.000 CLK_FPGA_50M 
    Info (332119):     0.395         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.412         0.000 altera_reserved_tck 
    Info (332119):     0.413         0.000 st_clk 
Info (332146): Worst-case recovery slack is 14.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.833         0.000 CLK_FPGA_50M 
    Info (332119):    17.915         0.000 st_clk 
    Info (332119):    48.234         0.000 altera_reserved_tck 
    Info (332119):   996.552         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.173         0.000 altera_reserved_tck 
    Info (332119):     1.228         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     1.380         0.000 st_clk 
    Info (332119):     2.568         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.408         0.000 CLK_FPGA_50M 
    Info (332119):    49.552         0.000 altera_reserved_tck 
    Info (332119):   499.711         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.768         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.058 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 7.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.690         0.000 CLK_FPGA_50M 
    Info (332119):    17.233         0.000 st_clk 
    Info (332119):    46.358         0.000 altera_reserved_tck 
    Info (332119):   991.300         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.323         0.000 CLK_FPGA_50M 
    Info (332119):     0.346         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.362         0.000 altera_reserved_tck 
    Info (332119):     0.363         0.000 st_clk 
Info (332146): Worst-case recovery slack is 15.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.297         0.000 CLK_FPGA_50M 
    Info (332119):    18.095         0.000 st_clk 
    Info (332119):    48.508         0.000 altera_reserved_tck 
    Info (332119):   996.915         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.073         0.000 altera_reserved_tck 
    Info (332119):     1.129         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     1.226         0.000 st_clk 
    Info (332119):     2.269         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.434         0.000 CLK_FPGA_50M 
    Info (332119):    49.482         0.000 altera_reserved_tck 
    Info (332119):   499.697         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.742         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.519 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 13.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.315         0.000 CLK_FPGA_50M 
    Info (332119):    18.349         0.000 st_clk 
    Info (332119):    48.374         0.000 altera_reserved_tck 
    Info (332119):   995.125         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.121         0.000 CLK_FPGA_50M 
    Info (332119):     0.179         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.186         0.000 altera_reserved_tck 
    Info (332119):     0.188         0.000 st_clk 
Info (332146): Worst-case recovery slack is 17.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.213         0.000 CLK_FPGA_50M 
    Info (332119):    18.777         0.000 st_clk 
    Info (332119):    49.435         0.000 altera_reserved_tck 
    Info (332119):   998.199         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.560
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.560         0.000 altera_reserved_tck 
    Info (332119):     0.572         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.706         0.000 st_clk 
    Info (332119):     1.295         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.203         0.000 CLK_FPGA_50M 
    Info (332119):    49.312         0.000 altera_reserved_tck 
    Info (332119):   499.784         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.777         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.064 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Mon Jan 28 20:58:58 2013
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:25


