[2025-09-17 17:36:46] START suite=cs trace=cloud9_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2321706 heartbeat IPC: 4.307 cumulative IPC: 4.307 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4405490 cumulative IPC: 4.54 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4405490 cumulative IPC: 4.54 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4405491 heartbeat IPC: 4.799 cumulative IPC: 5 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15450374 heartbeat IPC: 0.9054 cumulative IPC: 0.9054 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 26532202 heartbeat IPC: 0.9024 cumulative IPC: 0.9039 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 38015896 heartbeat IPC: 0.8708 cumulative IPC: 0.8926 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 49142706 heartbeat IPC: 0.8987 cumulative IPC: 0.8941 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 60249908 heartbeat IPC: 0.9003 cumulative IPC: 0.8953 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 71715433 heartbeat IPC: 0.8722 cumulative IPC: 0.8914 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 82920888 heartbeat IPC: 0.8924 cumulative IPC: 0.8915 (Simulation time: 00 hr 08 min 52 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 94021318 heartbeat IPC: 0.9009 cumulative IPC: 0.8927 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 105174256 heartbeat IPC: 0.8966 cumulative IPC: 0.8931 (Simulation time: 00 hr 10 min 55 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 112269508 cumulative IPC: 0.8907 (Simulation time: 00 hr 12 min 01 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 112269508 cumulative IPC: 0.8907 (Simulation time: 00 hr 12 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8907 instructions: 100000001 cycles: 112269508
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01735 Average ROB Occupancy at Mispredict: 5.688e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01514
BRANCH_INDIRECT: 0.00197
BRANCH_CONDITIONAL: 0.00024
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 109781
LQ_STALL: 30
SQ_STALL: 132284


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 110.61905
REPLAY_LOAD: 100.24138
NON_REPLAY_LOAD: 6.731329

== Total ==
ADDR_TRANS: 2323
REPLAY_LOAD: 2907
NON_REPLAY_LOAD: 104551

== Counts ==
ADDR_TRANS: 21
REPLAY_LOAD: 29
NON_REPLAY_LOAD: 15532

cpu0->cpu0_STLB TOTAL        ACCESS:     304018 HIT:     302839 MISS:       1179 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     304018 HIT:     302839 MISS:       1179 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 300.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1566734 HIT:    1037533 MISS:     529201 MSHR_MERGE:       9005
cpu0->cpu0_L2C LOAD         ACCESS:     653988 HIT:     296170 MISS:     357818 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      35392 HIT:       7522 MISS:      27870 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     416179 HIT:     275363 MISS:     140816 MSHR_MERGE:       9004
cpu0->cpu0_L2C WRITE        ACCESS:     458888 HIT:     458457 MISS:        431 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2287 HIT:         21 MISS:       2266 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     340203 ISSUED:     340203 USEFUL:     113873 USELESS:       1787
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 71.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7227947 HIT:    7216522 MISS:      11425 MSHR_MERGE:       3783
cpu0->cpu0_L1I LOAD         ACCESS:    7227947 HIT:    7216522 MISS:      11425 MSHR_MERGE:       3783
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 50.28 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22660129 HIT:   21393110 MISS:    1267019 MSHR_MERGE:     507017
cpu0->cpu0_L1D LOAD         ACCESS:   14661254 HIT:   13674143 MISS:     987111 MSHR_MERGE:     340765
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     483032 HIT:     397611 MISS:      85421 MSHR_MERGE:       9445
cpu0->cpu0_L1D WRITE        ACCESS:    7513381 HIT:    7321185 MISS:     192196 MSHR_MERGE:     156803
cpu0->cpu0_L1D TRANSLATION  ACCESS:       2462 HIT:        171 MISS:       2291 MSHR_MERGE:          4
cpu0->cpu0_L1D PREFETCH REQUESTED:     483032 ISSUED:     483032 USEFUL:      73457 USELESS:       2512
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6196403 HIT:    6188441 MISS:       7962 MSHR_MERGE:       4150
cpu0->cpu0_ITLB LOAD         ACCESS:    6196403 HIT:    6188441 MISS:       7962 MSHR_MERGE:       4150
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.369 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21942136 HIT:   21609885 MISS:     332251 MSHR_MERGE:      32045
cpu0->cpu0_DTLB LOAD         ACCESS:   21942136 HIT:   21609885 MISS:     332251 MSHR_MERGE:      32045
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.14 cycles
cpu0->LLC TOTAL        ACCESS:     835458 HIT:     567829 MISS:     267629 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     357817 HIT:     202343 MISS:     155474 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      27870 HIT:      14032 MISS:      13838 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     131812 HIT:      35977 MISS:      95835 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     315693 HIT:     315319 MISS:        374 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2266 HIT:        158 MISS:       2108 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.98 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2127
  ROW_BUFFER_MISS:     265125
  AVG DBUS CONGESTED CYCLE: 6.374
Channel 0 WQ ROW_BUFFER_HIT:      13554
  ROW_BUFFER_MISS:     120438
  FULL:          0
Channel 0 REFRESHES ISSUED:       9355

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        74760        48586        78493        42286
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0           32          233
  STLB miss resolved @ L2C                0            0            0            6           41
  STLB miss resolved @ LLC                0            1            0           21          157
  STLB miss resolved @ MEM                0            9            0          182         1863

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               6308           63          671           27          171
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            0            0            1           16
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                7            0            0            0           10
  STLB miss resolved @ MEM               25            9            0            8           28
[2025-09-17 17:48:48] END   suite=cs trace=cloud9_phase3_core1 (rc=0)
