INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_resize_shape.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_resize_shape
INFO: [VRFC 10-2458] undeclared symbol w_iRst_timer, assumed default net type wire [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_resize_shape.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/DDC_project-main/lab3.srcs/sources_1/imports/new/timer_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/DDC_project-main/lab3.srcs/sim_1/new/FSM_resize_shape_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_resize_shape_TB
