/*
 * This file was automatically generated by tecsgen.
 * This file is not intended to be edited.
 */
#include "tLowpassFilter1D_tecsgen.h"
#include "tLowpassFilter1D_factory.h"

/* entry port descriptor type #_EDT_# */
/* eFilter : omitted by entry port optimize */

/* entry port skelton function #_EPSF_# */
/* eFilter : omitted by entry port optimize */

/* entry port skelton function table #_EPSFT_# */
/* eFilter : omitted by entry port optimize */

/* entry port descriptor referenced by call port (differ from actual definition) #_CPEPD_# */






/* call port array #_CPA_# */






/* array of attr/var #_AVAI_# */
/* cell INIB #_INIB_# */
tLowpassFilter1D_INIB tLowpassFilter1D_INIB_tab[] = {
    /* cell: tLowpassFilter1D_CB_tab[0]:  FilterAlx id=1 */
    {
        /* entry port #_EP_# */ 
        /* attribute(RO) */ 
        0.9,                                     /* gain */
    },
    /* cell: tLowpassFilter1D_CB_tab[1]:  FilterAly id=2 */
    {
        /* entry port #_EP_# */ 
        /* attribute(RO) */ 
        0.9,                                     /* gain */
    },
    /* cell: tLowpassFilter1D_CB_tab[2]:  FilterAlz id=3 */
    {
        /* entry port #_EP_# */ 
        /* attribute(RO) */ 
        0.9,                                     /* gain */
    },
    /* cell: tLowpassFilter1D_CB_tab[3]:  FilterAax id=4 */
    {
        /* entry port #_EP_# */ 
        /* attribute(RO) */ 
        0.9,                                     /* gain */
    },
    /* cell: tLowpassFilter1D_CB_tab[4]:  FilterAay id=5 */
    {
        /* entry port #_EP_# */ 
        /* attribute(RO) */ 
        0.9,                                     /* gain */
    },
    /* cell: tLowpassFilter1D_CB_tab[5]:  FilterAaz id=6 */
    {
        /* entry port #_EP_# */ 
        /* attribute(RO) */ 
        0.9,                                     /* gain */
    },
};

/* cell CB #_CB_# */
struct tag_tLowpassFilter1D_CB tLowpassFilter1D_CB_tab[] = {
    /* cell: tLowpassFilter1D_CB_tab[0]:  FilterAlx id=1 */
    {
        &tLowpassFilter1D_INIB_tab[0],           /* _inib */
        /* entry port #_EP_# */ 
        /* var */ 
