<p align="center">
  <img src="https://github.com/AnderMendoza/AnderMendoza/raw/main/assets/line-neon.gif" width="100%">
</p>

<h1 align="center">Hi, I'm <a href="https://github.com/JuanCantu1">Juan Cantu</a> ğŸ‘‹</h1>

<p align="center"><b>Computer Engineer | FPGA & VLSI Design | Embedded Systems</b></p>

<p align="center">
  ğŸ“« <a href="mailto:Juan.Cantu01@outlook.com">Juan.Cantu01@outlook.com</a> &nbsp;|&nbsp;
  <a href="https://www.linkedin.com/in/juancantu1">LinkedIn</a> &nbsp;|&nbsp;
  <a href="https://github.com/JuanCantu1">GitHub</a>
</p>

---
## ğŸ“Œ Who I Am

I'm a **Masterâ€™s student in Electrical Engineering** at UTRGV. I hold a **Bachelor of Science in Computer Engineering** from UTRGV, where I built a strong foundation in digital design, computer architecture, and embedded systems.

My interests center on **FPGA, ASIC/VLSI, and front-end digital design**, with a focus on RTL development, CPU architectures, and system-on-chip integration. I am passionate about semiconductor technologies and high-performance digital systems that power modern computing.

I enjoy building hardware that bridges **theory and practice**, from custom RISC-V CPU pipelines and transistor-level VLSI circuits to FPGA-based accelerators and real-time DSP systems. My goal is to design systems that are **fast, efficient, and scalable**, contributing to the next generation of computing hardware and semiconductor innovation.

I believe in **engineering with purpose**: using hardware design to push the boundaries of performance while enabling meaningful real-world applications.

---

## ğŸš€ Featured Projects

### ğŸº [FPGA Based DSP for Trumpet Audio Enhancement](https://github.com/JuanCantu1/DSP-System-for-Trumpet-Audio-Enhancement) *(In Progress)*
Building a real-time FPGA DSP pipeline with autotune, reverb, and harmonic enhancement, using a Python-to-Verilog testbench (3.6M+ samples) and validating <15 ms latency on real trumpet recordings.

<p align="center">
  <img src="https://github.com/user-attachments/assets/40a31b9f-3c1b-4666-be83-6029270986c0" width="350">
</p>


---

### ğŸ–¥ï¸ [RISC-V CPU Design](https://github.com/JuanCantu1/CPU-Design) *(In Progress)*
Designing a 32-bit, 5-stage pipelined RISC-V CPU with hazard detection and forwarding, expanding from a custom ISA simulator to Verilog RTL targeting FPGA implementation.

<p align="center">
  <img src="https://github.com/user-attachments/assets/7e371d61-9f5f-4353-88b8-62eaee3a5b92" width="350">
</p>

---

### ğŸ® [Interactive Memory Game on FPGA](https://github.com/JuanCantu1/Interactive-Memory-Game)
Implemented a 12-state Moore FSM with debounced inputs, clock division, and LED feedback on the Nexys A7-100T FPGA, fully verified with modular Verilog test sequences.

<p align="center">
  <img src="https://github.com/JuanCantu1/Interactive-Memory-Game/blob/main/Design/Schematic.png?raw=true" width="350">
</p>

---

### ğŸ’¡ [Network Controlled LED System](https://github.com/JuanCantu1/Network-Controlled-LED-System)
Built a TCP/IP client-server interface to control LEDs via HPSâ€“FPGA integration on the DE1-SoC, achieving sub-second response time and 100% command reliability over 30+ tests.

<p align="center">
  <img src="https://t4.ftcdn.net/jpg/00/72/18/03/360_F_72180347_NTfdClV3UZL2xTRnMTGogY5z2vHyp722.jpg" width="350">
</p>

---

## ğŸ”§ Core Skills

### ğŸ“ Languages
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![Verilog](https://img.shields.io/badge/Verilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)
![Java](https://img.shields.io/badge/Java-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white)

---

### ğŸ”Œ Hardware Design & Embedded Systems
![FPGA](https://img.shields.io/badge/FPGA-8C1CAB?style=for-the-badge&logo=xilinx&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)
![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![Raspberry Pi](https://img.shields.io/badge/Raspberry_Pi-C51A4A?style=for-the-badge&logo=raspberry-pi&logoColor=white)

---

### ğŸ§  Machine Learning & Scientific Tools
![PyTorch](https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge&logo=pytorch&logoColor=white)
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)
![Keras](https://img.shields.io/badge/Keras-D00000?style=for-the-badge&logo=keras&logoColor=white)
![Scikit-Learn](https://img.shields.io/badge/scikit--learn-F7931E?style=for-the-badge&logo=scikit-learn&logoColor=white)
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)
![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)
![Pandas](https://img.shields.io/badge/Pandas-150458?style=for-the-badge&logo=pandas&logoColor=white)

---

### ğŸ§° Tools for Development & Design
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-007ACC?style=for-the-badge&logo=xilinx&logoColor=white)
![Quartus](https://img.shields.io/badge/Intel%20Quartus-007ACC?style=for-the-badge&logo=intel&logoColor=white)
![Cadence](https://img.shields.io/badge/Cadence%20Virtuoso-FF5733?style=for-the-badge&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Docker](https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)

---

## ğŸ“š Experience Highlights

**ğŸ”¬ Graduate Research Assistant @ UTRGV** *(2025)*  
Conducting research in semiconductor materials and device fabrication under Dr. Hasina Huq, focusing on GaN thin-film deposition and characterization.

**ğŸ§‘â€ğŸ”¬ Teaching Assistant @ UTRGV** *(2025)*  
Managed 3 weekly lab sessions on analog & digital circuits, instrumentation, and measurement. Provided hands-on troubleshooting that reduced lab completion times by nearly 50%.

**ğŸ§ª Research Assistant @ UTRGV** *(2025)*  
Developed Federated Incremental Gaussian Process (F-IGP) algorithms with 1K+ update cycles. Simulated 18.5K+ samples across multi-agent networks, achieving a 72% reduction in NLL and 48% drop in MSE. Contributed as co-author on a paper submitted to the Asilomar Conference on Signals, Systems, and Computers.

**ğŸ§¬ Undergraduate Researcher @ UTRGV** *(2024)*  
Led a 4-person team to build a real-time facial recognition system for classroom attentiveness using a custom CNN. Processed 4K+ labeled samples, reaching >90% accuracy, and presented results to 200+ K-12 students.

**ğŸš— NSF REU** *(2023)*  
Collaborated with researchers in a 10-week program focused on autonomous vehicle safety. Supported ML-based decision-making research aimed at reducing conflict zones by 50%.

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=JuanCantu1&label=Profile%20Views&color=blue&style=flat" alt="Profile Views">
</p>

---

ğŸ“« Iâ€™m always open to discussing research collaborations, hardware/FPGA design projects.  

Feel free to reach out at **Juan.Cantu01@outlook.com**.
