
*** Running vivado
    with args -log KittCarPWM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source KittCarPWM.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source KittCarPWM.tcl -notrace
Command: synth_design -top KittCarPWM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCarPWM' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:33]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 6 - type: integer 
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'KittCar' declared at 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/KittCar.vhd:34' bound to instance 'KittCar_inst' of component 'KittCar' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:122]
INFO: [Synth 8-638] synthesizing module 'KittCar' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/KittCar.vhd:59]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KittCar' (1#1) [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/KittCar.vhd:59]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 256 - type: integer 
	Parameter PERIOD_INIT bound to: 256 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:8' bound to instance 'PWM_inst' of component 'PulseWidthModulator' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:145]
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:36]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 256 - type: integer 
	Parameter PERIOD_INIT bound to: 256 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator' (2#1) [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:36]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 256 - type: integer 
	Parameter PERIOD_INIT bound to: 256 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:8' bound to instance 'PWM_inst' of component 'PulseWidthModulator' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:145]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 256 - type: integer 
	Parameter PERIOD_INIT bound to: 256 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:8' bound to instance 'PWM_inst' of component 'PulseWidthModulator' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:145]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 256 - type: integer 
	Parameter PERIOD_INIT bound to: 256 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:8' bound to instance 'PWM_inst' of component 'PulseWidthModulator' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:145]
	Parameter BIT_LENGTH bound to: 16 - type: integer 
	Parameter T_ON_INIT bound to: 256 - type: integer 
	Parameter PERIOD_INIT bound to: 256 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/new/PulseWidthModulator.vhd:8' bound to instance 'PWM_inst' of component 'PulseWidthModulator' [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'KittCarPWM' (3#1) [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/sources_1/imports/Downloads/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1017.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KittCarPWM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KittCarPWM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1052.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.570 ; gain = 35.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.570 ; gain = 35.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.570 ; gain = 35.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1052.570 ; gain = 35.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 31    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1052.570 ; gain = 35.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1052.570 ; gain = 35.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1059.504 ; gain = 42.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    78|
|3     |LUT1   |    27|
|4     |LUT2   |   114|
|5     |LUT3   |   142|
|6     |LUT4   |    42|
|7     |LUT5   |     6|
|8     |LUT6   |    20|
|9     |FDCE   |   264|
|10    |FDPE   |    36|
|11    |FDRE   |    96|
|12    |IBUF   |    18|
|13    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.336 ; gain = 16.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.336 ; gain = 51.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1076.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1079.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1079.320 ; gain = 61.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/alija/Downloads/MS Electronics/Second Semester/Digital Electronic System Design/Labs/Lab 1/KittCarPWM/KittCarPWM.runs/synth_1/KittCarPWM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file KittCarPWM_utilization_synth.rpt -pb KittCarPWM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 25 16:37:34 2023...
