Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jan 21 17:37:30 2026
| Host         : woong-Super-Server running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_design_analysis -file ./report/case_9_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                         Path #1                                                         |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 12.000                                                                                                                  |
| Path Delay                | 8.699                                                                                                                   |
| Logic Delay               | 5.673(66%)                                                                                                              |
| Net Delay                 | 3.026(34%)                                                                                                              |
| Clock Skew                | -0.049                                                                                                                  |
| Slack                     | 3.326                                                                                                                   |
| Clock Uncertainty         | 0.035                                                                                                                   |
| Clock Pair Classification | Timed                                                                                                                   |
| Clock Delay Group         | Same Clock                                                                                                              |
| Logic Levels              | 13                                                                                                                      |
| Routes                    | NA                                                                                                                      |
| Logical Path              | FDRE/C-(17)-LUT2-(1)-CARRY4-CARRY4-LUT2-(1)-CARRY4-LUT2-(1)-CARRY4-CARRY4-LUT2-(1)-CARRY4-LUT2-(1)-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                  |
| End Point Clock           | ap_clk                                                                                                                  |
| DSP Block                 | None                                                                                                                    |
| RAM Registers             | None-None                                                                                                               |
| IO Crossings              | 0                                                                                                                       |
| Config Crossings          | 0                                                                                                                       |
| SLR Crossings             | 0                                                                                                                       |
| PBlocks                   | 0                                                                                                                       |
| High Fanout               | 17                                                                                                                      |
| ASYNC REG                 | 0                                                                                                                       |
| Dont Touch                | 0                                                                                                                       |
| Mark Debug                | 0                                                                                                                       |
| Start Point Pin Primitive | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                  |
| Start Point Pin           | mul_i4387_lcssa_phi_fu_338_reg[1]/C                                                                                     |
| End Point Pin             | add_ln231_8_reg_5475_reg[17]/D                                                                                          |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1  |  2 |  3  |  4  |  5  |  6  |  7 |  8 |  9 | 10 | 11 | 12 | 13 |
+-----------------+-------------+-----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+
| ap_clk          | 12.000ns    | 247 | 61 | 111 | 141 | 104 | 111 | 76 | 54 | 45 | 22 | 19 |  8 |  1 |
+-----------------+-------------+-----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


