
max.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe48  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08010018  08010018  00011018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080104a0  080104a0  00012240  2**0
                  CONTENTS
  4 .ARM          00000008  080104a0  080104a0  000114a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080104a8  080104a8  00012240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080104a8  080104a8  000114a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080104ac  080104ac  000114ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  080104b0  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025b0  20000240  080106f0  00012240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200027f0  080106f0  000127f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012240  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f08  00000000  00000000  00012270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b1b  00000000  00000000  0002c178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f8  00000000  00000000  0002fc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c3  00000000  00000000  00031490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f32  00000000  00000000  00032753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f2f8  00000000  00000000  00059685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7206  00000000  00000000  0007897d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fb83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007acc  00000000  00000000  0015fbc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00167694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000240 	.word	0x20000240
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010000 	.word	0x08010000

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000244 	.word	0x20000244
 800020c:	08010000 	.word	0x08010000

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9eb 	b.w	80010b0 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9a0 	b.w	80010b0 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	460c      	mov	r4, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d14e      	bne.n	8000e9e <__udivmoddi4+0xaa>
 8000e00:	4694      	mov	ip, r2
 8000e02:	458c      	cmp	ip, r1
 8000e04:	4686      	mov	lr, r0
 8000e06:	fab2 f282 	clz	r2, r2
 8000e0a:	d962      	bls.n	8000ed2 <__udivmoddi4+0xde>
 8000e0c:	b14a      	cbz	r2, 8000e22 <__udivmoddi4+0x2e>
 8000e0e:	f1c2 0320 	rsb	r3, r2, #32
 8000e12:	4091      	lsls	r1, r2
 8000e14:	fa20 f303 	lsr.w	r3, r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	4319      	orrs	r1, r3
 8000e1e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e26:	fa1f f68c 	uxth.w	r6, ip
 8000e2a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e32:	fb07 1114 	mls	r1, r7, r4, r1
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb04 f106 	mul.w	r1, r4, r6
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x64>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e4a:	f080 8112 	bcs.w	8001072 <__udivmoddi4+0x27e>
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	f240 810f 	bls.w	8001072 <__udivmoddi4+0x27e>
 8000e54:	3c02      	subs	r4, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a59      	subs	r1, r3, r1
 8000e5a:	fa1f f38e 	uxth.w	r3, lr
 8000e5e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e62:	fb07 1110 	mls	r1, r7, r0, r1
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f606 	mul.w	r6, r0, r6
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	d90a      	bls.n	8000e88 <__udivmoddi4+0x94>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e7a:	f080 80fc 	bcs.w	8001076 <__udivmoddi4+0x282>
 8000e7e:	429e      	cmp	r6, r3
 8000e80:	f240 80f9 	bls.w	8001076 <__udivmoddi4+0x282>
 8000e84:	4463      	add	r3, ip
 8000e86:	3802      	subs	r0, #2
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e8e:	2100      	movs	r1, #0
 8000e90:	b11d      	cbz	r5, 8000e9a <__udivmoddi4+0xa6>
 8000e92:	40d3      	lsrs	r3, r2
 8000e94:	2200      	movs	r2, #0
 8000e96:	e9c5 3200 	strd	r3, r2, [r5]
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d905      	bls.n	8000eae <__udivmoddi4+0xba>
 8000ea2:	b10d      	cbz	r5, 8000ea8 <__udivmoddi4+0xb4>
 8000ea4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e7f5      	b.n	8000e9a <__udivmoddi4+0xa6>
 8000eae:	fab3 f183 	clz	r1, r3
 8000eb2:	2900      	cmp	r1, #0
 8000eb4:	d146      	bne.n	8000f44 <__udivmoddi4+0x150>
 8000eb6:	42a3      	cmp	r3, r4
 8000eb8:	d302      	bcc.n	8000ec0 <__udivmoddi4+0xcc>
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	f0c0 80f0 	bcc.w	80010a0 <__udivmoddi4+0x2ac>
 8000ec0:	1a86      	subs	r6, r0, r2
 8000ec2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	2d00      	cmp	r5, #0
 8000eca:	d0e6      	beq.n	8000e9a <__udivmoddi4+0xa6>
 8000ecc:	e9c5 6300 	strd	r6, r3, [r5]
 8000ed0:	e7e3      	b.n	8000e9a <__udivmoddi4+0xa6>
 8000ed2:	2a00      	cmp	r2, #0
 8000ed4:	f040 8090 	bne.w	8000ff8 <__udivmoddi4+0x204>
 8000ed8:	eba1 040c 	sub.w	r4, r1, ip
 8000edc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee0:	fa1f f78c 	uxth.w	r7, ip
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000eea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000eee:	fb08 4416 	mls	r4, r8, r6, r4
 8000ef2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ef6:	fb07 f006 	mul.w	r0, r7, r6
 8000efa:	4298      	cmp	r0, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x11c>
 8000efe:	eb1c 0303 	adds.w	r3, ip, r3
 8000f02:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x11a>
 8000f08:	4298      	cmp	r0, r3
 8000f0a:	f200 80cd 	bhi.w	80010a8 <__udivmoddi4+0x2b4>
 8000f0e:	4626      	mov	r6, r4
 8000f10:	1a1c      	subs	r4, r3, r0
 8000f12:	fa1f f38e 	uxth.w	r3, lr
 8000f16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000f1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f22:	fb00 f707 	mul.w	r7, r0, r7
 8000f26:	429f      	cmp	r7, r3
 8000f28:	d908      	bls.n	8000f3c <__udivmoddi4+0x148>
 8000f2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f32:	d202      	bcs.n	8000f3a <__udivmoddi4+0x146>
 8000f34:	429f      	cmp	r7, r3
 8000f36:	f200 80b0 	bhi.w	800109a <__udivmoddi4+0x2a6>
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	1bdb      	subs	r3, r3, r7
 8000f3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f42:	e7a5      	b.n	8000e90 <__udivmoddi4+0x9c>
 8000f44:	f1c1 0620 	rsb	r6, r1, #32
 8000f48:	408b      	lsls	r3, r1
 8000f4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f54:	fa04 f301 	lsl.w	r3, r4, r1
 8000f58:	ea43 030c 	orr.w	r3, r3, ip
 8000f5c:	40f4      	lsrs	r4, r6
 8000f5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f62:	0c38      	lsrs	r0, r7, #16
 8000f64:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f68:	fbb4 fef0 	udiv	lr, r4, r0
 8000f6c:	fa1f fc87 	uxth.w	ip, r7
 8000f70:	fb00 441e 	mls	r4, r0, lr, r4
 8000f74:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f78:	fb0e f90c 	mul.w	r9, lr, ip
 8000f7c:	45a1      	cmp	r9, r4
 8000f7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f82:	d90a      	bls.n	8000f9a <__udivmoddi4+0x1a6>
 8000f84:	193c      	adds	r4, r7, r4
 8000f86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f8a:	f080 8084 	bcs.w	8001096 <__udivmoddi4+0x2a2>
 8000f8e:	45a1      	cmp	r9, r4
 8000f90:	f240 8081 	bls.w	8001096 <__udivmoddi4+0x2a2>
 8000f94:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f98:	443c      	add	r4, r7
 8000f9a:	eba4 0409 	sub.w	r4, r4, r9
 8000f9e:	fa1f f983 	uxth.w	r9, r3
 8000fa2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fa6:	fb00 4413 	mls	r4, r0, r3, r4
 8000faa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fae:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fb2:	45a4      	cmp	ip, r4
 8000fb4:	d907      	bls.n	8000fc6 <__udivmoddi4+0x1d2>
 8000fb6:	193c      	adds	r4, r7, r4
 8000fb8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fbc:	d267      	bcs.n	800108e <__udivmoddi4+0x29a>
 8000fbe:	45a4      	cmp	ip, r4
 8000fc0:	d965      	bls.n	800108e <__udivmoddi4+0x29a>
 8000fc2:	3b02      	subs	r3, #2
 8000fc4:	443c      	add	r4, r7
 8000fc6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fca:	fba0 9302 	umull	r9, r3, r0, r2
 8000fce:	eba4 040c 	sub.w	r4, r4, ip
 8000fd2:	429c      	cmp	r4, r3
 8000fd4:	46ce      	mov	lr, r9
 8000fd6:	469c      	mov	ip, r3
 8000fd8:	d351      	bcc.n	800107e <__udivmoddi4+0x28a>
 8000fda:	d04e      	beq.n	800107a <__udivmoddi4+0x286>
 8000fdc:	b155      	cbz	r5, 8000ff4 <__udivmoddi4+0x200>
 8000fde:	ebb8 030e 	subs.w	r3, r8, lr
 8000fe2:	eb64 040c 	sbc.w	r4, r4, ip
 8000fe6:	fa04 f606 	lsl.w	r6, r4, r6
 8000fea:	40cb      	lsrs	r3, r1
 8000fec:	431e      	orrs	r6, r3
 8000fee:	40cc      	lsrs	r4, r1
 8000ff0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	e750      	b.n	8000e9a <__udivmoddi4+0xa6>
 8000ff8:	f1c2 0320 	rsb	r3, r2, #32
 8000ffc:	fa20 f103 	lsr.w	r1, r0, r3
 8001000:	fa0c fc02 	lsl.w	ip, ip, r2
 8001004:	fa24 f303 	lsr.w	r3, r4, r3
 8001008:	4094      	lsls	r4, r2
 800100a:	430c      	orrs	r4, r1
 800100c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001010:	fa00 fe02 	lsl.w	lr, r0, r2
 8001014:	fa1f f78c 	uxth.w	r7, ip
 8001018:	fbb3 f0f8 	udiv	r0, r3, r8
 800101c:	fb08 3110 	mls	r1, r8, r0, r3
 8001020:	0c23      	lsrs	r3, r4, #16
 8001022:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001026:	fb00 f107 	mul.w	r1, r0, r7
 800102a:	4299      	cmp	r1, r3
 800102c:	d908      	bls.n	8001040 <__udivmoddi4+0x24c>
 800102e:	eb1c 0303 	adds.w	r3, ip, r3
 8001032:	f100 36ff 	add.w	r6, r0, #4294967295
 8001036:	d22c      	bcs.n	8001092 <__udivmoddi4+0x29e>
 8001038:	4299      	cmp	r1, r3
 800103a:	d92a      	bls.n	8001092 <__udivmoddi4+0x29e>
 800103c:	3802      	subs	r0, #2
 800103e:	4463      	add	r3, ip
 8001040:	1a5b      	subs	r3, r3, r1
 8001042:	b2a4      	uxth	r4, r4
 8001044:	fbb3 f1f8 	udiv	r1, r3, r8
 8001048:	fb08 3311 	mls	r3, r8, r1, r3
 800104c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001050:	fb01 f307 	mul.w	r3, r1, r7
 8001054:	42a3      	cmp	r3, r4
 8001056:	d908      	bls.n	800106a <__udivmoddi4+0x276>
 8001058:	eb1c 0404 	adds.w	r4, ip, r4
 800105c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001060:	d213      	bcs.n	800108a <__udivmoddi4+0x296>
 8001062:	42a3      	cmp	r3, r4
 8001064:	d911      	bls.n	800108a <__udivmoddi4+0x296>
 8001066:	3902      	subs	r1, #2
 8001068:	4464      	add	r4, ip
 800106a:	1ae4      	subs	r4, r4, r3
 800106c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001070:	e739      	b.n	8000ee6 <__udivmoddi4+0xf2>
 8001072:	4604      	mov	r4, r0
 8001074:	e6f0      	b.n	8000e58 <__udivmoddi4+0x64>
 8001076:	4608      	mov	r0, r1
 8001078:	e706      	b.n	8000e88 <__udivmoddi4+0x94>
 800107a:	45c8      	cmp	r8, r9
 800107c:	d2ae      	bcs.n	8000fdc <__udivmoddi4+0x1e8>
 800107e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001082:	eb63 0c07 	sbc.w	ip, r3, r7
 8001086:	3801      	subs	r0, #1
 8001088:	e7a8      	b.n	8000fdc <__udivmoddi4+0x1e8>
 800108a:	4631      	mov	r1, r6
 800108c:	e7ed      	b.n	800106a <__udivmoddi4+0x276>
 800108e:	4603      	mov	r3, r0
 8001090:	e799      	b.n	8000fc6 <__udivmoddi4+0x1d2>
 8001092:	4630      	mov	r0, r6
 8001094:	e7d4      	b.n	8001040 <__udivmoddi4+0x24c>
 8001096:	46d6      	mov	lr, sl
 8001098:	e77f      	b.n	8000f9a <__udivmoddi4+0x1a6>
 800109a:	4463      	add	r3, ip
 800109c:	3802      	subs	r0, #2
 800109e:	e74d      	b.n	8000f3c <__udivmoddi4+0x148>
 80010a0:	4606      	mov	r6, r0
 80010a2:	4623      	mov	r3, r4
 80010a4:	4608      	mov	r0, r1
 80010a6:	e70f      	b.n	8000ec8 <__udivmoddi4+0xd4>
 80010a8:	3e02      	subs	r6, #2
 80010aa:	4463      	add	r3, ip
 80010ac:	e730      	b.n	8000f10 <__udivmoddi4+0x11c>
 80010ae:	bf00      	nop

080010b0 <__aeabi_idiv0>:
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop

080010b4 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 80010bc:	2305      	movs	r3, #5
 80010be:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f001 facb 	bl	8002660 <null_ptr_check>
 80010ca:	4603      	mov	r3, r0
 80010cc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 80010ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d133      	bne.n	800113e <bme280_init+0x8a>
		while (try_count) {
 80010d6:	e028      	b.n	800112a <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 80010d8:	f107 010d 	add.w	r1, r7, #13
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2201      	movs	r2, #1
 80010e0:	20d0      	movs	r0, #208	@ 0xd0
 80010e2:	f000 f832 	bl	800114a <bme280_get_regs>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d114      	bne.n	800111c <bme280_init+0x68>
 80010f2:	7b7b      	ldrb	r3, [r7, #13]
 80010f4:	2b60      	cmp	r3, #96	@ 0x60
 80010f6:	d111      	bne.n	800111c <bme280_init+0x68>
				dev->chip_id = chip_id;
 80010f8:	7b7a      	ldrb	r2, [r7, #13]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f000 f978 	bl	80013f4 <bme280_soft_reset>
 8001104:	4603      	mov	r3, r0
 8001106:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8001108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d110      	bne.n	8001132 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f001 f919 	bl	8002348 <get_calib_data>
 8001116:	4603      	mov	r3, r0
 8001118:	73fb      	strb	r3, [r7, #15]
				}
				break;
 800111a:	e00a      	b.n	8001132 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	2001      	movs	r0, #1
 8001122:	4798      	blx	r3
			--try_count;
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	3b01      	subs	r3, #1
 8001128:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 800112a:	7bbb      	ldrb	r3, [r7, #14]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1d3      	bne.n	80010d8 <bme280_init+0x24>
 8001130:	e000      	b.n	8001134 <bme280_init+0x80>
				break;
 8001132:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 800113a:	23fe      	movs	r3, #254	@ 0xfe
 800113c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800113e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800114a:	b590      	push	{r4, r7, lr}
 800114c:	b087      	sub	sp, #28
 800114e:	af00      	add	r7, sp, #0
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4603      	mov	r3, r0
 8001156:	73fb      	strb	r3, [r7, #15]
 8001158:	4613      	mov	r3, r2
 800115a:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f001 fa7f 	bl	8002660 <null_ptr_check>
 8001162:	4603      	mov	r3, r0
 8001164:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001166:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d117      	bne.n	800119e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	789b      	ldrb	r3, [r3, #2]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d003      	beq.n	800117e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800117c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685c      	ldr	r4, [r3, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7858      	ldrb	r0, [r3, #1]
 8001186:	89bb      	ldrh	r3, [r7, #12]
 8001188:	7bf9      	ldrb	r1, [r7, #15]
 800118a:	68ba      	ldr	r2, [r7, #8]
 800118c:	47a0      	blx	r4
 800118e:	4603      	mov	r3, r0
 8001190:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001192:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800119a:	23fc      	movs	r3, #252	@ 0xfc
 800119c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800119e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	371c      	adds	r7, #28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd90      	pop	{r4, r7, pc}

080011aa <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 80011aa:	b590      	push	{r4, r7, lr}
 80011ac:	b08d      	sub	sp, #52	@ 0x34
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	60f8      	str	r0, [r7, #12]
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	603b      	str	r3, [r7, #0]
 80011b6:	4613      	mov	r3, r2
 80011b8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b0a      	cmp	r3, #10
 80011be:	d901      	bls.n	80011c4 <bme280_set_regs+0x1a>
		len = 10;
 80011c0:	230a      	movs	r3, #10
 80011c2:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011c4:	6838      	ldr	r0, [r7, #0]
 80011c6:	f001 fa4b 	bl	8002660 <null_ptr_check>
 80011ca:	4603      	mov	r3, r0
 80011cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 80011d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d156      	bne.n	8001286 <bme280_set_regs+0xdc>
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d053      	beq.n	8001286 <bme280_set_regs+0xdc>
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d050      	beq.n	8001286 <bme280_set_regs+0xdc>
		if (len != 0) {
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d049      	beq.n	800127e <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	789b      	ldrb	r3, [r3, #2]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d01a      	beq.n	800122e <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011fe:	e011      	b.n	8001224 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001200:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	4413      	add	r3, r2
 8001208:	781a      	ldrb	r2, [r3, #0]
 800120a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800120e:	68f9      	ldr	r1, [r7, #12]
 8001210:	440b      	add	r3, r1
 8001212:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800121a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800121e:	3301      	adds	r3, #1
 8001220:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001224:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	429a      	cmp	r2, r3
 800122c:	d3e8      	bcc.n	8001200 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d90d      	bls.n	8001250 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	f107 0114 	add.w	r1, r7, #20
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	68f8      	ldr	r0, [r7, #12]
 800123e:	f001 f8c8 	bl	80023d2 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	b29b      	uxth	r3, r3
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	b29b      	uxth	r3, r3
 800124a:	3b01      	subs	r3, #1
 800124c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800124e:	e001      	b.n	8001254 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	689c      	ldr	r4, [r3, #8]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	7858      	ldrb	r0, [r3, #1]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	7819      	ldrb	r1, [r3, #0]
 8001260:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001262:	f107 0214 	add.w	r2, r7, #20
 8001266:	47a0      	blx	r4
 8001268:	4603      	mov	r3, r0
 800126a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800126e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00b      	beq.n	800128e <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 8001276:	23fc      	movs	r3, #252	@ 0xfc
 8001278:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 800127c:	e007      	b.n	800128e <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800127e:	23fd      	movs	r3, #253	@ 0xfd
 8001280:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 8001284:	e003      	b.n	800128e <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001286:	23ff      	movs	r3, #255	@ 0xff
 8001288:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800128c:	e000      	b.n	8001290 <bme280_set_regs+0xe6>
		if (len != 0) {
 800128e:	bf00      	nop
	}


	return rslt;
 8001290:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001294:	4618      	mov	r0, r3
 8001296:	3734      	adds	r7, #52	@ 0x34
 8001298:	46bd      	mov	sp, r7
 800129a:	bd90      	pop	{r4, r7, pc}

0800129c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	6039      	str	r1, [r7, #0]
 80012a6:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012a8:	6838      	ldr	r0, [r7, #0]
 80012aa:	f001 f9d9 	bl	8002660 <null_ptr_check>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d13f      	bne.n	800133a <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80012ba:	f107 030e 	add.w	r3, r7, #14
 80012be:	6839      	ldr	r1, [r7, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f874 	bl	80013ae <bme280_get_sensor_mode>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80012ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d107      	bne.n	80012e2 <bme280_set_sensor_settings+0x46>
 80012d2:	7bbb      	ldrb	r3, [r7, #14]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d004      	beq.n	80012e2 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80012d8:	6838      	ldr	r0, [r7, #0]
 80012da:	f000 fb36 	bl	800194a <put_device_to_sleep>
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80012e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d127      	bne.n	800133a <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4619      	mov	r1, r3
 80012ee:	2007      	movs	r0, #7
 80012f0:	f001 f99a 	bl	8002628 <are_settings_changed>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d009      	beq.n	800130e <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 f972 	bl	80015ee <set_osr_settings>
 800130a:	4603      	mov	r3, r0
 800130c:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 800130e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d111      	bne.n	800133a <bme280_set_sensor_settings+0x9e>
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4619      	mov	r1, r3
 800131a:	2018      	movs	r0, #24
 800131c:	f001 f984 	bl	8002628 <are_settings_changed>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d009      	beq.n	800133a <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 f9f9 	bl	8001728 <set_filter_standby_settings>
 8001336:	4603      	mov	r3, r0
 8001338:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 800133a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b084      	sub	sp, #16
 800134a:	af00      	add	r7, sp, #0
 800134c:	4603      	mov	r3, r0
 800134e:	6039      	str	r1, [r7, #0]
 8001350:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001352:	6838      	ldr	r0, [r7, #0]
 8001354:	f001 f984 	bl	8002660 <null_ptr_check>
 8001358:	4603      	mov	r3, r0
 800135a:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800135c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d11e      	bne.n	80013a2 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001364:	f107 030e 	add.w	r3, r7, #14
 8001368:	6839      	ldr	r1, [r7, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f81f 	bl	80013ae <bme280_get_sensor_mode>
 8001370:	4603      	mov	r3, r0
 8001372:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d107      	bne.n	800138c <bme280_set_sensor_mode+0x46>
 800137c:	7bbb      	ldrb	r3, [r7, #14]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d004      	beq.n	800138c <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8001382:	6838      	ldr	r0, [r7, #0]
 8001384:	f000 fae1 	bl	800194a <put_device_to_sleep>
 8001388:	4603      	mov	r3, r0
 800138a:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 800138c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d106      	bne.n	80013a2 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	6839      	ldr	r1, [r7, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 faa3 	bl	80018e4 <write_power_mode>
 800139e:	4603      	mov	r3, r0
 80013a0:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80013a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80013b8:	6838      	ldr	r0, [r7, #0]
 80013ba:	f001 f951 	bl	8002660 <null_ptr_check>
 80013be:	4603      	mov	r3, r0
 80013c0:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80013c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10e      	bne.n	80013e8 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	2201      	movs	r2, #1
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	20f4      	movs	r0, #244	@ 0xf4
 80013d2:	f7ff feba 	bl	800114a <bme280_get_regs>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	f003 0303 	and.w	r3, r3, #3
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80013e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80013fc:	23e0      	movs	r3, #224	@ 0xe0
 80013fe:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8001400:	23b6      	movs	r3, #182	@ 0xb6
 8001402:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f001 f92b 	bl	8002660 <null_ptr_check>
 800140a:	4603      	mov	r3, r0
 800140c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800140e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10d      	bne.n	8001432 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001416:	f107 010d 	add.w	r1, r7, #13
 800141a:	f107 000e 	add.w	r0, r7, #14
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2201      	movs	r2, #1
 8001422:	f7ff fec2 	bl	80011aa <bme280_set_regs>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	2002      	movs	r0, #2
 8001430:	4798      	blx	r3
	}

	return rslt;
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b08a      	sub	sp, #40	@ 0x28
 8001442:	af00      	add	r7, sp, #0
 8001444:	4603      	mov	r3, r0
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
 800144a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
 8001450:	2300      	movs	r3, #0
 8001452:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f001 f8fd 	bl	8002660 <null_ptr_check>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 800146c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001470:	2b00      	cmp	r3, #0
 8001472:	d124      	bne.n	80014be <bme280_get_sensor_data+0x80>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d021      	beq.n	80014be <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800147a:	f107 011c 	add.w	r1, r7, #28
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2208      	movs	r2, #8
 8001482:	20f7      	movs	r0, #247	@ 0xf7
 8001484:	f7ff fe61 	bl	800114a <bme280_get_regs>
 8001488:	4603      	mov	r3, r0
 800148a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 800148e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001492:	2b00      	cmp	r3, #0
 8001494:	d116      	bne.n	80014c4 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001496:	f107 0210 	add.w	r2, r7, #16
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	4611      	mov	r1, r2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f000 f815 	bl	80014d0 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3310      	adds	r3, #16
 80014aa:	f107 0110 	add.w	r1, r7, #16
 80014ae:	7bf8      	ldrb	r0, [r7, #15]
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	f000 f853 	bl	800155c <bme280_compensate_data>
 80014b6:	4603      	mov	r3, r0
 80014b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80014bc:	e002      	b.n	80014c4 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014be:	23ff      	movs	r3, #255	@ 0xff
 80014c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 80014c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3728      	adds	r7, #40	@ 0x28
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	031b      	lsls	r3, r3, #12
 80014e0:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3301      	adds	r3, #1
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3302      	adds	r3, #2
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	091b      	lsrs	r3, r3, #4
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	431a      	orrs	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	431a      	orrs	r2, r3
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3303      	adds	r3, #3
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	031b      	lsls	r3, r3, #12
 800150e:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3304      	adds	r3, #4
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	011b      	lsls	r3, r3, #4
 8001518:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3305      	adds	r3, #5
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	091b      	lsrs	r3, r3, #4
 8001522:	b2db      	uxtb	r3, r3
 8001524:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	431a      	orrs	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	431a      	orrs	r2, r3
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3306      	adds	r3, #6
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3307      	adds	r3, #7
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	431a      	orrs	r2, r3
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	609a      	str	r2, [r3, #8]
}
 8001550:	bf00      	nop
 8001552:	371c      	adds	r7, #28
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	4603      	mov	r3, r0
 800156a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 800156c:	2300      	movs	r3, #0
 800156e:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d033      	beq.n	80015de <bme280_compensate_data+0x82>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d030      	beq.n	80015de <bme280_compensate_data+0x82>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d02d      	beq.n	80015de <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	2b00      	cmp	r3, #0
 800159c:	d006      	beq.n	80015ac <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800159e:	6839      	ldr	r1, [r7, #0]
 80015a0:	68b8      	ldr	r0, [r7, #8]
 80015a2:	f000 fa1f 	bl	80019e4 <compensate_temperature>
 80015a6:	4602      	mov	r2, r0
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d006      	beq.n	80015c4 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80015b6:	6839      	ldr	r1, [r7, #0]
 80015b8:	68b8      	ldr	r0, [r7, #8]
 80015ba:	f000 fa75 	bl	8001aa8 <compensate_pressure>
 80015be:	4602      	mov	r2, r0
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	f003 0304 	and.w	r3, r3, #4
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d009      	beq.n	80015e2 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80015ce:	6839      	ldr	r1, [r7, #0]
 80015d0:	68b8      	ldr	r0, [r7, #8]
 80015d2:	f000 fe0d 	bl	80021f0 <compensate_humidity>
 80015d6:	4602      	mov	r2, r0
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 80015dc:	e001      	b.n	80015e2 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80015de:	23ff      	movs	r3, #255	@ 0xff
 80015e0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b086      	sub	sp, #24
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	4603      	mov	r3, r0
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
 80015fa:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80015fc:	2301      	movs	r3, #1
 80015fe:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	f003 0304 	and.w	r3, r3, #4
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	68b8      	ldr	r0, [r7, #8]
 800160e:	f000 f815 	bl	800163c <set_osr_humidity_settings>
 8001612:	4603      	mov	r3, r0
 8001614:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b00      	cmp	r3, #0
 800161e:	d007      	beq.n	8001630 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f842 	bl	80016b0 <set_osr_press_temp_settings>
 800162c:	4603      	mov	r3, r0
 800162e:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8001630:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001646:	23f2      	movs	r3, #242	@ 0xf2
 8001648:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	789b      	ldrb	r3, [r3, #2]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	b2db      	uxtb	r3, r3
 8001654:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001656:	f107 010e 	add.w	r1, r7, #14
 800165a:	f107 000c 	add.w	r0, r7, #12
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	2201      	movs	r2, #1
 8001662:	f7ff fda2 	bl	80011aa <bme280_set_regs>
 8001666:	4603      	mov	r3, r0
 8001668:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800166a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d118      	bne.n	80016a4 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001672:	23f4      	movs	r3, #244	@ 0xf4
 8001674:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001676:	7b38      	ldrb	r0, [r7, #12]
 8001678:	f107 010d 	add.w	r1, r7, #13
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2201      	movs	r2, #1
 8001680:	f7ff fd63 	bl	800114a <bme280_get_regs>
 8001684:	4603      	mov	r3, r0
 8001686:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d109      	bne.n	80016a4 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001690:	f107 010d 	add.w	r1, r7, #13
 8001694:	f107 000c 	add.w	r0, r7, #12
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	2201      	movs	r2, #1
 800169c:	f7ff fd85 	bl	80011aa <bme280_set_regs>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80016a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
 80016bc:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80016be:	23f4      	movs	r3, #244	@ 0xf4
 80016c0:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80016c2:	7db8      	ldrb	r0, [r7, #22]
 80016c4:	f107 0115 	add.w	r1, r7, #21
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f7ff fd3d 	bl	800114a <bme280_get_regs>
 80016d0:	4603      	mov	r3, r0
 80016d2:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80016d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d11f      	bne.n	800171c <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80016e6:	f107 0315 	add.w	r3, r7, #21
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f000 f88e 	bl	800180e <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80016fc:	f107 0315 	add.w	r3, r7, #21
 8001700:	68b9      	ldr	r1, [r7, #8]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f8a0 	bl	8001848 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001708:	f107 0115 	add.w	r1, r7, #21
 800170c:	f107 0016 	add.w	r0, r7, #22
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f7ff fd49 	bl	80011aa <bme280_set_regs>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800171c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001736:	23f5      	movs	r3, #245	@ 0xf5
 8001738:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800173a:	7db8      	ldrb	r0, [r7, #22]
 800173c:	f107 0115 	add.w	r1, r7, #21
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2201      	movs	r2, #1
 8001744:	f7ff fd01 	bl	800114a <bme280_get_regs>
 8001748:	4603      	mov	r3, r0
 800174a:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800174c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d11f      	bne.n	8001794 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	2b00      	cmp	r3, #0
 800175c:	d005      	beq.n	800176a <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 800175e:	f107 0315 	add.w	r3, r7, #21
 8001762:	68b9      	ldr	r1, [r7, #8]
 8001764:	4618      	mov	r0, r3
 8001766:	f000 f81b 	bl	80017a0 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	f003 0310 	and.w	r3, r3, #16
 8001770:	2b00      	cmp	r3, #0
 8001772:	d005      	beq.n	8001780 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001774:	f107 0315 	add.w	r3, r7, #21
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	4618      	mov	r0, r3
 800177c:	f000 f82d 	bl	80017da <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001780:	f107 0115 	add.w	r1, r7, #21
 8001784:	f107 0016 	add.w	r0, r7, #22
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f7ff fd0d 	bl	80011aa <bme280_set_regs>
 8001790:	4603      	mov	r3, r0
 8001792:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	f023 031c 	bic.w	r3, r3, #28
 80017b4:	b25a      	sxtb	r2, r3
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	78db      	ldrb	r3, [r3, #3]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	f003 031c 	and.w	r3, r3, #28
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b25b      	sxtb	r3, r3
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f003 031f 	and.w	r3, r3, #31
 80017ee:	b25a      	sxtb	r2, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	791b      	ldrb	r3, [r3, #4]
 80017f4:	015b      	lsls	r3, r3, #5
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	4313      	orrs	r3, r2
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	701a      	strb	r2, [r3, #0]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f023 031c 	bic.w	r3, r3, #28
 8001822:	b25a      	sxtb	r2, r3
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	b25b      	sxtb	r3, r3
 800182c:	f003 031c 	and.w	r3, r3, #28
 8001830:	b25b      	sxtb	r3, r3
 8001832:	4313      	orrs	r3, r2
 8001834:	b25b      	sxtb	r3, r3
 8001836:	b2da      	uxtb	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	701a      	strb	r2, [r3, #0]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	b25b      	sxtb	r3, r3
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	b25a      	sxtb	r2, r3
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	785b      	ldrb	r3, [r3, #1]
 8001862:	015b      	lsls	r3, r3, #5
 8001864:	b25b      	sxtb	r3, r3
 8001866:	4313      	orrs	r3, r2
 8001868:	b25b      	sxtb	r3, r3
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	701a      	strb	r2, [r3, #0]
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	b2da      	uxtb	r2, r3
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3302      	adds	r3, #2
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	109b      	asrs	r3, r3, #2
 800189c:	b2db      	uxtb	r3, r3
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3302      	adds	r3, #2
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3303      	adds	r3, #3
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	109b      	asrs	r3, r3, #2
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3303      	adds	r3, #3
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	095b      	lsrs	r3, r3, #5
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	711a      	strb	r2, [r3, #4]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80018f0:	23f4      	movs	r3, #244	@ 0xf4
 80018f2:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80018f4:	7bb8      	ldrb	r0, [r7, #14]
 80018f6:	f107 010d 	add.w	r1, r7, #13
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	2201      	movs	r2, #1
 80018fe:	f7ff fc24 	bl	800114a <bme280_get_regs>
 8001902:	4603      	mov	r3, r0
 8001904:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d117      	bne.n	800193e <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800190e:	7b7b      	ldrb	r3, [r7, #13]
 8001910:	b25b      	sxtb	r3, r3
 8001912:	f023 0303 	bic.w	r3, r3, #3
 8001916:	b25a      	sxtb	r2, r3
 8001918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	b25b      	sxtb	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	b25b      	sxtb	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800192a:	f107 010d 	add.w	r1, r7, #13
 800192e:	f107 000e 	add.w	r0, r7, #14
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	2201      	movs	r2, #1
 8001936:	f7ff fc38 	bl	80011aa <bme280_set_regs>
 800193a:	4603      	mov	r3, r0
 800193c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800193e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b086      	sub	sp, #24
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001952:	f107 0110 	add.w	r1, r7, #16
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2204      	movs	r2, #4
 800195a:	20f2      	movs	r0, #242	@ 0xf2
 800195c:	f7ff fbf5 	bl	800114a <bme280_get_regs>
 8001960:	4603      	mov	r3, r0
 8001962:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001964:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d118      	bne.n	800199e <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 800196c:	f107 0208 	add.w	r2, r7, #8
 8001970:	f107 0310 	add.w	r3, r7, #16
 8001974:	4611      	mov	r1, r2
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff ff80 	bl	800187c <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7ff fd39 	bl	80013f4 <bme280_soft_reset>
 8001982:	4603      	mov	r3, r0
 8001984:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001986:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d107      	bne.n	800199e <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4618      	mov	r0, r3
 8001996:	f000 f808 	bl	80019aa <reload_device_settings>
 800199a:	4603      	mov	r3, r0
 800199c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800199e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b084      	sub	sp, #16
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	201f      	movs	r0, #31
 80019ba:	f7ff fe18 	bl	80015ee <set_osr_settings>
 80019be:	4603      	mov	r3, r0
 80019c0:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80019c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d106      	bne.n	80019d8 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	6879      	ldr	r1, [r7, #4]
 80019ce:	201f      	movs	r0, #31
 80019d0:	f7ff feaa 	bl	8001728 <set_filter_standby_settings>
 80019d4:	4603      	mov	r3, r0
 80019d6:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80019d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80019ee:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <compensate_temperature+0xc0>)
 80019f0:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80019f2:	f242 1334 	movw	r3, #8500	@ 0x2134
 80019f6:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	08db      	lsrs	r3, r3, #3
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	8812      	ldrh	r2, [r2, #0]
 8001a02:	0052      	lsls	r2, r2, #1
 8001a04:	1a9b      	subs	r3, r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	fb02 f303 	mul.w	r3, r2, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	da01      	bge.n	8001a1e <compensate_temperature+0x3a>
 8001a1a:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001a1e:	12db      	asrs	r3, r3, #11
 8001a20:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	091b      	lsrs	r3, r3, #4
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	8812      	ldrh	r2, [r2, #0]
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	fb03 f303 	mul.w	r3, r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	da01      	bge.n	8001a3e <compensate_temperature+0x5a>
 8001a3a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001a3e:	131b      	asrs	r3, r3, #12
 8001a40:	461a      	mov	r2, r3
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a48:	fb02 f303 	mul.w	r3, r2, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	da02      	bge.n	8001a56 <compensate_temperature+0x72>
 8001a50:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001a54:	333f      	adds	r3, #63	@ 0x3f
 8001a56:	139b      	asrs	r3, r3, #14
 8001a58:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	441a      	add	r2, r3
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a68:	4613      	mov	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3380      	adds	r3, #128	@ 0x80
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	da00      	bge.n	8001a76 <compensate_temperature+0x92>
 8001a74:	33ff      	adds	r3, #255	@ 0xff
 8001a76:	121b      	asrs	r3, r3, #8
 8001a78:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001a7a:	69fa      	ldr	r2, [r7, #28]
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	da02      	bge.n	8001a88 <compensate_temperature+0xa4>
		temperature = temperature_min;
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	61fb      	str	r3, [r7, #28]
 8001a86:	e005      	b.n	8001a94 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 8001a88:	69fa      	ldr	r2, [r7, #28]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dd01      	ble.n	8001a94 <compensate_temperature+0xb0>
		temperature = temperature_max;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001a94:	69fb      	ldr	r3, [r7, #28]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3724      	adds	r7, #36	@ 0x24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	fffff060 	.word	0xfffff060

08001aa8 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001aac:	b0ea      	sub	sp, #424	@ 0x1a8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8001ab4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001ab8:	4bbf      	ldr	r3, [pc, #764]	@ (8001db8 <compensate_pressure+0x310>)
 8001aba:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
	uint32_t pressure_max = 11000000;
 8001abe:	4bbf      	ldr	r3, [pc, #764]	@ (8001dbc <compensate_pressure+0x314>)
 8001ac0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001ac4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aca:	17da      	asrs	r2, r3, #31
 8001acc:	4698      	mov	r8, r3
 8001ace:	4691      	mov	r9, r2
 8001ad0:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 8001ad4:	f149 3bff 	adc.w	fp, r9, #4294967295
 8001ad8:	e9c7 ab64 	strd	sl, fp, [r7, #400]	@ 0x190
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001adc:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001ae0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ae4:	fb03 f102 	mul.w	r1, r3, r2
 8001ae8:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001aec:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001af0:	fb02 f303 	mul.w	r3, r2, r3
 8001af4:	18ca      	adds	r2, r1, r3
 8001af6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001afa:	fba3 4503 	umull	r4, r5, r3, r3
 8001afe:	1953      	adds	r3, r2, r5
 8001b00:	461d      	mov	r5, r3
 8001b02:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b06:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001b12:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8001b16:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	fb03 f205 	mul.w	r2, r3, r5
 8001b20:	460b      	mov	r3, r1
 8001b22:	fb04 f303 	mul.w	r3, r4, r3
 8001b26:	4413      	add	r3, r2
 8001b28:	4602      	mov	r2, r0
 8001b2a:	fba4 1202 	umull	r1, r2, r4, r2
 8001b2e:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 8001b32:	460a      	mov	r2, r1
 8001b34:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 8001b38:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001b42:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 8001b46:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
 8001b4a:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001b4e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b52:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	17da      	asrs	r2, r3, #31
 8001b5a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001b5e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001b62:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b66:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8001b6a:	462a      	mov	r2, r5
 8001b6c:	fb02 f203 	mul.w	r2, r2, r3
 8001b70:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001b74:	4621      	mov	r1, r4
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	441a      	add	r2, r3
 8001b7c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b80:	4621      	mov	r1, r4
 8001b82:	fba3 1301 	umull	r1, r3, r3, r1
 8001b86:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001b90:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	@ 0x168
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	0459      	lsls	r1, r3, #17
 8001baa:	4623      	mov	r3, r4
 8001bac:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	0458      	lsls	r0, r3, #17
 8001bb4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001bb8:	1814      	adds	r4, r2, r0
 8001bba:	f8c7 40a8 	str.w	r4, [r7, #168]	@ 0xa8
 8001bbe:	414b      	adcs	r3, r1
 8001bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001bc4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001bc8:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001bcc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bd0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	17da      	asrs	r2, r3, #31
 8001bd8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001bdc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001be0:	f04f 0000 	mov.w	r0, #0
 8001be4:	f04f 0100 	mov.w	r1, #0
 8001be8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001bec:	00d9      	lsls	r1, r3, #3
 8001bee:	2000      	movs	r0, #0
 8001bf0:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001bf4:	1814      	adds	r4, r2, r0
 8001bf6:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001bfa:	414b      	adcs	r3, r1
 8001bfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001c00:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001c04:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001c08:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001c0c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c10:	fb03 f102 	mul.w	r1, r3, r2
 8001c14:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001c18:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c1c:	fb02 f303 	mul.w	r3, r2, r3
 8001c20:	18ca      	adds	r2, r1, r3
 8001c22:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c26:	fba3 1303 	umull	r1, r3, r3, r3
 8001c2a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c2e:	460b      	mov	r3, r1
 8001c30:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001c34:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001c38:	18d3      	adds	r3, r2, r3
 8001c3a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c3e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c42:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c46:	b21b      	sxth	r3, r3
 8001c48:	17da      	asrs	r2, r3, #31
 8001c4a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001c4e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001c52:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001c56:	462b      	mov	r3, r5
 8001c58:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	@ 0x108
 8001c5c:	4642      	mov	r2, r8
 8001c5e:	fb02 f203 	mul.w	r2, r2, r3
 8001c62:	464b      	mov	r3, r9
 8001c64:	4621      	mov	r1, r4
 8001c66:	fb01 f303 	mul.w	r3, r1, r3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	4622      	mov	r2, r4
 8001c6e:	4641      	mov	r1, r8
 8001c70:	fba2 1201 	umull	r1, r2, r2, r1
 8001c74:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001c78:	460a      	mov	r2, r1
 8001c7a:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001c7e:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001c82:	4413      	add	r3, r2
 8001c84:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001c88:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	da09      	bge.n	8001ca4 <compensate_pressure+0x1fc>
 8001c90:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001c94:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001c98:	f143 0300 	adc.w	r3, r3, #0
 8001c9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001ca0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001ca4:	f04f 0000 	mov.w	r0, #0
 8001ca8:	f04f 0100 	mov.w	r1, #0
 8001cac:	0a10      	lsrs	r0, r2, #8
 8001cae:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001cb2:	1219      	asrs	r1, r3, #8
 8001cb4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001cb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001cbc:	b21b      	sxth	r3, r3
 8001cbe:	17da      	asrs	r2, r3, #31
 8001cc0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001cc4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001cc8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ccc:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001cd0:	464a      	mov	r2, r9
 8001cd2:	fb02 f203 	mul.w	r2, r2, r3
 8001cd6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001cda:	4644      	mov	r4, r8
 8001cdc:	fb04 f303 	mul.w	r3, r4, r3
 8001ce0:	441a      	add	r2, r3
 8001ce2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ce6:	4644      	mov	r4, r8
 8001ce8:	fba3 4304 	umull	r4, r3, r3, r4
 8001cec:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001cf0:	4623      	mov	r3, r4
 8001cf2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001cf6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001cfa:	18d3      	adds	r3, r2, r3
 8001cfc:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001d0c:	464c      	mov	r4, r9
 8001d0e:	0323      	lsls	r3, r4, #12
 8001d10:	4644      	mov	r4, r8
 8001d12:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001d16:	4644      	mov	r4, r8
 8001d18:	0322      	lsls	r2, r4, #12
 8001d1a:	1884      	adds	r4, r0, r2
 8001d1c:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001d20:	eb41 0303 	adc.w	r3, r1, r3
 8001d24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d28:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001d2c:	e9c7 3464 	strd	r3, r4, [r7, #400]	@ 0x190
	var3 = ((int64_t)1) * 140737488355328;
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d38:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001d3c:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 8001d40:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001d44:	1884      	adds	r4, r0, r2
 8001d46:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8001d4a:	eb41 0303 	adc.w	r3, r1, r3
 8001d4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001d52:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001d56:	88db      	ldrh	r3, [r3, #6]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001d60:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001d64:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001d68:	462b      	mov	r3, r5
 8001d6a:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001d6e:	4642      	mov	r2, r8
 8001d70:	fb02 f203 	mul.w	r2, r2, r3
 8001d74:	464b      	mov	r3, r9
 8001d76:	4621      	mov	r1, r4
 8001d78:	fb01 f303 	mul.w	r3, r1, r3
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4622      	mov	r2, r4
 8001d80:	4641      	mov	r1, r8
 8001d82:	fba2 1201 	umull	r1, r2, r2, r1
 8001d86:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001d8a:	460a      	mov	r2, r1
 8001d8c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001d90:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001d94:	4413      	add	r3, r2
 8001d96:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001d9a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	da0e      	bge.n	8001dc0 <compensate_pressure+0x318>
 8001da2:	1e51      	subs	r1, r2, #1
 8001da4:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001da8:	f143 0301 	adc.w	r3, r3, #1
 8001dac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001db0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001db4:	e004      	b.n	8001dc0 <compensate_pressure+0x318>
 8001db6:	bf00      	nop
 8001db8:	002dc6c0 	.word	0x002dc6c0
 8001dbc:	00a7d8c0 	.word	0x00a7d8c0
 8001dc0:	f04f 0000 	mov.w	r0, #0
 8001dc4:	f04f 0100 	mov.w	r1, #0
 8001dc8:	1058      	asrs	r0, r3, #1
 8001dca:	17d9      	asrs	r1, r3, #31
 8001dcc:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001dd0:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	f000 81fc 	beq.w	80021d2 <compensate_pressure+0x72a>
		var4 = 1048576 - uncomp_data->pressure;
 8001dda:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001de4:	2200      	movs	r2, #0
 8001de6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001dea:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001dee:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001df2:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001df6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001dfa:	f04f 0000 	mov.w	r0, #0
 8001dfe:	f04f 0100 	mov.w	r1, #0
 8001e02:	07d9      	lsls	r1, r3, #31
 8001e04:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001e08:	07d0      	lsls	r0, r2, #31
 8001e0a:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001e0e:	1a84      	subs	r4, r0, r2
 8001e10:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001e14:	eb61 0303 	sbc.w	r3, r1, r3
 8001e18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001e1c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001e20:	4622      	mov	r2, r4
 8001e22:	462b      	mov	r3, r5
 8001e24:	1891      	adds	r1, r2, r2
 8001e26:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001e28:	415b      	adcs	r3, r3
 8001e2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001e2c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001e30:	4621      	mov	r1, r4
 8001e32:	1851      	adds	r1, r2, r1
 8001e34:	6739      	str	r1, [r7, #112]	@ 0x70
 8001e36:	4629      	mov	r1, r5
 8001e38:	414b      	adcs	r3, r1
 8001e3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001e48:	4649      	mov	r1, r9
 8001e4a:	018b      	lsls	r3, r1, #6
 8001e4c:	4641      	mov	r1, r8
 8001e4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e52:	4641      	mov	r1, r8
 8001e54:	018a      	lsls	r2, r1, #6
 8001e56:	4641      	mov	r1, r8
 8001e58:	1889      	adds	r1, r1, r2
 8001e5a:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001e5c:	4649      	mov	r1, r9
 8001e5e:	eb43 0101 	adc.w	r1, r3, r1
 8001e62:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001e70:	4649      	mov	r1, r9
 8001e72:	008b      	lsls	r3, r1, #2
 8001e74:	4641      	mov	r1, r8
 8001e76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e7a:	4641      	mov	r1, r8
 8001e7c:	008a      	lsls	r2, r1, #2
 8001e7e:	4610      	mov	r0, r2
 8001e80:	4619      	mov	r1, r3
 8001e82:	4603      	mov	r3, r0
 8001e84:	4622      	mov	r2, r4
 8001e86:	189b      	adds	r3, r3, r2
 8001e88:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	462a      	mov	r2, r5
 8001e8e:	eb42 0303 	adc.w	r3, r2, r3
 8001e92:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e94:	f04f 0200 	mov.w	r2, #0
 8001e98:	f04f 0300 	mov.w	r3, #0
 8001e9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001ea0:	4649      	mov	r1, r9
 8001ea2:	008b      	lsls	r3, r1, #2
 8001ea4:	4641      	mov	r1, r8
 8001ea6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001eaa:	4641      	mov	r1, r8
 8001eac:	008a      	lsls	r2, r1, #2
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4622      	mov	r2, r4
 8001eb6:	189b      	adds	r3, r3, r2
 8001eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001ebc:	462b      	mov	r3, r5
 8001ebe:	460a      	mov	r2, r1
 8001ec0:	eb42 0303 	adc.w	r3, r2, r3
 8001ec4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ec8:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001ed0:	f7fe fef2 	bl	8000cb8 <__aeabi_ldivmod>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001edc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ee0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	17da      	asrs	r2, r3, #31
 8001ee8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001eec:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ef0:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	da08      	bge.n	8001f0a <compensate_pressure+0x462>
 8001ef8:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001efc:	1851      	adds	r1, r2, r1
 8001efe:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001f00:	f143 0300 	adc.w	r3, r3, #0
 8001f04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f0a:	f04f 0000 	mov.w	r0, #0
 8001f0e:	f04f 0100 	mov.w	r1, #0
 8001f12:	0b50      	lsrs	r0, r2, #13
 8001f14:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f18:	1359      	asrs	r1, r3, #13
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001f22:	4629      	mov	r1, r5
 8001f24:	fb02 f001 	mul.w	r0, r2, r1
 8001f28:	4621      	mov	r1, r4
 8001f2a:	fb01 f103 	mul.w	r1, r1, r3
 8001f2e:	4401      	add	r1, r0
 8001f30:	4620      	mov	r0, r4
 8001f32:	fba0 2302 	umull	r2, r3, r0, r2
 8001f36:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001f40:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001f44:	18cb      	adds	r3, r1, r3
 8001f46:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001f4a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	da08      	bge.n	8001f64 <compensate_pressure+0x4bc>
 8001f52:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001f56:	1851      	adds	r1, r2, r1
 8001f58:	6539      	str	r1, [r7, #80]	@ 0x50
 8001f5a:	f143 0300 	adc.w	r3, r3, #0
 8001f5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001f64:	f04f 0000 	mov.w	r0, #0
 8001f68:	f04f 0100 	mov.w	r1, #0
 8001f6c:	0b50      	lsrs	r0, r2, #13
 8001f6e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f72:	1359      	asrs	r1, r3, #13
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001f7c:	4629      	mov	r1, r5
 8001f7e:	fb02 f001 	mul.w	r0, r2, r1
 8001f82:	4621      	mov	r1, r4
 8001f84:	fb01 f103 	mul.w	r1, r1, r3
 8001f88:	4401      	add	r1, r0
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	fba0 2302 	umull	r2, r3, r0, r2
 8001f90:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001f94:	4613      	mov	r3, r2
 8001f96:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001f9a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001f9e:	18cb      	adds	r3, r1, r3
 8001fa0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001fa4:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	da08      	bge.n	8001fbe <compensate_pressure+0x516>
 8001fac:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001fb0:	1851      	adds	r1, r2, r1
 8001fb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001fb4:	f143 0300 	adc.w	r3, r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001fbe:	f04f 0000 	mov.w	r0, #0
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	0e50      	lsrs	r0, r2, #25
 8001fc8:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001fcc:	1659      	asrs	r1, r3, #25
 8001fce:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001fd2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fd6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	17da      	asrs	r2, r3, #31
 8001fde:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001fe2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001fe6:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001fea:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001fee:	462a      	mov	r2, r5
 8001ff0:	fb02 f203 	mul.w	r2, r2, r3
 8001ff4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	fb01 f303 	mul.w	r3, r1, r3
 8001ffe:	441a      	add	r2, r3
 8002000:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8002004:	4621      	mov	r1, r4
 8002006:	fba3 1301 	umull	r1, r3, r3, r1
 800200a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800200e:	460b      	mov	r3, r1
 8002010:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002014:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002018:	18d3      	adds	r3, r2, r3
 800201a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800201e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8002022:	2b00      	cmp	r3, #0
 8002024:	da07      	bge.n	8002036 <compensate_pressure+0x58e>
 8002026:	4971      	ldr	r1, [pc, #452]	@ (80021ec <compensate_pressure+0x744>)
 8002028:	1851      	adds	r1, r2, r1
 800202a:	6439      	str	r1, [r7, #64]	@ 0x40
 800202c:	f143 0300 	adc.w	r3, r3, #0
 8002030:	647b      	str	r3, [r7, #68]	@ 0x44
 8002032:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002036:	f04f 0000 	mov.w	r0, #0
 800203a:	f04f 0100 	mov.w	r1, #0
 800203e:	0cd0      	lsrs	r0, r2, #19
 8002040:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8002044:	14d9      	asrs	r1, r3, #19
 8002046:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 800204a:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 800204e:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8002052:	1884      	adds	r4, r0, r2
 8002054:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8002058:	eb41 0303 	adc.w	r3, r1, r3
 800205c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002060:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8002064:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002068:	4621      	mov	r1, r4
 800206a:	1889      	adds	r1, r1, r2
 800206c:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8002070:	4629      	mov	r1, r5
 8002072:	eb43 0101 	adc.w	r1, r3, r1
 8002076:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 800207a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800207e:	2b00      	cmp	r3, #0
 8002080:	da07      	bge.n	8002092 <compensate_pressure+0x5ea>
 8002082:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002086:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002088:	f143 0300 	adc.w	r3, r3, #0
 800208c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800208e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002092:	f04f 0000 	mov.w	r0, #0
 8002096:	f04f 0100 	mov.w	r1, #0
 800209a:	0a10      	lsrs	r0, r2, #8
 800209c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80020a0:	1219      	asrs	r1, r3, #8
 80020a2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80020a6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	17da      	asrs	r2, r3, #31
 80020ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020b2:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	f04f 0300 	mov.w	r3, #0
 80020be:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80020c2:	464c      	mov	r4, r9
 80020c4:	0123      	lsls	r3, r4, #4
 80020c6:	4644      	mov	r4, r8
 80020c8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80020cc:	4644      	mov	r4, r8
 80020ce:	0122      	lsls	r2, r4, #4
 80020d0:	1884      	adds	r4, r0, r2
 80020d2:	633c      	str	r4, [r7, #48]	@ 0x30
 80020d4:	eb41 0303 	adc.w	r3, r1, r3
 80020d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80020da:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80020de:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 80020e2:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 80020e6:	0fd9      	lsrs	r1, r3, #31
 80020e8:	2000      	movs	r0, #0
 80020ea:	62b9      	str	r1, [r7, #40]	@ 0x28
 80020ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80020ee:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80020f2:	4621      	mov	r1, r4
 80020f4:	1889      	adds	r1, r1, r2
 80020f6:	6239      	str	r1, [r7, #32]
 80020f8:	4629      	mov	r1, r5
 80020fa:	eb43 0101 	adc.w	r1, r3, r1
 80020fe:	6279      	str	r1, [r7, #36]	@ 0x24
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	f04f 0300 	mov.w	r3, #0
 8002108:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800210c:	4621      	mov	r1, r4
 800210e:	084a      	lsrs	r2, r1, #1
 8002110:	4629      	mov	r1, r5
 8002112:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002116:	4629      	mov	r1, r5
 8002118:	104b      	asrs	r3, r1, #1
 800211a:	4610      	mov	r0, r2
 800211c:	4619      	mov	r1, r3
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	1894      	adds	r4, r2, r2
 8002124:	61bc      	str	r4, [r7, #24]
 8002126:	415b      	adcs	r3, r3
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800212e:	1814      	adds	r4, r2, r0
 8002130:	613c      	str	r4, [r7, #16]
 8002132:	414b      	adcs	r3, r1
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	f04f 0300 	mov.w	r3, #0
 800213e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002142:	464c      	mov	r4, r9
 8002144:	0163      	lsls	r3, r4, #5
 8002146:	4644      	mov	r4, r8
 8002148:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800214c:	4644      	mov	r4, r8
 800214e:	0162      	lsls	r2, r4, #5
 8002150:	4644      	mov	r4, r8
 8002152:	18a4      	adds	r4, r4, r2
 8002154:	60bc      	str	r4, [r7, #8]
 8002156:	464c      	mov	r4, r9
 8002158:	eb43 0404 	adc.w	r4, r3, r4
 800215c:	60fc      	str	r4, [r7, #12]
 800215e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002162:	4623      	mov	r3, r4
 8002164:	181b      	adds	r3, r3, r0
 8002166:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800216a:	462b      	mov	r3, r5
 800216c:	eb41 0303 	adc.w	r3, r1, r3
 8002170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002174:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002178:	2b00      	cmp	r3, #0
 800217a:	da07      	bge.n	800218c <compensate_pressure+0x6e4>
 800217c:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8002180:	6039      	str	r1, [r7, #0]
 8002182:	f143 0300 	adc.w	r3, r3, #0
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800218c:	f04f 0000 	mov.w	r0, #0
 8002190:	f04f 0100 	mov.w	r1, #0
 8002194:	09d0      	lsrs	r0, r2, #7
 8002196:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800219a:	11d9      	asrs	r1, r3, #7
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4613      	mov	r3, r2
 80021a2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

		if (pressure < pressure_min)
 80021a6:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80021aa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d204      	bcs.n	80021bc <compensate_pressure+0x714>
			pressure = pressure_min;
 80021b2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021b6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021ba:	e00e      	b.n	80021da <compensate_pressure+0x732>
		else if (pressure > pressure_max)
 80021bc:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80021c0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d908      	bls.n	80021da <compensate_pressure+0x732>
			pressure = pressure_max;
 80021c8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80021cc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021d0:	e003      	b.n	80021da <compensate_pressure+0x732>
	} else {
		pressure = pressure_min;
 80021d2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021d6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	}

	return pressure;
 80021da:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
}
 80021de:	4618      	mov	r0, r3
 80021e0:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021ea:	bf00      	nop
 80021ec:	0007ffff 	.word	0x0007ffff

080021f0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b08b      	sub	sp, #44	@ 0x2c
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 80021fa:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80021fe:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002204:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8002208:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	039b      	lsls	r3, r3, #14
 8002210:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002218:	051b      	lsls	r3, r3, #20
 800221a:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002222:	461a      	mov	r2, r3
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	fb02 f303 	mul.w	r3, r2, r3
 800222a:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	1ad2      	subs	r2, r2, r3
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800223a:	2b00      	cmp	r3, #0
 800223c:	da02      	bge.n	8002244 <compensate_humidity+0x54>
 800223e:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002242:	337f      	adds	r3, #127	@ 0x7f
 8002244:	13db      	asrs	r3, r3, #15
 8002246:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 800224e:	461a      	mov	r2, r3
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	fb02 f303 	mul.w	r3, r2, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	da01      	bge.n	800225e <compensate_humidity+0x6e>
 800225a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800225e:	129b      	asrs	r3, r3, #10
 8002260:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	7f1b      	ldrb	r3, [r3, #28]
 8002266:	461a      	mov	r2, r3
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	da01      	bge.n	8002276 <compensate_humidity+0x86>
 8002272:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8002276:	12db      	asrs	r3, r3, #11
 8002278:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	da01      	bge.n	800228e <compensate_humidity+0x9e>
 800228a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800228e:	129b      	asrs	r3, r3, #10
 8002290:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002294:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800229c:	461a      	mov	r2, r3
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	da02      	bge.n	80022b2 <compensate_humidity+0xc2>
 80022ac:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80022b0:	333f      	adds	r3, #63	@ 0x3f
 80022b2:	139b      	asrs	r3, r3, #14
 80022b4:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	da02      	bge.n	80022cc <compensate_humidity+0xdc>
 80022c6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80022ca:	337f      	adds	r3, #127	@ 0x7f
 80022cc:	13db      	asrs	r3, r3, #15
 80022ce:	461a      	mov	r2, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da02      	bge.n	80022dc <compensate_humidity+0xec>
 80022d6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80022da:	337f      	adds	r3, #127	@ 0x7f
 80022dc:	13db      	asrs	r3, r3, #15
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	da00      	bge.n	80022e8 <compensate_humidity+0xf8>
 80022e6:	337f      	adds	r3, #127	@ 0x7f
 80022e8:	11db      	asrs	r3, r3, #7
 80022ea:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	7e1b      	ldrb	r3, [r3, #24]
 80022f0:	461a      	mov	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	fb02 f303 	mul.w	r3, r2, r3
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	da00      	bge.n	80022fe <compensate_humidity+0x10e>
 80022fc:	330f      	adds	r3, #15
 80022fe:	111b      	asrs	r3, r3, #4
 8002300:	425b      	negs	r3, r3
 8002302:	461a      	mov	r2, r3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	4413      	add	r3, r2
 8002308:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002310:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002318:	bfa8      	it	ge
 800231a:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 800231e:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	da01      	bge.n	800232a <compensate_humidity+0x13a>
 8002326:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800232a:	131b      	asrs	r3, r3, #12
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 800232e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	429a      	cmp	r2, r3
 8002334:	d901      	bls.n	800233a <compensate_humidity+0x14a>
		humidity = humidity_max;
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 800233a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800233c:	4618      	mov	r0, r3
 800233e:	372c      	adds	r7, #44	@ 0x2c
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	@ 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002350:	2388      	movs	r3, #136	@ 0x88
 8002352:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	f107 0310 	add.w	r3, r7, #16
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	609a      	str	r2, [r3, #8]
 8002366:	60da      	str	r2, [r3, #12]
 8002368:	611a      	str	r2, [r3, #16]
 800236a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800236c:	f107 010c 	add.w	r1, r7, #12
 8002370:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	221a      	movs	r2, #26
 8002378:	f7fe fee7 	bl	800114a <bme280_get_regs>
 800237c:	4603      	mov	r3, r0
 800237e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 8002382:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002386:	2b00      	cmp	r3, #0
 8002388:	d11d      	bne.n	80023c6 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800238a:	f107 030c 	add.w	r3, r7, #12
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4618      	mov	r0, r3
 8002392:	f000 f84a 	bl	800242a <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002396:	23e1      	movs	r3, #225	@ 0xe1
 8002398:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800239c:	f107 010c 	add.w	r1, r7, #12
 80023a0:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2207      	movs	r2, #7
 80023a8:	f7fe fecf 	bl	800114a <bme280_get_regs>
 80023ac:	4603      	mov	r3, r0
 80023ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80023b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d105      	bne.n	80023c6 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80023ba:	f107 030c 	add.w	r3, r7, #12
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f000 f8e2 	bl	800258a <parse_humidity_calib_data>
		}
	}

	return rslt;
 80023c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3728      	adds	r7, #40	@ 0x28
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b087      	sub	sp, #28
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80023e0:	2301      	movs	r3, #1
 80023e2:	75fb      	strb	r3, [r7, #23]
 80023e4:	e016      	b.n	8002414 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80023e6:	7dfb      	ldrb	r3, [r7, #23]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	441a      	add	r2, r3
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	3b01      	subs	r3, #1
 80023f2:	68b9      	ldr	r1, [r7, #8]
 80023f4:	440b      	add	r3, r1
 80023f6:	7812      	ldrb	r2, [r2, #0]
 80023f8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80023fa:	7dfb      	ldrb	r3, [r7, #23]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	441a      	add	r2, r3
 8002400:	7dfb      	ldrb	r3, [r7, #23]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	4619      	mov	r1, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	440b      	add	r3, r1
 800240a:	7812      	ldrb	r2, [r2, #0]
 800240c:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 800240e:	7dfb      	ldrb	r3, [r7, #23]
 8002410:	3301      	adds	r3, #1
 8002412:	75fb      	strb	r3, [r7, #23]
 8002414:	7dfa      	ldrb	r2, [r7, #23]
 8002416:	78fb      	ldrb	r3, [r7, #3]
 8002418:	429a      	cmp	r2, r3
 800241a:	d3e4      	bcc.n	80023e6 <interleave_reg_addr+0x14>
	}
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	371c      	adds	r7, #28
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800242a:	b480      	push	{r7}
 800242c:	b085      	sub	sp, #20
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
 8002432:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	3310      	adds	r3, #16
 8002438:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3301      	adds	r3, #1
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	021b      	lsls	r3, r3, #8
 8002442:	b21a      	sxth	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	b21b      	sxth	r3, r3
 800244a:	4313      	orrs	r3, r2
 800244c:	b21b      	sxth	r3, r3
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3303      	adds	r3, #3
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	b21a      	sxth	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3302      	adds	r3, #2
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	b21b      	sxth	r3, r3
 8002466:	4313      	orrs	r3, r2
 8002468:	b21a      	sxth	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3305      	adds	r3, #5
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	b21a      	sxth	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3304      	adds	r3, #4
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	b21b      	sxth	r3, r3
 8002480:	4313      	orrs	r3, r2
 8002482:	b21a      	sxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3307      	adds	r3, #7
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	b21a      	sxth	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3306      	adds	r3, #6
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	b21b      	sxth	r3, r3
 800249a:	4313      	orrs	r3, r2
 800249c:	b21b      	sxth	r3, r3
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3309      	adds	r3, #9
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	021b      	lsls	r3, r3, #8
 80024ac:	b21a      	sxth	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3308      	adds	r3, #8
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	b21b      	sxth	r3, r3
 80024b6:	4313      	orrs	r3, r2
 80024b8:	b21a      	sxth	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	330b      	adds	r3, #11
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	b21a      	sxth	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	330a      	adds	r3, #10
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	b21b      	sxth	r3, r3
 80024d0:	4313      	orrs	r3, r2
 80024d2:	b21a      	sxth	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	330d      	adds	r3, #13
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	021b      	lsls	r3, r3, #8
 80024e0:	b21a      	sxth	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	330c      	adds	r3, #12
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	b21b      	sxth	r3, r3
 80024ea:	4313      	orrs	r3, r2
 80024ec:	b21a      	sxth	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	330f      	adds	r3, #15
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	021b      	lsls	r3, r3, #8
 80024fa:	b21a      	sxth	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	330e      	adds	r3, #14
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	b21b      	sxth	r3, r3
 8002504:	4313      	orrs	r3, r2
 8002506:	b21a      	sxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3311      	adds	r3, #17
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	021b      	lsls	r3, r3, #8
 8002514:	b21a      	sxth	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3310      	adds	r3, #16
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	b21b      	sxth	r3, r3
 800251e:	4313      	orrs	r3, r2
 8002520:	b21a      	sxth	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3313      	adds	r3, #19
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	021b      	lsls	r3, r3, #8
 800252e:	b21a      	sxth	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3312      	adds	r3, #18
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	b21b      	sxth	r3, r3
 8002538:	4313      	orrs	r3, r2
 800253a:	b21a      	sxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3315      	adds	r3, #21
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	021b      	lsls	r3, r3, #8
 8002548:	b21a      	sxth	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3314      	adds	r3, #20
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	b21b      	sxth	r3, r3
 8002552:	4313      	orrs	r3, r2
 8002554:	b21a      	sxth	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3317      	adds	r3, #23
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	b21a      	sxth	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3316      	adds	r3, #22
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	b21b      	sxth	r3, r3
 800256c:	4313      	orrs	r3, r2
 800256e:	b21a      	sxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3319      	adds	r3, #25
 8002578:	781a      	ldrb	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	761a      	strb	r2, [r3, #24]

}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800258a:	b480      	push	{r7}
 800258c:	b087      	sub	sp, #28
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	3310      	adds	r3, #16
 8002598:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3301      	adds	r3, #1
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	021b      	lsls	r3, r3, #8
 80025a2:	b21a      	sxth	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	b21b      	sxth	r3, r3
 80025aa:	4313      	orrs	r3, r2
 80025ac:	b21a      	sxth	r2, r3
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3302      	adds	r3, #2
 80025b6:	781a      	ldrb	r2, [r3, #0]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3303      	adds	r3, #3
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b25b      	sxtb	r3, r3
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3304      	adds	r3, #4
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80025da:	8a7a      	ldrh	r2, [r7, #18]
 80025dc:	8a3b      	ldrh	r3, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	b21a      	sxth	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3305      	adds	r3, #5
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	b25b      	sxtb	r3, r3
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3304      	adds	r3, #4
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002602:	89fa      	ldrh	r2, [r7, #14]
 8002604:	89bb      	ldrh	r3, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	b21a      	sxth	r2, r3
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3306      	adds	r3, #6
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b25a      	sxtb	r2, r3
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800261c:	bf00      	nop
 800261e:	371c      	adds	r7, #28
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	460a      	mov	r2, r1
 8002632:	71fb      	strb	r3, [r7, #7]
 8002634:	4613      	mov	r3, r2
 8002636:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002638:	2300      	movs	r3, #0
 800263a:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 800263c:	79fa      	ldrb	r2, [r7, #7]
 800263e:	79bb      	ldrb	r3, [r7, #6]
 8002640:	4013      	ands	r3, r2
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002648:	2301      	movs	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
 800264c:	e001      	b.n	8002652 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00b      	beq.n	8002686 <null_ptr_check+0x26>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <null_ptr_check+0x26>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <null_ptr_check+0x26>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d102      	bne.n	800268c <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002686:	23ff      	movs	r3, #255	@ 0xff
 8002688:	73fb      	strb	r3, [r7, #15]
 800268a:	e001      	b.n	8002690 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002690:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <FIRFilter_Init>:
static float MAF_IMPULSE_RESPONSE [4] = {0.25f , 0.25f , 0.25f , 0.25f};



void FIRFilter_Init(FIRFilter *fir)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	e009      	b.n	80026c2 <FIRFilter_Init+0x22>
	{
		fir->buf[n] =0.0f; // filtre buffer temizleme
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	f04f 0200 	mov.w	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	3301      	adds	r3, #1
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	2b0f      	cmp	r3, #15
 80026c6:	d9f2      	bls.n	80026ae <FIRFilter_Init+0xe>

	}

	fir->bufIndex =0; // index reset
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	fir->out = 0; // clear output
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	645a      	str	r2, [r3, #68]	@ 0x44
}
 80026d8:	bf00      	nop
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <FIRFilter_Update>:




float FIRFilter_Update(FIRFilter *fir , float inp)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	ed87 0a00 	vstr	s0, [r7]
	// son gelen veriyi buffer'a kaydet
	fir->buf[fir->bufIndex] =inp;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	601a      	str	r2, [r3, #0]

	// buffer indexini arttr
	fir->bufIndex++;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002706:	3301      	adds	r3, #1
 8002708:	b2da      	uxtb	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	// index uzunluu tamas kontrol

	if(fir->bufIndex == FIR_FILTER_LENGHT) fir->bufIndex=0;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002716:	2b10      	cmp	r3, #16
 8002718:	d103      	bne.n	8002722 <FIRFilter_Update+0x3e>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	fir->out =0;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f04f 0200 	mov.w	r2, #0
 8002728:	645a      	str	r2, [r3, #68]	@ 0x44

	uint8_t sumIndex = fir->bufIndex;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002730:	73fb      	strb	r3, [r7, #15]

	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 8002732:	2300      	movs	r3, #0
 8002734:	73bb      	strb	r3, [r7, #14]
 8002736:	e021      	b.n	800277c <FIRFilter_Update+0x98>
	{
		// index kontrol
		if(sumIndex >0) sumIndex --;
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <FIRFilter_Update+0x62>
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	3b01      	subs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
 8002744:	e001      	b.n	800274a <FIRFilter_Update+0x66>
		else sumIndex = FIR_FILTER_LENGHT-1;
 8002746:	230f      	movs	r3, #15
 8002748:	73fb      	strb	r3, [r7, #15]

		// convulution toplam ksm
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8002750:	7bbb      	ldrb	r3, [r7, #14]
 8002752:	4a11      	ldr	r2, [pc, #68]	@ (8002798 <FIRFilter_Update+0xb4>)
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	edd3 6a00 	vldr	s13, [r3]
 800275c:	7bfb      	ldrb	r3, [r7, #15]
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	edd3 7a00 	vldr	s15, [r3]
 8002768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800276c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	for (uint8_t n = 0; n< FIR_FILTER_LENGHT; n++)
 8002776:	7bbb      	ldrb	r3, [r7, #14]
 8002778:	3301      	adds	r3, #1
 800277a:	73bb      	strb	r3, [r7, #14]
 800277c:	7bbb      	ldrb	r3, [r7, #14]
 800277e:	2b0f      	cmp	r3, #15
 8002780:	d9da      	bls.n	8002738 <FIRFilter_Update+0x54>

	}

	return fir->out;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002786:	ee07 3a90 	vmov	s15, r3

}
 800278a:	eeb0 0a67 	vmov.f32	s0, s15
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	20000000 	.word	0x20000000

0800279c <MAFilter_Init>:



void MAFilter_Init(FIRFilter *fir)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	for (uint8_t n = 0; n< MAV_FILTER_LENGHT; n++)
 80027a4:	2300      	movs	r3, #0
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	e009      	b.n	80027be <MAFilter_Init+0x22>
	{
		fir->buf[n] =0.0f; // filtre buffer temizleme
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
	for (uint8_t n = 0; n< MAV_FILTER_LENGHT; n++)
 80027b8:	7bfb      	ldrb	r3, [r7, #15]
 80027ba:	3301      	adds	r3, #1
 80027bc:	73fb      	strb	r3, [r7, #15]
 80027be:	7bfb      	ldrb	r3, [r7, #15]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d9f2      	bls.n	80027aa <MAFilter_Init+0xe>

	}

	fir->bufIndex =0; // index reset
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	fir->out = 0; // clear output
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	645a      	str	r2, [r3, #68]	@ 0x44
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <LSM6DSLTR_Init>:

extern LSM6DSLTR;
extern I2C_HandleTypeDef hi2c1;

void LSM6DSLTR_Init()
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af04      	add	r7, sp, #16
	uint8_t data1;

	// Gyro ve Accel interrupt pin 1 aktif
	data1= 0x03;
 80027e6:	2303      	movs	r3, #3
 80027e8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, INT1_CTR, 1, &data1, 1, 1);
 80027ea:	2301      	movs	r3, #1
 80027ec:	9302      	str	r3, [sp, #8]
 80027ee:	2301      	movs	r3, #1
 80027f0:	9301      	str	r3, [sp, #4]
 80027f2:	1dfb      	adds	r3, r7, #7
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	2301      	movs	r3, #1
 80027f8:	220d      	movs	r2, #13
 80027fa:	21d4      	movs	r1, #212	@ 0xd4
 80027fc:	481f      	ldr	r0, [pc, #124]	@ (800287c <LSM6DSLTR_Init+0x9c>)
 80027fe:	f005 fb07 	bl	8007e10 <HAL_I2C_Mem_Write>

	data1 = 0xA4; // 16G 6.66khz
 8002802:	23a4      	movs	r3, #164	@ 0xa4
 8002804:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL1_XL, 1, &data1,  1, 1);
 8002806:	2301      	movs	r3, #1
 8002808:	9302      	str	r3, [sp, #8]
 800280a:	2301      	movs	r3, #1
 800280c:	9301      	str	r3, [sp, #4]
 800280e:	1dfb      	adds	r3, r7, #7
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	2301      	movs	r3, #1
 8002814:	2210      	movs	r2, #16
 8002816:	21d4      	movs	r1, #212	@ 0xd4
 8002818:	4818      	ldr	r0, [pc, #96]	@ (800287c <LSM6DSLTR_Init+0x9c>)
 800281a:	f005 faf9 	bl	8007e10 <HAL_I2C_Mem_Write>

	data1 = 0xA4; // 500 dps 6.6khz
 800281e:	23a4      	movs	r3, #164	@ 0xa4
 8002820:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address,CTRL2_G, 1, &data1, 1, 1);
 8002822:	2301      	movs	r3, #1
 8002824:	9302      	str	r3, [sp, #8]
 8002826:	2301      	movs	r3, #1
 8002828:	9301      	str	r3, [sp, #4]
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	2301      	movs	r3, #1
 8002830:	2211      	movs	r2, #17
 8002832:	21d4      	movs	r1, #212	@ 0xd4
 8002834:	4811      	ldr	r0, [pc, #68]	@ (800287c <LSM6DSLTR_Init+0x9c>)
 8002836:	f005 faeb 	bl	8007e10 <HAL_I2C_Mem_Write>

	data1= 0x00;
 800283a:	2300      	movs	r3, #0
 800283c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL3_C, 1, &data1, 1, 1);
 800283e:	2301      	movs	r3, #1
 8002840:	9302      	str	r3, [sp, #8]
 8002842:	2301      	movs	r3, #1
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	1dfb      	adds	r3, r7, #7
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	2301      	movs	r3, #1
 800284c:	2212      	movs	r2, #18
 800284e:	21d4      	movs	r1, #212	@ 0xd4
 8002850:	480a      	ldr	r0, [pc, #40]	@ (800287c <LSM6DSLTR_Init+0x9c>)
 8002852:	f005 fadd 	bl	8007e10 <HAL_I2C_Mem_Write>

	data1= 0x08;
 8002856:	2308      	movs	r3, #8
 8002858:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, LSM6DSL_Write_Address, CTRL4_C, 1, &data1, 1, 1);
 800285a:	2301      	movs	r3, #1
 800285c:	9302      	str	r3, [sp, #8]
 800285e:	2301      	movs	r3, #1
 8002860:	9301      	str	r3, [sp, #4]
 8002862:	1dfb      	adds	r3, r7, #7
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	2301      	movs	r3, #1
 8002868:	2213      	movs	r2, #19
 800286a:	21d4      	movs	r1, #212	@ 0xd4
 800286c:	4803      	ldr	r0, [pc, #12]	@ (800287c <LSM6DSLTR_Init+0x9c>)
 800286e:	f005 facf 	bl	8007e10 <HAL_I2C_Mem_Write>




}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200002a8 	.word	0x200002a8

08002880 <LSM6DSLTR_Read_Accel_Data>:


void LSM6DSLTR_Read_Accel_Data(LSM6DSLTR* Lsm_Sensor)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af04      	add	r7, sp, #16
 8002886:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t s;
	int16_t accel;


	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_L_XL, 1, &data, 1, 1);
 8002888:	2301      	movs	r3, #1
 800288a:	9302      	str	r3, [sp, #8]
 800288c:	2301      	movs	r3, #1
 800288e:	9301      	str	r3, [sp, #4]
 8002890:	f107 030d 	add.w	r3, r7, #13
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	2301      	movs	r3, #1
 8002898:	222c      	movs	r2, #44	@ 0x2c
 800289a:	21d5      	movs	r1, #213	@ 0xd5
 800289c:	4864      	ldr	r0, [pc, #400]	@ (8002a30 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 800289e:	f005 fbb1 	bl	8008004 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_H_XL, 1, &s, 1, 1);
 80028a2:	2301      	movs	r3, #1
 80028a4:	9302      	str	r3, [sp, #8]
 80028a6:	2301      	movs	r3, #1
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	f107 030c 	add.w	r3, r7, #12
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2301      	movs	r3, #1
 80028b2:	222d      	movs	r2, #45	@ 0x2d
 80028b4:	21d5      	movs	r1, #213	@ 0xd5
 80028b6:	485e      	ldr	r0, [pc, #376]	@ (8002a30 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 80028b8:	f005 fba4 	bl	8008004 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 80028bc:	7b3b      	ldrb	r3, [r7, #12]
 80028be:	021b      	lsls	r3, r3, #8
 80028c0:	b21a      	sxth	r2, r3
 80028c2:	7b7b      	ldrb	r3, [r7, #13]
 80028c4:	b21b      	sxth	r3, r3
 80028c6:	4313      	orrs	r3, r2
 80028c8:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_Z = (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 80028ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028ce:	ee07 3a90 	vmov	s15, r3
 80028d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028d6:	ee17 0a90 	vmov	r0, s15
 80028da:	f7fd fe4d 	bl	8000578 <__aeabi_f2d>
 80028de:	a350      	add	r3, pc, #320	@ (adr r3, 8002a20 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 80028e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e4:	f7fd fea0 	bl	8000628 <__aeabi_dmul>
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4610      	mov	r0, r2
 80028ee:	4619      	mov	r1, r3
 80028f0:	a34d      	add	r3, pc, #308	@ (adr r3, 8002a28 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 80028f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f6:	f7fd fe97 	bl	8000628 <__aeabi_dmul>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	4610      	mov	r0, r2
 8002900:	4619      	mov	r1, r3
 8002902:	f7fe f989 	bl	8000c18 <__aeabi_d2f>
 8002906:	4602      	mov	r2, r0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	609a      	str	r2, [r3, #8]



	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_L_XL, 1, &data, 1, 1);
 800290c:	2301      	movs	r3, #1
 800290e:	9302      	str	r3, [sp, #8]
 8002910:	2301      	movs	r3, #1
 8002912:	9301      	str	r3, [sp, #4]
 8002914:	f107 030d 	add.w	r3, r7, #13
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	2301      	movs	r3, #1
 800291c:	2228      	movs	r2, #40	@ 0x28
 800291e:	21d5      	movs	r1, #213	@ 0xd5
 8002920:	4843      	ldr	r0, [pc, #268]	@ (8002a30 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 8002922:	f005 fb6f 	bl	8008004 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_H_XL, 1, &s, 1, 1);
 8002926:	2301      	movs	r3, #1
 8002928:	9302      	str	r3, [sp, #8]
 800292a:	2301      	movs	r3, #1
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	f107 030c 	add.w	r3, r7, #12
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	2301      	movs	r3, #1
 8002936:	2229      	movs	r2, #41	@ 0x29
 8002938:	21d5      	movs	r1, #213	@ 0xd5
 800293a:	483d      	ldr	r0, [pc, #244]	@ (8002a30 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 800293c:	f005 fb62 	bl	8008004 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 8002940:	7b3b      	ldrb	r3, [r7, #12]
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	b21a      	sxth	r2, r3
 8002946:	7b7b      	ldrb	r3, [r7, #13]
 8002948:	b21b      	sxth	r3, r3
 800294a:	4313      	orrs	r3, r2
 800294c:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_X= (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 800294e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002952:	ee07 3a90 	vmov	s15, r3
 8002956:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800295a:	ee17 0a90 	vmov	r0, s15
 800295e:	f7fd fe0b 	bl	8000578 <__aeabi_f2d>
 8002962:	a32f      	add	r3, pc, #188	@ (adr r3, 8002a20 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 8002964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002968:	f7fd fe5e 	bl	8000628 <__aeabi_dmul>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4610      	mov	r0, r2
 8002972:	4619      	mov	r1, r3
 8002974:	a32c      	add	r3, pc, #176	@ (adr r3, 8002a28 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 8002976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297a:	f7fd fe55 	bl	8000628 <__aeabi_dmul>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	4610      	mov	r0, r2
 8002984:	4619      	mov	r1, r3
 8002986:	f7fe f947 	bl	8000c18 <__aeabi_d2f>
 800298a:	4602      	mov	r2, r0
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	601a      	str	r2, [r3, #0]



	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_L_XL, 1, &data, 1, 1);
 8002990:	2301      	movs	r3, #1
 8002992:	9302      	str	r3, [sp, #8]
 8002994:	2301      	movs	r3, #1
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	f107 030d 	add.w	r3, r7, #13
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2301      	movs	r3, #1
 80029a0:	222a      	movs	r2, #42	@ 0x2a
 80029a2:	21d5      	movs	r1, #213	@ 0xd5
 80029a4:	4822      	ldr	r0, [pc, #136]	@ (8002a30 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 80029a6:	f005 fb2d 	bl	8008004 <HAL_I2C_Mem_Read>

	HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_H_XL, 1, &s, 1, 1);
 80029aa:	2301      	movs	r3, #1
 80029ac:	9302      	str	r3, [sp, #8]
 80029ae:	2301      	movs	r3, #1
 80029b0:	9301      	str	r3, [sp, #4]
 80029b2:	f107 030c 	add.w	r3, r7, #12
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	2301      	movs	r3, #1
 80029ba:	222b      	movs	r2, #43	@ 0x2b
 80029bc:	21d5      	movs	r1, #213	@ 0xd5
 80029be:	481c      	ldr	r0, [pc, #112]	@ (8002a30 <LSM6DSLTR_Read_Accel_Data+0x1b0>)
 80029c0:	f005 fb20 	bl	8008004 <HAL_I2C_Mem_Read>

	accel = (int16_t) ( (s << 8 ) | (data));
 80029c4:	7b3b      	ldrb	r3, [r7, #12]
 80029c6:	021b      	lsls	r3, r3, #8
 80029c8:	b21a      	sxth	r2, r3
 80029ca:	7b7b      	ldrb	r3, [r7, #13]
 80029cc:	b21b      	sxth	r3, r3
 80029ce:	4313      	orrs	r3, r2
 80029d0:	81fb      	strh	r3, [r7, #14]

	Lsm_Sensor->Accel_Y = (float)accel* 0.000488*9.81; // 16g mg/LSB 0.488
 80029d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029de:	ee17 0a90 	vmov	r0, s15
 80029e2:	f7fd fdc9 	bl	8000578 <__aeabi_f2d>
 80029e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8002a20 <LSM6DSLTR_Read_Accel_Data+0x1a0>)
 80029e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ec:	f7fd fe1c 	bl	8000628 <__aeabi_dmul>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4610      	mov	r0, r2
 80029f6:	4619      	mov	r1, r3
 80029f8:	a30b      	add	r3, pc, #44	@ (adr r3, 8002a28 <LSM6DSLTR_Read_Accel_Data+0x1a8>)
 80029fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fe:	f7fd fe13 	bl	8000628 <__aeabi_dmul>
 8002a02:	4602      	mov	r2, r0
 8002a04:	460b      	mov	r3, r1
 8002a06:	4610      	mov	r0, r2
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f7fe f905 	bl	8000c18 <__aeabi_d2f>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	605a      	str	r2, [r3, #4]


}
 8002a14:	bf00      	nop
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	f3af 8000 	nop.w
 8002a20:	0a5accd5 	.word	0x0a5accd5
 8002a24:	3f3ffb48 	.word	0x3f3ffb48
 8002a28:	51eb851f 	.word	0x51eb851f
 8002a2c:	40239eb8 	.word	0x40239eb8
 8002a30:	200002a8 	.word	0x200002a8

08002a34 <LSM6DSLTR_Read_Gyro_Data>:

void LSM6DSLTR_Read_Gyro_Data(LSM6DSLTR* Lsm_Sensor){
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af04      	add	r7, sp, #16
 8002a3a:	6078      	str	r0, [r7, #4]
     	uint8_t data;
		uint8_t s;
		int16_t gyro;


		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_L_G, 1, &data, 1, 1);
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	9302      	str	r3, [sp, #8]
 8002a40:	2301      	movs	r3, #1
 8002a42:	9301      	str	r3, [sp, #4]
 8002a44:	f107 030d 	add.w	r3, r7, #13
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	2222      	movs	r2, #34	@ 0x22
 8002a4e:	21d5      	movs	r1, #213	@ 0xd5
 8002a50:	4843      	ldr	r0, [pc, #268]	@ (8002b60 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002a52:	f005 fad7 	bl	8008004 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTX_H_G, 1, &s, 1, 1);
 8002a56:	2301      	movs	r3, #1
 8002a58:	9302      	str	r3, [sp, #8]
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	9301      	str	r3, [sp, #4]
 8002a5e:	f107 030c 	add.w	r3, r7, #12
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2301      	movs	r3, #1
 8002a66:	2223      	movs	r2, #35	@ 0x23
 8002a68:	21d5      	movs	r1, #213	@ 0xd5
 8002a6a:	483d      	ldr	r0, [pc, #244]	@ (8002b60 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002a6c:	f005 faca 	bl	8008004 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 8002a70:	7b3b      	ldrb	r3, [r7, #12]
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	b21a      	sxth	r2, r3
 8002a76:	7b7b      	ldrb	r3, [r7, #13]
 8002a78:	b21b      	sxth	r3, r3
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_X = (float)gyro*gyro_constant;
 8002a7e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a82:	ee07 3a90 	vmov	s15, r3
 8002a86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a8a:	4b36      	ldr	r3, [pc, #216]	@ (8002b64 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	edc3 7a03 	vstr	s15, [r3, #12]



		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_L_G, 1, &data, 1, 1);
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	9302      	str	r3, [sp, #8]
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	9301      	str	r3, [sp, #4]
 8002aa2:	f107 030d 	add.w	r3, r7, #13
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	2224      	movs	r2, #36	@ 0x24
 8002aac:	21d5      	movs	r1, #213	@ 0xd5
 8002aae:	482c      	ldr	r0, [pc, #176]	@ (8002b60 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002ab0:	f005 faa8 	bl	8008004 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTY_H_G, 1, &s, 1, 1);
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	9302      	str	r3, [sp, #8]
 8002ab8:	2301      	movs	r3, #1
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	f107 030c 	add.w	r3, r7, #12
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	2225      	movs	r2, #37	@ 0x25
 8002ac6:	21d5      	movs	r1, #213	@ 0xd5
 8002ac8:	4825      	ldr	r0, [pc, #148]	@ (8002b60 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002aca:	f005 fa9b 	bl	8008004 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 8002ace:	7b3b      	ldrb	r3, [r7, #12]
 8002ad0:	021b      	lsls	r3, r3, #8
 8002ad2:	b21a      	sxth	r2, r3
 8002ad4:	7b7b      	ldrb	r3, [r7, #13]
 8002ad6:	b21b      	sxth	r3, r3
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_Y = (float)gyro*gyro_constant;
 8002adc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ae0:	ee07 3a90 	vmov	s15, r3
 8002ae4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b64 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 8002aea:	edd3 7a00 	vldr	s15, [r3]
 8002aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	edc3 7a04 	vstr	s15, [r3, #16]


		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_L_G, 1, &data, 1, 1);
 8002af8:	2301      	movs	r3, #1
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	2301      	movs	r3, #1
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	f107 030d 	add.w	r3, r7, #13
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2301      	movs	r3, #1
 8002b08:	2226      	movs	r2, #38	@ 0x26
 8002b0a:	21d5      	movs	r1, #213	@ 0xd5
 8002b0c:	4814      	ldr	r0, [pc, #80]	@ (8002b60 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002b0e:	f005 fa79 	bl	8008004 <HAL_I2C_Mem_Read>

		HAL_I2C_Mem_Read(&hi2c1, LSM6DSL_Read_Address, OUTZ_H_G, 1, &s, 1, 1);
 8002b12:	2301      	movs	r3, #1
 8002b14:	9302      	str	r3, [sp, #8]
 8002b16:	2301      	movs	r3, #1
 8002b18:	9301      	str	r3, [sp, #4]
 8002b1a:	f107 030c 	add.w	r3, r7, #12
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2301      	movs	r3, #1
 8002b22:	2227      	movs	r2, #39	@ 0x27
 8002b24:	21d5      	movs	r1, #213	@ 0xd5
 8002b26:	480e      	ldr	r0, [pc, #56]	@ (8002b60 <LSM6DSLTR_Read_Gyro_Data+0x12c>)
 8002b28:	f005 fa6c 	bl	8008004 <HAL_I2C_Mem_Read>

		gyro = (int16_t) ( (s << 8 ) | (data));
 8002b2c:	7b3b      	ldrb	r3, [r7, #12]
 8002b2e:	021b      	lsls	r3, r3, #8
 8002b30:	b21a      	sxth	r2, r3
 8002b32:	7b7b      	ldrb	r3, [r7, #13]
 8002b34:	b21b      	sxth	r3, r3
 8002b36:	4313      	orrs	r3, r2
 8002b38:	81fb      	strh	r3, [r7, #14]

		Lsm_Sensor->Gyro_Z = (float)gyro*gyro_constant;
 8002b3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b3e:	ee07 3a90 	vmov	s15, r3
 8002b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b46:	4b07      	ldr	r3, [pc, #28]	@ (8002b64 <LSM6DSLTR_Read_Gyro_Data+0x130>)
 8002b48:	edd3 7a00 	vldr	s15, [r3]
 8002b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8002b56:	bf00      	nop
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	200002a8 	.word	0x200002a8
 8002b64:	20000040 	.word	0x20000040

08002b68 <calculate_roll_pitch>:
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8);

}


void calculate_roll_pitch(LSM6DSLTR *Lsm_Sensor) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	ed2d 8b02 	vpush	{d8}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
    Lsm_Sensor->Roll = atan2f(Lsm_Sensor->Accel_Y, sqrtf(Lsm_Sensor->Accel_X * Lsm_Sensor->Accel_X + Lsm_Sensor->Accel_Z * Lsm_Sensor->Accel_Z)) * 180.0f / 3.14;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	ed93 8a01 	vldr	s16, [r3, #4]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	ed93 7a00 	vldr	s14, [r3]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	edd3 7a00 	vldr	s15, [r3]
 8002b86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ba2:	f00c f99f 	bl	800eee4 <sqrtf>
 8002ba6:	eef0 7a40 	vmov.f32	s15, s0
 8002baa:	eef0 0a67 	vmov.f32	s1, s15
 8002bae:	eeb0 0a48 	vmov.f32	s0, s16
 8002bb2:	f00c f995 	bl	800eee0 <atan2f>
 8002bb6:	eef0 7a40 	vmov.f32	s15, s0
 8002bba:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002c70 <calculate_roll_pitch+0x108>
 8002bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc2:	ee17 0a90 	vmov	r0, s15
 8002bc6:	f7fd fcd7 	bl	8000578 <__aeabi_f2d>
 8002bca:	a327      	add	r3, pc, #156	@ (adr r3, 8002c68 <calculate_roll_pitch+0x100>)
 8002bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd0:	f7fd fe54 	bl	800087c <__aeabi_ddiv>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4610      	mov	r0, r2
 8002bda:	4619      	mov	r1, r3
 8002bdc:	f7fe f81c 	bl	8000c18 <__aeabi_d2f>
 8002be0:	4602      	mov	r2, r0
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	619a      	str	r2, [r3, #24]
    Lsm_Sensor->Pitch = atan2f(-Lsm_Sensor->Accel_X, sqrtf(Lsm_Sensor->Accel_Y * Lsm_Sensor->Accel_Y + Lsm_Sensor->Accel_Z * Lsm_Sensor->Accel_Z)) * 180.0f / 3.14;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	edd3 7a00 	vldr	s15, [r3]
 8002bec:	eeb1 8a67 	vneg.f32	s16, s15
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	ed93 7a01 	vldr	s14, [r3, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c14:	eeb0 0a67 	vmov.f32	s0, s15
 8002c18:	f00c f964 	bl	800eee4 <sqrtf>
 8002c1c:	eef0 7a40 	vmov.f32	s15, s0
 8002c20:	eef0 0a67 	vmov.f32	s1, s15
 8002c24:	eeb0 0a48 	vmov.f32	s0, s16
 8002c28:	f00c f95a 	bl	800eee0 <atan2f>
 8002c2c:	eef0 7a40 	vmov.f32	s15, s0
 8002c30:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002c70 <calculate_roll_pitch+0x108>
 8002c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c38:	ee17 0a90 	vmov	r0, s15
 8002c3c:	f7fd fc9c 	bl	8000578 <__aeabi_f2d>
 8002c40:	a309      	add	r3, pc, #36	@ (adr r3, 8002c68 <calculate_roll_pitch+0x100>)
 8002c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c46:	f7fd fe19 	bl	800087c <__aeabi_ddiv>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	4610      	mov	r0, r2
 8002c50:	4619      	mov	r1, r3
 8002c52:	f7fd ffe1 	bl	8000c18 <__aeabi_d2f>
 8002c56:	4602      	mov	r2, r0
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	61da      	str	r2, [r3, #28]
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	ecbd 8b02 	vpop	{d8}
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	51eb851f 	.word	0x51eb851f
 8002c6c:	40091eb8 	.word	0x40091eb8
 8002c70:	43340000 	.word	0x43340000

08002c74 <update_angles>:
void update_angles(LSM6DSLTR *Lsm_Sensor) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
    uint32_t current_time = HAL_GetTick(); // u anki zaman al
 8002c7c:	f003 fc20 	bl	80064c0 <HAL_GetTick>
 8002c80:	60f8      	str	r0, [r7, #12]

    // Zaman farkn hesapla (saniye cinsinden)
    float dt = (current_time - prev_time) / 1000.0f;
 8002c82:	4b26      	ldr	r3, [pc, #152]	@ (8002d1c <update_angles+0xa8>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	ee07 3a90 	vmov	s15, r3
 8002c8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c92:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8002d20 <update_angles+0xac>
 8002c96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c9a:	edc7 7a02 	vstr	s15, [r7, #8]

    // Roll ve pitch alarn gncelle (tamamlayc filtre)
    Lsm_Sensor->Roll = ALPHA * (Lsm_Sensor->Roll + Lsm_Sensor->Gyro_X * dt) + (1 - ALPHA) * Lsm_Sensor->Roll;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	ed93 7a06 	vldr	s14, [r3, #24]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	edd3 6a03 	vldr	s13, [r3, #12]
 8002caa:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002d24 <update_angles+0xb0>
 8002cba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	edd3 7a06 	vldr	s15, [r3, #24]
 8002cc4:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002d28 <update_angles+0xb4>
 8002cc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	edc3 7a06 	vstr	s15, [r3, #24]
    Lsm_Sensor->Pitch = ALPHA * (Lsm_Sensor->Pitch + Lsm_Sensor->Gyro_Y * dt) + (1 - ALPHA) * Lsm_Sensor->Pitch;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	ed93 7a07 	vldr	s14, [r3, #28]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	edd3 6a04 	vldr	s13, [r3, #16]
 8002ce2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ce6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cee:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002d24 <update_angles+0xb0>
 8002cf2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	edd3 7a07 	vldr	s15, [r3, #28]
 8002cfc:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002d28 <update_angles+0xb4>
 8002d00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	edc3 7a07 	vstr	s15, [r3, #28]

    // Yaw asn jiroskop verileriyle gncelle (basit zamanla entegrasyon)
  //  Lsm_Sensor->Yaw += Lsm_Sensor->Gyro_Z * dt;

    // nceki zaman gncelle
    prev_time = current_time;
 8002d0e:	4a03      	ldr	r2, [pc, #12]	@ (8002d1c <update_angles+0xa8>)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6013      	str	r3, [r2, #0]
}
 8002d14:	bf00      	nop
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	2000025c 	.word	0x2000025c
 8002d20:	447a0000 	.word	0x447a0000
 8002d24:	3f7ae148 	.word	0x3f7ae148
 8002d28:	3ca3d700 	.word	0x3ca3d700

08002d2c <W25Q_Delay>:
#define W25Q_SPI hspi1

#define numBLOCK 32  // number of total blocks for 16Mb flash, 32x16x16 pages and 32x16x16x256 Bytes

void W25Q_Delay(uint32_t time)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
	HAL_Delay(time);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f003 fbcf 	bl	80064d8 <HAL_Delay>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <csLOW>:

void csLOW (void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	4802      	ldr	r0, [pc, #8]	@ (8002d58 <csLOW+0x14>)
 8002d4e:	f004 fbc3 	bl	80074d8 <HAL_GPIO_WritePin>
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40020800 	.word	0x40020800

08002d5c <csHIGH>:

void csHIGH (void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8002d60:	2201      	movs	r2, #1
 8002d62:	2102      	movs	r1, #2
 8002d64:	4802      	ldr	r0, [pc, #8]	@ (8002d70 <csHIGH+0x14>)
 8002d66:	f004 fbb7 	bl	80074d8 <HAL_GPIO_WritePin>
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40020800 	.word	0x40020800

08002d74 <SPI_Write>:

void SPI_Write (uint8_t *data, uint8_t len)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(&W25Q_SPI, data, len, 2000);
 8002d80:	78fb      	ldrb	r3, [r7, #3]
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4803      	ldr	r0, [pc, #12]	@ (8002d98 <SPI_Write+0x24>)
 8002d8c:	f006 fe7d 	bl	8009a8a <HAL_SPI_Transmit>
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	200002fc 	.word	0x200002fc

08002d9c <SPI_Read>:

void SPI_Read (uint8_t *data, uint32_t len)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
	HAL_SPI_Receive(&W25Q_SPI, data, len, 5000);
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4803      	ldr	r0, [pc, #12]	@ (8002dc0 <SPI_Read+0x24>)
 8002db2:	f006 ffa6 	bl	8009d02 <HAL_SPI_Receive>
}
 8002db6:	bf00      	nop
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200002fc 	.word	0x200002fc

08002dc4 <W25Q_Read>:
	csHIGH();
	return ((rData[0]<<16)|(rData[1]<<8)|rData[2]);
}

void W25Q_Read (uint32_t startPage, uint8_t offset, uint32_t size, uint8_t *rData)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b088      	sub	sp, #32
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	607a      	str	r2, [r7, #4]
 8002dce:	603b      	str	r3, [r7, #0]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	72fb      	strb	r3, [r7, #11]
	uint8_t tData[5];
	uint32_t memAddr = (startPage*256) + offset;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	021a      	lsls	r2, r3, #8
 8002dd8:	7afb      	ldrb	r3, [r7, #11]
 8002dda:	4413      	add	r3, r2
 8002ddc:	61fb      	str	r3, [r7, #28]
write_enable();
 8002dde:	f000 f84d 	bl	8002e7c <write_enable>
	if (numBLOCK<512)   // Chip Size<256Mb
	{
		tData[0] = 0x03;  // enable Read
 8002de2:	2303      	movs	r3, #3
 8002de4:	753b      	strb	r3, [r7, #20]
		tData[1] = (memAddr>>16)&0xFF;  // MSB of the memory Address
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	0c1b      	lsrs	r3, r3, #16
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	757b      	strb	r3, [r7, #21]
		tData[2] = (memAddr>>8)&0xFF;
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	75bb      	strb	r3, [r7, #22]
		tData[3] = (memAddr)&0xFF; // LSB of the memory Address
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	75fb      	strb	r3, [r7, #23]
		tData[2] = (memAddr>>16)&0xFF;
		tData[3] = (memAddr>>8)&0xFF;
		tData[4] = (memAddr)&0xFF; // LSB of the memory Address
	}

	csLOW();  // pull the CS Low
 8002dfc:	f7ff ffa2 	bl	8002d44 <csLOW>
	if (numBLOCK<512)
	{
		SPI_Write(tData, 4);  // send read instruction along with the 24 bit memory address
 8002e00:	f107 0314 	add.w	r3, r7, #20
 8002e04:	2104      	movs	r1, #4
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff ffb4 	bl	8002d74 <SPI_Write>
	else
	{
		SPI_Write(tData, 5);  // send read instruction along with the 32 bit memory address
	}

	SPI_Read(rData, size);  // Read the data
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	6838      	ldr	r0, [r7, #0]
 8002e10:	f7ff ffc4 	bl	8002d9c <SPI_Read>
	csHIGH();  // pull the CS High
 8002e14:	f7ff ffa2 	bl	8002d5c <csHIGH>
}
 8002e18:	bf00      	nop
 8002e1a:	3720      	adds	r7, #32
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <W25Q_FastRead>:

void W25Q_FastRead (uint32_t startPage, uint8_t offset, uint32_t size, uint8_t *rData)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b088      	sub	sp, #32
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	607a      	str	r2, [r7, #4]
 8002e2a:	603b      	str	r3, [r7, #0]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	72fb      	strb	r3, [r7, #11]
	uint8_t tData[6];
	uint32_t memAddr = (startPage*256) + offset;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	021a      	lsls	r2, r3, #8
 8002e34:	7afb      	ldrb	r3, [r7, #11]
 8002e36:	4413      	add	r3, r2
 8002e38:	61fb      	str	r3, [r7, #28]

	if (numBLOCK<512)   // Chip Size<256Mb
	{
		tData[0] = 0x0B;  // enable Fast Read
 8002e3a:	230b      	movs	r3, #11
 8002e3c:	753b      	strb	r3, [r7, #20]
		tData[1] = (memAddr>>16)&0xFF;  // MSB of the memory Address
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	0c1b      	lsrs	r3, r3, #16
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	757b      	strb	r3, [r7, #21]
		tData[2] = (memAddr>>8)&0xFF;
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	0a1b      	lsrs	r3, r3, #8
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	75bb      	strb	r3, [r7, #22]
		tData[3] = (memAddr)&0xFF; // LSB of the memory Address
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	75fb      	strb	r3, [r7, #23]
		tData[4] = 0;  // Dummy clock
 8002e54:	2300      	movs	r3, #0
 8002e56:	763b      	strb	r3, [r7, #24]
		tData[3] = (memAddr>>8)&0xFF;
		tData[4] = (memAddr)&0xFF; // LSB of the memory Address
		tData[5] = 0;  // Dummy clock
	}

	csLOW();  // pull the CS Low
 8002e58:	f7ff ff74 	bl	8002d44 <csLOW>
	if (numBLOCK<512)
	{
		SPI_Write(tData, 5);  // send read instruction along with the 24 bit memory address
 8002e5c:	f107 0314 	add.w	r3, r7, #20
 8002e60:	2105      	movs	r1, #5
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff ff86 	bl	8002d74 <SPI_Write>
	else
	{
		SPI_Write(tData, 6);  // send read instruction along with the 32 bit memory address
	}

	SPI_Read(rData, size);  // Read the data
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	6838      	ldr	r0, [r7, #0]
 8002e6c:	f7ff ff96 	bl	8002d9c <SPI_Read>
	csHIGH();  // pull the CS High
 8002e70:	f7ff ff74 	bl	8002d5c <csHIGH>
}
 8002e74:	bf00      	nop
 8002e76:	3720      	adds	r7, #32
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <write_enable>:

void write_enable (void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
	uint8_t tData = 0x06;  // enable write
 8002e82:	2306      	movs	r3, #6
 8002e84:	71fb      	strb	r3, [r7, #7]
	csLOW();
 8002e86:	f7ff ff5d 	bl	8002d44 <csLOW>
	SPI_Write(&tData, 1);
 8002e8a:	1dfb      	adds	r3, r7, #7
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff ff70 	bl	8002d74 <SPI_Write>
	csHIGH();
 8002e94:	f7ff ff62 	bl	8002d5c <csHIGH>
	W25Q_Delay(5);  // 5ms delay
 8002e98:	2005      	movs	r0, #5
 8002e9a:	f7ff ff47 	bl	8002d2c <W25Q_Delay>
}
 8002e9e:	bf00      	nop
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <write_disable>:

void write_disable(void)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b082      	sub	sp, #8
 8002eaa:	af00      	add	r7, sp, #0
	uint8_t tData = 0x04;  // disable write
 8002eac:	2304      	movs	r3, #4
 8002eae:	71fb      	strb	r3, [r7, #7]
	csLOW();
 8002eb0:	f7ff ff48 	bl	8002d44 <csLOW>
	SPI_Write(&tData, 1);
 8002eb4:	1dfb      	adds	r3, r7, #7
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff ff5b 	bl	8002d74 <SPI_Write>
	csHIGH();
 8002ebe:	f7ff ff4d 	bl	8002d5c <csHIGH>
	W25Q_Delay(5);  // 5ms delay
 8002ec2:	2005      	movs	r0, #5
 8002ec4:	f7ff ff32 	bl	8002d2c <W25Q_Delay>
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <bytestowrite>:

uint32_t bytestowrite (uint32_t size, uint16_t offset)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	807b      	strh	r3, [r7, #2]
	if ((size+offset)<256) return size;
 8002edc:	887a      	ldrh	r2, [r7, #2]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	2bff      	cmp	r3, #255	@ 0xff
 8002ee4:	d801      	bhi.n	8002eea <bytestowrite+0x1a>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	e002      	b.n	8002ef0 <bytestowrite+0x20>
	else return 256-offset;
 8002eea:	887b      	ldrh	r3, [r7, #2]
 8002eec:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <bytestomodify>:

uint32_t bytestomodify (uint32_t size, uint16_t offset)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	807b      	strh	r3, [r7, #2]
	if ((size+offset)<4096) return size;
 8002f08:	887a      	ldrh	r2, [r7, #2]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f12:	d201      	bcs.n	8002f18 <bytestomodify+0x1c>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	e002      	b.n	8002f1e <bytestomodify+0x22>
	else return 4096-offset;
 8002f18:	887b      	ldrh	r3, [r7, #2]
 8002f1a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <W25Q_Erase_Sector>:

void W25Q_Erase_Sector (uint16_t numsector)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b086      	sub	sp, #24
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	4603      	mov	r3, r0
 8002f32:	80fb      	strh	r3, [r7, #6]
	uint8_t tData[6];
	uint32_t memAddr = numsector*16*256;   // Each sector contains 16 pages * 256 bytes
 8002f34:	88fb      	ldrh	r3, [r7, #6]
 8002f36:	031b      	lsls	r3, r3, #12
 8002f38:	617b      	str	r3, [r7, #20]

	write_enable();
 8002f3a:	f7ff ff9f 	bl	8002e7c <write_enable>

	if (numBLOCK<512)   // Chip Size<256Mb
	{
		tData[0] = 0x20;  // Erase sector
 8002f3e:	2320      	movs	r3, #32
 8002f40:	733b      	strb	r3, [r7, #12]
		tData[1] = (memAddr>>16)&0xFF;  // MSB of the memory Address
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	0c1b      	lsrs	r3, r3, #16
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	737b      	strb	r3, [r7, #13]
		tData[2] = (memAddr>>8)&0xFF;
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	0a1b      	lsrs	r3, r3, #8
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	73bb      	strb	r3, [r7, #14]
		tData[3] = (memAddr)&0xFF; // LSB of the memory Address
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	73fb      	strb	r3, [r7, #15]

		csLOW();
 8002f58:	f7ff fef4 	bl	8002d44 <csLOW>
		SPI_Write(tData, 4);
 8002f5c:	f107 030c 	add.w	r3, r7, #12
 8002f60:	2104      	movs	r1, #4
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff06 	bl	8002d74 <SPI_Write>
		csHIGH();
 8002f68:	f7ff fef8 	bl	8002d5c <csHIGH>
		csLOW();  // pull the CS LOW
		SPI_Write(tData, 5);
		csHIGH();  // pull the HIGH
	}

	W25Q_Delay(450);  // 450ms delay for sector erase
 8002f6c:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8002f70:	f7ff fedc 	bl	8002d2c <W25Q_Delay>

	write_disable();
 8002f74:	f7ff ff97 	bl	8002ea6 <write_disable>

}
 8002f78:	bf00      	nop
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <W25Q_Write_Clean>:


void W25Q_Write_Clean (uint32_t page, uint16_t offset, uint32_t size, uint8_t *data)
{
 8002f80:	b590      	push	{r4, r7, lr}
 8002f82:	b0d3      	sub	sp, #332	@ 0x14c
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	f507 74a4 	add.w	r4, r7, #328	@ 0x148
 8002f8a:	f5a4 749e 	sub.w	r4, r4, #316	@ 0x13c
 8002f8e:	6020      	str	r0, [r4, #0]
 8002f90:	4608      	mov	r0, r1
 8002f92:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8002f96:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 8002f9a:	600a      	str	r2, [r1, #0]
 8002f9c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8002fa0:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8002fa4:	6013      	str	r3, [r2, #0]
 8002fa6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002faa:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8002fae:	4602      	mov	r2, r0
 8002fb0:	801a      	strh	r2, [r3, #0]
	uint8_t tData[266];
	uint32_t startPage = page;
 8002fb2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002fb6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
	uint32_t endPage  = startPage + ((size+offset-1)/256);
 8002fc0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002fc4:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8002fc8:	881a      	ldrh	r2, [r3, #0]
 8002fca:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002fce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002fde:	4413      	add	r3, r2
 8002fe0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	uint32_t numPages = endPage-startPage+1;
 8002fe4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002fe8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	uint16_t startSector  = startPage/16;
 8002ff4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
	uint16_t endSector  = endPage/16;
 8002ffe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003002:	091b      	lsrs	r3, r3, #4
 8003004:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
	uint16_t numSectors = endSector-startSector+1;
 8003008:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 800300c:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	b29b      	uxth	r3, r3
 8003014:	3301      	adds	r3, #1
 8003016:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
	for (uint16_t i=0; i<numSectors; i++)
 800301a:	2300      	movs	r3, #0
 800301c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
 8003020:	e00c      	b.n	800303c <W25Q_Write_Clean+0xbc>
	{
		W25Q_Erase_Sector(startSector++);
 8003022:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003026:	1c5a      	adds	r2, r3, #1
 8003028:	f8a7 2142 	strh.w	r2, [r7, #322]	@ 0x142
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff ff7c 	bl	8002f2a <W25Q_Erase_Sector>
	for (uint16_t i=0; i<numSectors; i++)
 8003032:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8003036:	3301      	adds	r3, #1
 8003038:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
 800303c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003040:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8003044:	429a      	cmp	r2, r3
 8003046:	d3ec      	bcc.n	8003022 <W25Q_Write_Clean+0xa2>
	}

	uint32_t dataPosition = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c

	// write the data
	for (uint32_t i=0; i<numPages; i++)
 800304e:	2300      	movs	r3, #0
 8003050:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8003054:	e0c0      	b.n	80031d8 <W25Q_Write_Clean+0x258>
	{
		uint32_t memAddr = (startPage*256)+offset;
 8003056:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800305a:	021a      	lsls	r2, r3, #8
 800305c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003060:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	4413      	add	r3, r2
 8003068:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
		uint16_t bytesremaining  = bytestowrite(size, offset);
 800306c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003070:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8003074:	881a      	ldrh	r2, [r3, #0]
 8003076:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800307a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800307e:	4611      	mov	r1, r2
 8003080:	6818      	ldr	r0, [r3, #0]
 8003082:	f7ff ff25 	bl	8002ed0 <bytestowrite>
 8003086:	4603      	mov	r3, r0
 8003088:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		uint32_t indx = 0;
 800308c:	2300      	movs	r3, #0
 800308e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

		write_enable();
 8003092:	f7ff fef3 	bl	8002e7c <write_enable>

		if (numBLOCK<512)   // Chip Size<256Mb
		{
			tData[0] = 0x02;  // page program
 8003096:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800309a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800309e:	2202      	movs	r2, #2
 80030a0:	701a      	strb	r2, [r3, #0]
			tData[1] = (memAddr>>16)&0xFF;  // MSB of the memory Address
 80030a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80030a6:	0c1b      	lsrs	r3, r3, #16
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80030ae:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80030b2:	705a      	strb	r2, [r3, #1]
			tData[2] = (memAddr>>8)&0xFF;
 80030b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80030b8:	0a1b      	lsrs	r3, r3, #8
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80030c0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80030c4:	709a      	strb	r2, [r3, #2]
			tData[3] = (memAddr)&0xFF; // LSB of the memory Address
 80030c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80030ca:	b2da      	uxtb	r2, r3
 80030cc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80030d0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80030d4:	70da      	strb	r2, [r3, #3]

			indx = 4;
 80030d6:	2304      	movs	r3, #4
 80030d8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			tData[4] = (memAddr)&0xFF; // LSB of the memory Address

			indx = 5;
		}

		uint16_t bytestosend  = bytesremaining + indx;
 80030dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80030e6:	4413      	add	r3, r2
 80030e8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

		for (uint16_t i=0; i<bytesremaining; i++)
 80030ec:	2300      	movs	r3, #0
 80030ee:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
 80030f2:	e01a      	b.n	800312a <W25Q_Write_Clean+0x1aa>
		{
			tData[indx++] = data[i+dataPosition];
 80030f4:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 80030f8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80030fc:	4413      	add	r3, r2
 80030fe:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8003102:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8003106:	6812      	ldr	r2, [r2, #0]
 8003108:	441a      	add	r2, r3
 800310a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800310e:	1c59      	adds	r1, r3, #1
 8003110:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8003114:	7811      	ldrb	r1, [r2, #0]
 8003116:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800311a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800311e:	54d1      	strb	r1, [r2, r3]
		for (uint16_t i=0; i<bytesremaining; i++)
 8003120:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003124:	3301      	adds	r3, #1
 8003126:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
 800312a:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 800312e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003132:	429a      	cmp	r2, r3
 8003134:	d3de      	bcc.n	80030f4 <W25Q_Write_Clean+0x174>
		}

		if (bytestosend > 250)
 8003136:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800313a:	2bfa      	cmp	r3, #250	@ 0xfa
 800313c:	d916      	bls.n	800316c <W25Q_Write_Clean+0x1ec>
		{
			csLOW();
 800313e:	f7ff fe01 	bl	8002d44 <csLOW>
			SPI_Write(tData, 100);
 8003142:	f107 0310 	add.w	r3, r7, #16
 8003146:	2164      	movs	r1, #100	@ 0x64
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff fe13 	bl	8002d74 <SPI_Write>
			SPI_Write(tData+100, bytestosend-100);
 800314e:	f107 0310 	add.w	r3, r7, #16
 8003152:	3364      	adds	r3, #100	@ 0x64
 8003154:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	3a64      	subs	r2, #100	@ 0x64
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	4611      	mov	r1, r2
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fe07 	bl	8002d74 <SPI_Write>
			csHIGH();
 8003166:	f7ff fdf9 	bl	8002d5c <csHIGH>
 800316a:	e00c      	b.n	8003186 <W25Q_Write_Clean+0x206>

		}

		else
		{
			csLOW();
 800316c:	f7ff fdea 	bl	8002d44 <csLOW>
			SPI_Write(tData, bytestosend);
 8003170:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003174:	b2da      	uxtb	r2, r3
 8003176:	f107 0310 	add.w	r3, r7, #16
 800317a:	4611      	mov	r1, r2
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff fdf9 	bl	8002d74 <SPI_Write>
			csHIGH();
 8003182:	f7ff fdeb 	bl	8002d5c <csHIGH>
		}


		startPage++;
 8003186:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800318a:	3301      	adds	r3, #1
 800318c:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
		offset = 0;
 8003190:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003194:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8003198:	2200      	movs	r2, #0
 800319a:	801a      	strh	r2, [r3, #0]
		size = size-bytesremaining;
 800319c:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 80031a0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80031a4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80031a8:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 80031ac:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 80031b0:	6809      	ldr	r1, [r1, #0]
 80031b2:	1a8a      	subs	r2, r1, r2
 80031b4:	601a      	str	r2, [r3, #0]
		dataPosition = dataPosition+bytesremaining;
 80031b6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80031ba:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80031be:	4413      	add	r3, r2
 80031c0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c

		W25Q_Delay(5);
 80031c4:	2005      	movs	r0, #5
 80031c6:	f7ff fdb1 	bl	8002d2c <W25Q_Delay>
		write_disable();
 80031ca:	f7ff fe6c 	bl	8002ea6 <write_disable>
	for (uint32_t i=0; i<numPages; i++)
 80031ce:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80031d2:	3301      	adds	r3, #1
 80031d4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80031d8:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80031dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80031e0:	429a      	cmp	r2, r3
 80031e2:	f4ff af38 	bcc.w	8003056 <W25Q_Write_Clean+0xd6>

	}
}
 80031e6:	bf00      	nop
 80031e8:	bf00      	nop
 80031ea:	f507 77a6 	add.w	r7, r7, #332	@ 0x14c
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd90      	pop	{r4, r7, pc}

080031f2 <W25Q_Write>:

void W25Q_Write (uint32_t page, uint16_t offset, uint32_t size, uint8_t *data)
{
 80031f2:	b590      	push	{r4, r7, lr}
 80031f4:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 80031f8:	b085      	sub	sp, #20
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8003200:	f844 0c24 	str.w	r0, [r4, #-36]
 8003204:	4608      	mov	r0, r1
 8003206:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800320a:	f841 2c2c 	str.w	r2, [r1, #-44]
 800320e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8003212:	f842 3c30 	str.w	r3, [r2, #-48]
 8003216:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800321a:	4602      	mov	r2, r0
 800321c:	f823 2c26 	strh.w	r2, [r3, #-38]
	uint16_t startSector  = page/16;
 8003220:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003224:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8003228:	091b      	lsrs	r3, r3, #4
 800322a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800322e:	f102 020e 	add.w	r2, r2, #14
 8003232:	8013      	strh	r3, [r2, #0]
	uint16_t endSector  = (page + ((size+offset-1)/256))/16;
 8003234:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003238:	f833 2c26 	ldrh.w	r2, [r3, #-38]
 800323c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003240:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003244:	4413      	add	r3, r2
 8003246:	3b01      	subs	r3, #1
 8003248:	0a1a      	lsrs	r2, r3, #8
 800324a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800324e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8003252:	4413      	add	r3, r2
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800325a:	f102 021e 	add.w	r2, r2, #30
 800325e:	8013      	strh	r3, [r2, #0]
	uint16_t numSectors = endSector-startSector+1;
 8003260:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8003264:	f103 031e 	add.w	r3, r3, #30
 8003268:	881a      	ldrh	r2, [r3, #0]
 800326a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800326e:	f103 030e 	add.w	r3, r3, #14
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	b29b      	uxth	r3, r3
 8003278:	3301      	adds	r3, #1
 800327a:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800327e:	f102 021c 	add.w	r2, r2, #28
 8003282:	8013      	strh	r3, [r2, #0]

	uint8_t previousData[4096];
	uint32_t sectorOffset = ((page%16)*256)+offset;
 8003284:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003288:	f853 3c24 	ldr.w	r3, [r3, #-36]
 800328c:	f003 030f 	and.w	r3, r3, #15
 8003290:	021a      	lsls	r2, r3, #8
 8003292:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003296:	f833 3c26 	ldrh.w	r3, [r3, #-38]
 800329a:	4413      	add	r3, r2
 800329c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80032a0:	f102 0208 	add.w	r2, r2, #8
 80032a4:	6013      	str	r3, [r2, #0]
	uint32_t dataindx = 0;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80032ac:	f102 0204 	add.w	r2, r2, #4
 80032b0:	6013      	str	r3, [r2, #0]
	write_enable();
 80032b2:	f7ff fde3 	bl	8002e7c <write_enable>

	for (uint16_t i=0; i<numSectors; i++)
 80032b6:	2300      	movs	r3, #0
 80032b8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80032bc:	f102 0202 	add.w	r2, r2, #2
 80032c0:	8013      	strh	r3, [r2, #0]
 80032c2:	e0a5      	b.n	8003410 <W25Q_Write+0x21e>
	{
		uint32_t startPage = startSector*16;
 80032c4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80032c8:	f103 030e 	add.w	r3, r3, #14
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80032d4:	f102 0218 	add.w	r2, r2, #24
 80032d8:	6013      	str	r3, [r2, #0]
		W25Q_FastRead(startPage, 0, 4096, previousData);
 80032da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80032de:	3b1c      	subs	r3, #28
 80032e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80032e4:	2100      	movs	r1, #0
 80032e6:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 80032ea:	f100 0018 	add.w	r0, r0, #24
 80032ee:	6800      	ldr	r0, [r0, #0]
 80032f0:	f7ff fd96 	bl	8002e20 <W25Q_FastRead>

		uint16_t bytesRemaining = bytestomodify(size, sectorOffset);
 80032f4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80032f8:	f103 0308 	add.w	r3, r3, #8
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8003304:	4619      	mov	r1, r3
 8003306:	f852 0c2c 	ldr.w	r0, [r2, #-44]
 800330a:	f7ff fdf7 	bl	8002efc <bytestomodify>
 800330e:	4603      	mov	r3, r0
 8003310:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8003314:	f102 0216 	add.w	r2, r2, #22
 8003318:	8013      	strh	r3, [r2, #0]
		for (uint16_t i=0; i<bytesRemaining; i++)
 800331a:	2300      	movs	r3, #0
 800331c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8003320:	8013      	strh	r3, [r2, #0]
 8003322:	e023      	b.n	800336c <W25Q_Write+0x17a>
		{
			previousData[i+sectorOffset] = data[i+dataindx];
 8003324:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003328:	881a      	ldrh	r2, [r3, #0]
 800332a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800332e:	f103 0304 	add.w	r3, r3, #4
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4413      	add	r3, r2
 8003336:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800333a:	f852 2c30 	ldr.w	r2, [r2, #-48]
 800333e:	441a      	add	r2, r3
 8003340:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003344:	8819      	ldrh	r1, [r3, #0]
 8003346:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800334a:	f103 0308 	add.w	r3, r3, #8
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	440b      	add	r3, r1
 8003352:	7812      	ldrb	r2, [r2, #0]
 8003354:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8003358:	440b      	add	r3, r1
 800335a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		for (uint16_t i=0; i<bytesRemaining; i++)
 800335e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	3301      	adds	r3, #1
 8003366:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800336a:	8013      	strh	r3, [r2, #0]
 800336c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003370:	881a      	ldrh	r2, [r3, #0]
 8003372:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8003376:	f103 0316 	add.w	r3, r3, #22
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	429a      	cmp	r2, r3
 800337e:	d3d1      	bcc.n	8003324 <W25Q_Write+0x132>
		}

		W25Q_Write_Clean(startPage, 0, 4096, previousData);
 8003380:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003384:	3b1c      	subs	r3, #28
 8003386:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800338a:	2100      	movs	r1, #0
 800338c:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 8003390:	f100 0018 	add.w	r0, r0, #24
 8003394:	6800      	ldr	r0, [r0, #0]
 8003396:	f7ff fdf3 	bl	8002f80 <W25Q_Write_Clean>

		startSector++;
 800339a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800339e:	f103 030e 	add.w	r3, r3, #14
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	3301      	adds	r3, #1
 80033a6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80033aa:	f102 020e 	add.w	r2, r2, #14
 80033ae:	8013      	strh	r3, [r2, #0]
		sectorOffset = 0;
 80033b0:	2300      	movs	r3, #0
 80033b2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80033b6:	f102 0208 	add.w	r2, r2, #8
 80033ba:	6013      	str	r3, [r2, #0]
		dataindx = dataindx+bytesRemaining;
 80033bc:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80033c0:	f103 0316 	add.w	r3, r3, #22
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80033ca:	f102 0204 	add.w	r2, r2, #4
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	4413      	add	r3, r2
 80033d2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80033d6:	f102 0204 	add.w	r2, r2, #4
 80033da:	6013      	str	r3, [r2, #0]
		size = size-bytesRemaining;
 80033dc:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80033e0:	f103 0316 	add.w	r3, r3, #22
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80033ea:	4611      	mov	r1, r2
 80033ec:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80033f0:	f852 2c2c 	ldr.w	r2, [r2, #-44]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f841 3c2c 	str.w	r3, [r1, #-44]
	for (uint16_t i=0; i<numSectors; i++)
 80033fa:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80033fe:	f103 0302 	add.w	r3, r3, #2
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	3301      	adds	r3, #1
 8003406:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800340a:	f102 0202 	add.w	r2, r2, #2
 800340e:	8013      	strh	r3, [r2, #0]
 8003410:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003414:	f103 0302 	add.w	r3, r3, #2
 8003418:	881a      	ldrh	r2, [r3, #0]
 800341a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800341e:	f103 031c 	add.w	r3, r3, #28
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	429a      	cmp	r2, r3
 8003426:	f4ff af4d 	bcc.w	80032c4 <W25Q_Write+0xd2>
	}
}
 800342a:	bf00      	nop
 800342c:	bf00      	nop
 800342e:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	bd90      	pop	{r4, r7, pc}

08003438 <KalmanFilter_Init>:
 */


#include "kalman.h"

void KalmanFilter_Init(KalmanFilter *kf, float Q, float R, float initial_value) {
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	ed87 0a02 	vstr	s0, [r7, #8]
 8003444:	edc7 0a01 	vstr	s1, [r7, #4]
 8003448:	ed87 1a00 	vstr	s2, [r7]
    kf->Q = Q;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	601a      	str	r2, [r3, #0]
    kf->R = R;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	605a      	str	r2, [r3, #4]
    kf->x = initial_value;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	609a      	str	r2, [r3, #8]
    kf->P = 1.0;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003464:	60da      	str	r2, [r3, #12]
    kf->K = 0.0;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	611a      	str	r2, [r3, #16]
}
 800346e:	bf00      	nop
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <KalmanFilter_Update>:

float KalmanFilter_Update(KalmanFilter *kf, float measurement) {
 800347c:	b5b0      	push	{r4, r5, r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	ed87 0a00 	vstr	s0, [r7]
    // Prediction update
    kf->P += kf->Q;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	ed93 7a03 	vldr	s14, [r3, #12]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	edd3 7a00 	vldr	s15, [r3]
 8003494:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	edc3 7a03 	vstr	s15, [r3, #12]

    // Measurement update
    kf->K = kf->P / (kf->P + kf->R);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	edd3 6a03 	vldr	s13, [r3, #12]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	ed93 7a03 	vldr	s14, [r3, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80034b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->x += kf->K * (measurement - kf->x);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	ed93 7a02 	vldr	s14, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	edd3 6a04 	vldr	s13, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80034d0:	ed97 6a00 	vldr	s12, [r7]
 80034d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80034d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	edc3 7a02 	vstr	s15, [r3, #8]
    kf->P *= (1.0 - kf->K);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fd f844 	bl	8000578 <__aeabi_f2d>
 80034f0:	4604      	mov	r4, r0
 80034f2:	460d      	mov	r5, r1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7fd f83d 	bl	8000578 <__aeabi_f2d>
 80034fe:	4602      	mov	r2, r0
 8003500:	460b      	mov	r3, r1
 8003502:	f04f 0000 	mov.w	r0, #0
 8003506:	490d      	ldr	r1, [pc, #52]	@ (800353c <KalmanFilter_Update+0xc0>)
 8003508:	f7fc fed6 	bl	80002b8 <__aeabi_dsub>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	4620      	mov	r0, r4
 8003512:	4629      	mov	r1, r5
 8003514:	f7fd f888 	bl	8000628 <__aeabi_dmul>
 8003518:	4602      	mov	r2, r0
 800351a:	460b      	mov	r3, r1
 800351c:	4610      	mov	r0, r2
 800351e:	4619      	mov	r1, r3
 8003520:	f7fd fb7a 	bl	8000c18 <__aeabi_d2f>
 8003524:	4602      	mov	r2, r0
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	60da      	str	r2, [r3, #12]

    return kf->x;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	ee07 3a90 	vmov	s15, r3
}
 8003532:	eeb0 0a67 	vmov.f32	s0, s15
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bdb0      	pop	{r4, r5, r7, pc}
 800353c:	3ff00000 	.word	0x3ff00000

08003540 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d106      	bne.n	8003562 <prv_parse_number+0x22>
        t = gh->p.term_str;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	3371      	adds	r3, #113	@ 0x71
 8003558:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 800355a:	e002      	b.n	8003562 <prv_parse_number+0x22>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	3301      	adds	r3, #1
 8003560:	603b      	str	r3, [r7, #0]
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d003      	beq.n	8003570 <prv_parse_number+0x30>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b20      	cmp	r3, #32
 800356e:	d0f5      	beq.n	800355c <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b2d      	cmp	r3, #45	@ 0x2d
 8003576:	d104      	bne.n	8003582 <prv_parse_number+0x42>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	3301      	adds	r3, #1
 800357c:	603b      	str	r3, [r7, #0]
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <prv_parse_number+0x44>
 8003582:	2300      	movs	r3, #0
 8003584:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8003586:	e00d      	b.n	80035a4 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4613      	mov	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	461a      	mov	r2, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	3b30      	subs	r3, #48	@ 0x30
 800359a:	4413      	add	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	3301      	adds	r3, #1
 80035a2:	603b      	str	r3, [r7, #0]
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d007      	beq.n	80035ba <prv_parse_number+0x7a>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80035b0:	d903      	bls.n	80035ba <prv_parse_number+0x7a>
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b39      	cmp	r3, #57	@ 0x39
 80035b8:	d9e6      	bls.n	8003588 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 80035ba:	7afb      	ldrb	r3, [r7, #11]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <prv_parse_number+0x86>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	425b      	negs	r3, r3
 80035c4:	e000      	b.n	80035c8 <prv_parse_number+0x88>
 80035c6:	68fb      	ldr	r3, [r7, #12]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d106      	bne.n	80035f2 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3371      	adds	r3, #113	@ 0x71
 80035e8:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80035ea:	e002      	b.n	80035f2 <prv_parse_float_number+0x1e>
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	3301      	adds	r3, #1
 80035f0:	603b      	str	r3, [r7, #0]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <prv_parse_float_number+0x2c>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d0f5      	beq.n	80035ec <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8003600:	2100      	movs	r1, #0
 8003602:	6838      	ldr	r0, [r7, #0]
 8003604:	f009 fcbc 	bl	800cf80 <strtod>
 8003608:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 800360c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003610:	ec43 2b17 	vmov	d7, r2, r3
}
 8003614:	eeb0 0a47 	vmov.f32	s0, s14
 8003618:	eef0 0a67 	vmov.f32	s1, s15
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 800362c:	2100      	movs	r1, #0
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7ff ffd0 	bl	80035d4 <prv_parse_float_number>
 8003634:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8003638:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800363c:	f7fd faa4 	bl	8000b88 <__aeabi_d2iz>
 8003640:	4603      	mov	r3, r0
 8003642:	4a1d      	ldr	r2, [pc, #116]	@ (80036b8 <prv_parse_lat_long+0x94>)
 8003644:	fb82 1203 	smull	r1, r2, r2, r3
 8003648:	1152      	asrs	r2, r2, #5
 800364a:	17db      	asrs	r3, r3, #31
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	4618      	mov	r0, r3
 8003650:	f7fc ff80 	bl	8000554 <__aeabi_i2d>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	4b16      	ldr	r3, [pc, #88]	@ (80036bc <prv_parse_lat_long+0x98>)
 8003662:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003666:	f7fc ffdf 	bl	8000628 <__aeabi_dmul>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003672:	f7fc fe21 	bl	80002b8 <__aeabi_dsub>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	4b0f      	ldr	r3, [pc, #60]	@ (80036c0 <prv_parse_lat_long+0x9c>)
 8003684:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003688:	f7fd f8f8 	bl	800087c <__aeabi_ddiv>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003694:	f7fc fe12 	bl	80002bc <__adddf3>
 8003698:	4602      	mov	r2, r0
 800369a:	460b      	mov	r3, r1
 800369c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 80036a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036a4:	ec43 2b17 	vmov	d7, r2, r3
}
 80036a8:	eeb0 0a47 	vmov.f32	s0, s14
 80036ac:	eef0 0a67 	vmov.f32	s1, s15
 80036b0:	3720      	adds	r7, #32
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	51eb851f 	.word	0x51eb851f
 80036bc:	40590000 	.word	0x40590000
 80036c0:	404e0000 	.word	0x404e0000

080036c4 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 80036c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80036c8:	b082      	sub	sp, #8
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 80036ce:	6879      	ldr	r1, [r7, #4]
 80036d0:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 80036d4:	2900      	cmp	r1, #0
 80036d6:	d169      	bne.n	80037ac <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3371      	adds	r3, #113	@ 0x71
 80036dc:	2206      	movs	r2, #6
 80036de:	49ba      	ldr	r1, [pc, #744]	@ (80039c8 <prv_parse_term+0x304>)
 80036e0:	4618      	mov	r0, r3
 80036e2:	f009 fd66 	bl	800d1b2 <strncmp>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d009      	beq.n	8003700 <prv_parse_term+0x3c>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3371      	adds	r3, #113	@ 0x71
 80036f0:	2206      	movs	r2, #6
 80036f2:	49b6      	ldr	r1, [pc, #728]	@ (80039cc <prv_parse_term+0x308>)
 80036f4:	4618      	mov	r0, r3
 80036f6:	f009 fd5c 	bl	800d1b2 <strncmp>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8003708:	e04e      	b.n	80037a8 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3371      	adds	r3, #113	@ 0x71
 800370e:	2206      	movs	r2, #6
 8003710:	49af      	ldr	r1, [pc, #700]	@ (80039d0 <prv_parse_term+0x30c>)
 8003712:	4618      	mov	r0, r3
 8003714:	f009 fd4d 	bl	800d1b2 <strncmp>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d009      	beq.n	8003732 <prv_parse_term+0x6e>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3371      	adds	r3, #113	@ 0x71
 8003722:	2206      	movs	r2, #6
 8003724:	49ab      	ldr	r1, [pc, #684]	@ (80039d4 <prv_parse_term+0x310>)
 8003726:	4618      	mov	r0, r3
 8003728:	f009 fd43 	bl	800d1b2 <strncmp>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d104      	bne.n	800373c <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2202      	movs	r2, #2
 8003736:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 800373a:	e035      	b.n	80037a8 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3371      	adds	r3, #113	@ 0x71
 8003740:	2206      	movs	r2, #6
 8003742:	49a5      	ldr	r1, [pc, #660]	@ (80039d8 <prv_parse_term+0x314>)
 8003744:	4618      	mov	r0, r3
 8003746:	f009 fd34 	bl	800d1b2 <strncmp>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d009      	beq.n	8003764 <prv_parse_term+0xa0>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	3371      	adds	r3, #113	@ 0x71
 8003754:	2206      	movs	r2, #6
 8003756:	49a1      	ldr	r1, [pc, #644]	@ (80039dc <prv_parse_term+0x318>)
 8003758:	4618      	mov	r0, r3
 800375a:	f009 fd2a 	bl	800d1b2 <strncmp>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d104      	bne.n	800376e <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2203      	movs	r2, #3
 8003768:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 800376c:	e01c      	b.n	80037a8 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3371      	adds	r3, #113	@ 0x71
 8003772:	2206      	movs	r2, #6
 8003774:	499a      	ldr	r1, [pc, #616]	@ (80039e0 <prv_parse_term+0x31c>)
 8003776:	4618      	mov	r0, r3
 8003778:	f009 fd1b 	bl	800d1b2 <strncmp>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d009      	beq.n	8003796 <prv_parse_term+0xd2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3371      	adds	r3, #113	@ 0x71
 8003786:	2206      	movs	r2, #6
 8003788:	4996      	ldr	r1, [pc, #600]	@ (80039e4 <prv_parse_term+0x320>)
 800378a:	4618      	mov	r0, r3
 800378c:	f009 fd11 	bl	800d1b2 <strncmp>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d104      	bne.n	80037a0 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2204      	movs	r2, #4
 800379a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 800379e:	e003      	b.n	80037a8 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e231      	b.n	8003c10 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 80037ac:	6879      	ldr	r1, [r7, #4]
 80037ae:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80037b2:	2900      	cmp	r1, #0
 80037b4:	f000 822b 	beq.w	8003c0e <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80037be:	2901      	cmp	r1, #1
 80037c0:	f040 80c9 	bne.w	8003956 <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 80037ca:	3b01      	subs	r3, #1
 80037cc:	2b0a      	cmp	r3, #10
 80037ce:	f200 8213 	bhi.w	8003bf8 <prv_parse_term+0x534>
 80037d2:	a201      	add	r2, pc, #4	@ (adr r2, 80037d8 <prv_parse_term+0x114>)
 80037d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d8:	08003805 	.word	0x08003805
 80037dc:	0800387f 	.word	0x0800387f
 80037e0:	08003895 	.word	0x08003895
 80037e4:	080038bf 	.word	0x080038bf
 80037e8:	080038d5 	.word	0x080038d5
 80037ec:	080038ff 	.word	0x080038ff
 80037f0:	08003913 	.word	0x08003913
 80037f4:	08003bf9 	.word	0x08003bf9
 80037f8:	08003927 	.word	0x08003927
 80037fc:	08003bf9 	.word	0x08003bf9
 8003800:	0800393f 	.word	0x0800393f
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800380a:	3b30      	subs	r3, #48	@ 0x30
 800380c:	b2db      	uxtb	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	0092      	lsls	r2, r2, #2
 8003812:	4413      	add	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	b2da      	uxtb	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800381e:	4413      	add	r3, r2
 8003820:	b2db      	uxtb	r3, r3
 8003822:	3b30      	subs	r3, #48	@ 0x30
 8003824:	b2da      	uxtb	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8003832:	3b30      	subs	r3, #48	@ 0x30
 8003834:	b2db      	uxtb	r3, r3
 8003836:	461a      	mov	r2, r3
 8003838:	0092      	lsls	r2, r2, #2
 800383a:	4413      	add	r3, r2
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	b2da      	uxtb	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003846:	4413      	add	r3, r2
 8003848:	b2db      	uxtb	r3, r3
 800384a:	3b30      	subs	r3, #48	@ 0x30
 800384c:	b2da      	uxtb	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800385a:	3b30      	subs	r3, #48	@ 0x30
 800385c:	b2db      	uxtb	r3, r3
 800385e:	461a      	mov	r2, r3
 8003860:	0092      	lsls	r2, r2, #2
 8003862:	4413      	add	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	b2da      	uxtb	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800386e:	4413      	add	r3, r2
 8003870:	b2db      	uxtb	r3, r3
 8003872:	3b30      	subs	r3, #48	@ 0x30
 8003874:	b2da      	uxtb	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 800387c:	e1c7      	b.n	8003c0e <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7ff fed0 	bl	8003624 <prv_parse_lat_long>
 8003884:	eeb0 7a40 	vmov.f32	s14, s0
 8003888:	eef0 7a60 	vmov.f32	s15, s1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8003892:	e1bc      	b.n	8003c0e <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800389a:	2b53      	cmp	r3, #83	@ 0x53
 800389c:	d005      	beq.n	80038aa <prv_parse_term+0x1e6>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80038a4:	2b73      	cmp	r3, #115	@ 0x73
 80038a6:	f040 81a9 	bne.w	8003bfc <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80038b0:	4690      	mov	r8, r2
 80038b2:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 80038bc:	e19e      	b.n	8003bfc <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7ff feb0 	bl	8003624 <prv_parse_lat_long>
 80038c4:	eeb0 7a40 	vmov.f32	s14, s0
 80038c8:	eef0 7a60 	vmov.f32	s15, s1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 80038d2:	e19c      	b.n	8003c0e <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80038da:	2b57      	cmp	r3, #87	@ 0x57
 80038dc:	d005      	beq.n	80038ea <prv_parse_term+0x226>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80038e4:	2b77      	cmp	r3, #119	@ 0x77
 80038e6:	f040 818b 	bne.w	8003c00 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80038f0:	4614      	mov	r4, r2
 80038f2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 80038fc:	e180      	b.n	8003c00 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 80038fe:	2100      	movs	r1, #0
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7ff fe1d 	bl	8003540 <prv_parse_number>
 8003906:	4603      	mov	r3, r0
 8003908:	b2da      	uxtb	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                break;
 8003910:	e17d      	b.n	8003c0e <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8003912:	2100      	movs	r1, #0
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fe13 	bl	8003540 <prv_parse_number>
 800391a:	4603      	mov	r3, r0
 800391c:	b2da      	uxtb	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                break;
 8003924:	e173      	b.n	8003c0e <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 8003926:	2100      	movs	r1, #0
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f7ff fe53 	bl	80035d4 <prv_parse_float_number>
 800392e:	eeb0 7a40 	vmov.f32	s14, s0
 8003932:	eef0 7a60 	vmov.f32	s15, s1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 800393c:	e167      	b.n	8003c0e <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 800393e:	2100      	movs	r1, #0
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff fe47 	bl	80035d4 <prv_parse_float_number>
 8003946:	eeb0 7a40 	vmov.f32	s14, s0
 800394a:	eef0 7a60 	vmov.f32	s15, s1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8003954:	e15b      	b.n	8003c0e <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 800395c:	2902      	cmp	r1, #2
 800395e:	f040 8083 	bne.w	8003a68 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003968:	3b02      	subs	r3, #2
 800396a:	2b0f      	cmp	r3, #15
 800396c:	d860      	bhi.n	8003a30 <prv_parse_term+0x36c>
 800396e:	a201      	add	r2, pc, #4	@ (adr r2, 8003974 <prv_parse_term+0x2b0>)
 8003970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003974:	080039b5 	.word	0x080039b5
 8003978:	08003a31 	.word	0x08003a31
 800397c:	08003a31 	.word	0x08003a31
 8003980:	08003a31 	.word	0x08003a31
 8003984:	08003a31 	.word	0x08003a31
 8003988:	08003a31 	.word	0x08003a31
 800398c:	08003a31 	.word	0x08003a31
 8003990:	08003a31 	.word	0x08003a31
 8003994:	08003a31 	.word	0x08003a31
 8003998:	08003a31 	.word	0x08003a31
 800399c:	08003a31 	.word	0x08003a31
 80039a0:	08003a31 	.word	0x08003a31
 80039a4:	08003a31 	.word	0x08003a31
 80039a8:	080039e9 	.word	0x080039e9
 80039ac:	08003a01 	.word	0x08003a01
 80039b0:	08003a19 	.word	0x08003a19
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 80039b4:	2100      	movs	r1, #0
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7ff fdc2 	bl	8003540 <prv_parse_number>
 80039bc:	4603      	mov	r3, r0
 80039be:	b2da      	uxtb	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                break;
 80039c6:	e122      	b.n	8003c0e <prv_parse_term+0x54a>
 80039c8:	08010018 	.word	0x08010018
 80039cc:	08010020 	.word	0x08010020
 80039d0:	08010028 	.word	0x08010028
 80039d4:	08010030 	.word	0x08010030
 80039d8:	08010038 	.word	0x08010038
 80039dc:	08010040 	.word	0x08010040
 80039e0:	08010048 	.word	0x08010048
 80039e4:	08010050 	.word	0x08010050
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 80039e8:	2100      	movs	r1, #0
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7ff fdf2 	bl	80035d4 <prv_parse_float_number>
 80039f0:	eeb0 7a40 	vmov.f32	s14, s0
 80039f4:	eef0 7a60 	vmov.f32	s15, s1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 80039fe:	e106      	b.n	8003c0e <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8003a00:	2100      	movs	r1, #0
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff fde6 	bl	80035d4 <prv_parse_float_number>
 8003a08:	eeb0 7a40 	vmov.f32	s14, s0
 8003a0c:	eef0 7a60 	vmov.f32	s15, s1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8003a16:	e0fa      	b.n	8003c0e <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8003a18:	2100      	movs	r1, #0
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7ff fdda 	bl	80035d4 <prv_parse_float_number>
 8003a20:	eeb0 7a40 	vmov.f32	s14, s0
 8003a24:	eef0 7a60 	vmov.f32	s15, s1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8003a2e:	e0ee      	b.n	8003c0e <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	f240 80e4 	bls.w	8003c04 <prv_parse_term+0x540>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003a42:	2b0e      	cmp	r3, #14
 8003a44:	f200 80de 	bhi.w	8003c04 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8003a48:	2100      	movs	r1, #0
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff fd78 	bl	8003540 <prv_parse_number>
 8003a50:	4602      	mov	r2, r0
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003a58:	3b03      	subs	r3, #3
 8003a5a:	b2d1      	uxtb	r1, r2
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	4413      	add	r3, r2
 8003a60:	460a      	mov	r2, r1
 8003a62:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 8003a66:	e0cd      	b.n	8003c04 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8003a6e:	2903      	cmp	r1, #3
 8003a70:	d11b      	bne.n	8003aaa <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d002      	beq.n	8003a82 <prv_parse_term+0x3be>
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	d00a      	beq.n	8003a96 <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8003a80:	e0c5      	b.n	8003c0e <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8003a82:	2100      	movs	r1, #0
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff fd5b 	bl	8003540 <prv_parse_number>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 8003a94:	e0bb      	b.n	8003c0e <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8003a96:	2100      	movs	r1, #0
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f7ff fd51 	bl	8003540 <prv_parse_number>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8003aa8:	e0b1      	b.n	8003c0e <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 8003aaa:	6879      	ldr	r1, [r7, #4]
 8003aac:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8003ab0:	2904      	cmp	r1, #4
 8003ab2:	f040 80ac 	bne.w	8003c0e <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8003abc:	3902      	subs	r1, #2
 8003abe:	2909      	cmp	r1, #9
 8003ac0:	f200 80a2 	bhi.w	8003c08 <prv_parse_term+0x544>
 8003ac4:	a001      	add	r0, pc, #4	@ (adr r0, 8003acc <prv_parse_term+0x408>)
 8003ac6:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003aca:	bf00      	nop
 8003acc:	08003af5 	.word	0x08003af5
 8003ad0:	08003c09 	.word	0x08003c09
 8003ad4:	08003c09 	.word	0x08003c09
 8003ad8:	08003c09 	.word	0x08003c09
 8003adc:	08003c09 	.word	0x08003c09
 8003ae0:	08003b0f 	.word	0x08003b0f
 8003ae4:	08003b27 	.word	0x08003b27
 8003ae8:	08003b3f 	.word	0x08003b3f
 8003aec:	08003bb9 	.word	0x08003bb9
 8003af0:	08003bd1 	.word	0x08003bd1
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003afa:	2b41      	cmp	r3, #65	@ 0x41
 8003afc:	bf0c      	ite	eq
 8003afe:	2301      	moveq	r3, #1
 8003b00:	2300      	movne	r3, #0
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	461a      	mov	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8003b0c:	e07f      	b.n	8003c0e <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8003b0e:	2100      	movs	r1, #0
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff fd5f 	bl	80035d4 <prv_parse_float_number>
 8003b16:	eeb0 7a40 	vmov.f32	s14, s0
 8003b1a:	eef0 7a60 	vmov.f32	s15, s1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8003b24:	e073      	b.n	8003c0e <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8003b26:	2100      	movs	r1, #0
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff fd53 	bl	80035d4 <prv_parse_float_number>
 8003b2e:	eeb0 7a40 	vmov.f32	s14, s0
 8003b32:	eef0 7a60 	vmov.f32	s15, s1
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8003b3c:	e067      	b.n	8003c0e <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003b44:	3b30      	subs	r3, #48	@ 0x30
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	461a      	mov	r2, r3
 8003b4a:	0092      	lsls	r2, r2, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003b58:	4413      	add	r3, r2
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	3b30      	subs	r3, #48	@ 0x30
 8003b5e:	b2da      	uxtb	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8003b6c:	3b30      	subs	r3, #48	@ 0x30
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	461a      	mov	r2, r3
 8003b72:	0092      	lsls	r2, r2, #2
 8003b74:	4413      	add	r3, r2
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003b80:	4413      	add	r3, r2
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	3b30      	subs	r3, #48	@ 0x30
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8003b94:	3b30      	subs	r3, #48	@ 0x30
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	0092      	lsls	r2, r2, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8003ba8:	4413      	add	r3, r2
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	3b30      	subs	r3, #48	@ 0x30
 8003bae:	b2da      	uxtb	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 8003bb6:	e02a      	b.n	8003c0e <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8003bb8:	2100      	movs	r1, #0
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7ff fd0a 	bl	80035d4 <prv_parse_float_number>
 8003bc0:	eeb0 7a40 	vmov.f32	s14, s0
 8003bc4:	eef0 7a60 	vmov.f32	s15, s1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8003bce:	e01e      	b.n	8003c0e <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8003bd6:	2957      	cmp	r1, #87	@ 0x57
 8003bd8:	d004      	beq.n	8003be4 <prv_parse_term+0x520>
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8003be0:	2977      	cmp	r1, #119	@ 0x77
 8003be2:	d113      	bne.n	8003c0c <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 8003bea:	4602      	mov	r2, r0
 8003bec:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 8003bf6:	e009      	b.n	8003c0c <prv_parse_term+0x548>
                break;
 8003bf8:	bf00      	nop
 8003bfa:	e008      	b.n	8003c0e <prv_parse_term+0x54a>
                break;
 8003bfc:	bf00      	nop
 8003bfe:	e006      	b.n	8003c0e <prv_parse_term+0x54a>
                break;
 8003c00:	bf00      	nop
 8003c02:	e004      	b.n	8003c0e <prv_parse_term+0x54a>
                break;
 8003c04:	bf00      	nop
 8003c06:	e002      	b.n	8003c0e <prv_parse_term+0x54a>
            default:
                break;
 8003c08:	bf00      	nop
 8003c0a:	e000      	b.n	8003c0e <prv_parse_term+0x54a>
                break;
 8003c0c:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8003c0e:	2301      	movs	r3, #1
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003c1a:	bf00      	nop

08003c1c <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c2a:	2b2f      	cmp	r3, #47	@ 0x2f
 8003c2c:	d90d      	bls.n	8003c4a <prv_check_crc+0x2e>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c34:	2b39      	cmp	r3, #57	@ 0x39
 8003c36:	d808      	bhi.n	8003c4a <prv_check_crc+0x2e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c3e:	3b30      	subs	r3, #48	@ 0x30
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	b25b      	sxtb	r3, r3
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	b25a      	sxtb	r2, r3
 8003c48:	e026      	b.n	8003c98 <prv_check_crc+0x7c>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c50:	2b60      	cmp	r3, #96	@ 0x60
 8003c52:	d90d      	bls.n	8003c70 <prv_check_crc+0x54>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c5a:	2b7a      	cmp	r3, #122	@ 0x7a
 8003c5c:	d808      	bhi.n	8003c70 <prv_check_crc+0x54>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c64:	3b57      	subs	r3, #87	@ 0x57
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	b25b      	sxtb	r3, r3
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	b25a      	sxtb	r2, r3
 8003c6e:	e013      	b.n	8003c98 <prv_check_crc+0x7c>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c76:	2b40      	cmp	r3, #64	@ 0x40
 8003c78:	d90d      	bls.n	8003c96 <prv_check_crc+0x7a>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c80:	2b5a      	cmp	r3, #90	@ 0x5a
 8003c82:	d808      	bhi.n	8003c96 <prv_check_crc+0x7a>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003c8a:	3b37      	subs	r3, #55	@ 0x37
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	b25b      	sxtb	r3, r3
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	b25a      	sxtb	r2, r3
 8003c94:	e000      	b.n	8003c98 <prv_check_crc+0x7c>
 8003c96:	2200      	movs	r2, #0
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003c9e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003ca0:	d90c      	bls.n	8003cbc <prv_check_crc+0xa0>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003ca8:	2b39      	cmp	r3, #57	@ 0x39
 8003caa:	d807      	bhi.n	8003cbc <prv_check_crc+0xa0>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cb2:	b25b      	sxtb	r3, r3
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	b25b      	sxtb	r3, r3
 8003cba:	e028      	b.n	8003d0e <prv_check_crc+0xf2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cc2:	2b60      	cmp	r3, #96	@ 0x60
 8003cc4:	d90e      	bls.n	8003ce4 <prv_check_crc+0xc8>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003ccc:	2b7a      	cmp	r3, #122	@ 0x7a
 8003cce:	d809      	bhi.n	8003ce4 <prv_check_crc+0xc8>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cd6:	3b57      	subs	r3, #87	@ 0x57
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	b25b      	sxtb	r3, r3
 8003cdc:	f003 030f 	and.w	r3, r3, #15
 8003ce0:	b25b      	sxtb	r3, r3
 8003ce2:	e014      	b.n	8003d0e <prv_check_crc+0xf2>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cea:	2b40      	cmp	r3, #64	@ 0x40
 8003cec:	d90e      	bls.n	8003d0c <prv_check_crc+0xf0>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cf4:	2b5a      	cmp	r3, #90	@ 0x5a
 8003cf6:	d809      	bhi.n	8003d0c <prv_check_crc+0xf0>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003cfe:	3b37      	subs	r3, #55	@ 0x37
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	b25b      	sxtb	r3, r3
 8003d04:	f003 030f 	and.w	r3, r3, #15
 8003d08:	b25b      	sxtb	r3, r3
 8003d0a:	e000      	b.n	8003d0e <prv_check_crc+0xf2>
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	b25b      	sxtb	r3, r3
 8003d12:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003d1a:	7bfa      	ldrb	r2, [r7, #15]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	bf0c      	ite	eq
 8003d20:	2301      	moveq	r3, #1
 8003d22:	2300      	movne	r3, #0
 8003d24:	b2db      	uxtb	r3, r3
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d136      	bne.n	8003db2 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8003d62:	6879      	ldr	r1, [r7, #4]
 8003d64:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003db0:	e061      	b.n	8003e76 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d121      	bne.n	8003e00 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8003dce:	6879      	ldr	r1, [r7, #4]
 8003dd0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8003dda:	6879      	ldr	r1, [r7, #4]
 8003ddc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	33a1      	adds	r3, #161	@ 0xa1
 8003df6:	220c      	movs	r2, #12
 8003df8:	4619      	mov	r1, r3
 8003dfa:	f009 fa70 	bl	800d2de <memcpy>
 8003dfe:	e03a      	b.n	8003e76 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003e06:	2b03      	cmp	r3, #3
 8003e08:	d106      	bne.n	8003e18 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8003e16:	e02e      	b.n	8003e76 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d129      	bne.n	8003e76 <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8003e76:	2301      	movs	r3, #1
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3708      	adds	r7, #8
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8003e88:	22b0      	movs	r2, #176	@ 0xb0
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f009 f988 	bl	800d1a2 <memset>
    return 1;
 8003e92:	2301      	movs	r3, #1
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8003eac:	e0ad      	b.n	800400a <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b24      	cmp	r3, #36	@ 0x24
 8003eb4:	d128      	bne.n	8003f08 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	3370      	adds	r3, #112	@ 0x70
 8003eba:	2240      	movs	r2, #64	@ 0x40
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f009 f96f 	bl	800d1a2 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003eca:	2b0b      	cmp	r3, #11
 8003ecc:	f200 8097 	bhi.w	8003ffe <lwgps_process+0x162>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	781a      	ldrb	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	440b      	add	r3, r1
 8003ee0:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003eea:	3301      	adds	r3, #1
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003efa:	461a      	mov	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4413      	add	r3, r2
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003f06:	e07a      	b.n	8003ffe <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b2c      	cmp	r3, #44	@ 0x2c
 8003f0e:	d11d      	bne.n	8003f4c <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7ff fbd7 	bl	80036c4 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	4053      	eors	r3, r2
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003f40:	3301      	adds	r3, #1
 8003f42:	b2da      	uxtb	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8003f4a:	e058      	b.n	8003ffe <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f52:	d117      	bne.n	8003f84 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f7ff fbb5 	bl	80036c4 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003f78:	3301      	adds	r3, #1
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8003f82:	e03c      	b.n	8003ffe <lwgps_process+0x162>
        } else if (*d == '\r') {
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	2b0d      	cmp	r3, #13
 8003f8a:	d109      	bne.n	8003fa0 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f7ff fe45 	bl	8003c1c <prv_check_crc>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d032      	beq.n	8003ffe <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f7ff feca 	bl	8003d32 <prv_copy_from_tmp_memory>
 8003f9e:	e02e      	b.n	8003ffe <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d109      	bne.n	8003fbe <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	4053      	eors	r3, r2
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003fc4:	2b0b      	cmp	r3, #11
 8003fc6:	d81a      	bhi.n	8003ffe <lwgps_process+0x162>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003fce:	4619      	mov	r1, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	781a      	ldrb	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	440b      	add	r3, r1
 8003fd8:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	3301      	adds	r3, #1
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3b01      	subs	r3, #1
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	f47f af4e 	bne.w	8003eae <lwgps_process+0x12>
        }
    }
    return 1;
 8004012:	2301      	movs	r3, #1
}
 8004014:	4618      	mov	r0, r3
 8004016:	3718      	adds	r7, #24
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_UART_RxCpltCallback>:
{
	return ( A - B) * (E - D ) / (C - B )+ D ;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
	if(huart==&huart2){
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a29      	ldr	r2, [pc, #164]	@ (80040cc <HAL_UART_RxCpltCallback+0xb0>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d127      	bne.n	800407c <HAL_UART_RxCpltCallback+0x60>
	if(rx_data != '\n' && rx_index < RX_BUFFER_SIZE) {
 800402c:	4b28      	ldr	r3, [pc, #160]	@ (80040d0 <HAL_UART_RxCpltCallback+0xb4>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b0a      	cmp	r3, #10
 8004032:	d010      	beq.n	8004056 <HAL_UART_RxCpltCallback+0x3a>
 8004034:	4b27      	ldr	r3, [pc, #156]	@ (80040d4 <HAL_UART_RxCpltCallback+0xb8>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	b25b      	sxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	db0b      	blt.n	8004056 <HAL_UART_RxCpltCallback+0x3a>
		rx_buffer[rx_index++] = rx_data;
 800403e:	4b25      	ldr	r3, [pc, #148]	@ (80040d4 <HAL_UART_RxCpltCallback+0xb8>)
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	b2d1      	uxtb	r1, r2
 8004046:	4a23      	ldr	r2, [pc, #140]	@ (80040d4 <HAL_UART_RxCpltCallback+0xb8>)
 8004048:	7011      	strb	r1, [r2, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	4b20      	ldr	r3, [pc, #128]	@ (80040d0 <HAL_UART_RxCpltCallback+0xb4>)
 800404e:	7819      	ldrb	r1, [r3, #0]
 8004050:	4b21      	ldr	r3, [pc, #132]	@ (80040d8 <HAL_UART_RxCpltCallback+0xbc>)
 8004052:	5499      	strb	r1, [r3, r2]
 8004054:	e00d      	b.n	8004072 <HAL_UART_RxCpltCallback+0x56>
	} else {
		lwgps_process(&gps, rx_buffer, rx_index+1);
 8004056:	4b1f      	ldr	r3, [pc, #124]	@ (80040d4 <HAL_UART_RxCpltCallback+0xb8>)
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	3301      	adds	r3, #1
 800405c:	461a      	mov	r2, r3
 800405e:	491e      	ldr	r1, [pc, #120]	@ (80040d8 <HAL_UART_RxCpltCallback+0xbc>)
 8004060:	481e      	ldr	r0, [pc, #120]	@ (80040dc <HAL_UART_RxCpltCallback+0xc0>)
 8004062:	f7ff ff1b 	bl	8003e9c <lwgps_process>
		rx_index = 0;
 8004066:	4b1b      	ldr	r3, [pc, #108]	@ (80040d4 <HAL_UART_RxCpltCallback+0xb8>)
 8004068:	2200      	movs	r2, #0
 800406a:	701a      	strb	r2, [r3, #0]
		rx_data = 0;
 800406c:	4b18      	ldr	r3, [pc, #96]	@ (80040d0 <HAL_UART_RxCpltCallback+0xb4>)
 800406e:	2200      	movs	r2, #0
 8004070:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8004072:	2201      	movs	r2, #1
 8004074:	4916      	ldr	r1, [pc, #88]	@ (80040d0 <HAL_UART_RxCpltCallback+0xb4>)
 8004076:	4815      	ldr	r0, [pc, #84]	@ (80040cc <HAL_UART_RxCpltCallback+0xb0>)
 8004078:	f007 f862 	bl	800b140 <HAL_UART_Receive_IT>
	}


	if(huart == &huart6){
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <HAL_UART_RxCpltCallback+0xc4>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d11e      	bne.n	80040c2 <HAL_UART_RxCpltCallback+0xa6>
		if(rx_data_EGU != '\n' && rx_index_EGU <34){//sol taraf silinebilir
 8004084:	4b17      	ldr	r3, [pc, #92]	@ (80040e4 <HAL_UART_RxCpltCallback+0xc8>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b0a      	cmp	r3, #10
 800408a:	d00f      	beq.n	80040ac <HAL_UART_RxCpltCallback+0x90>
 800408c:	4b16      	ldr	r3, [pc, #88]	@ (80040e8 <HAL_UART_RxCpltCallback+0xcc>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2b21      	cmp	r3, #33	@ 0x21
 8004092:	d80b      	bhi.n	80040ac <HAL_UART_RxCpltCallback+0x90>
			EGU_RX_BUFFER[rx_index_EGU++]=rx_data_EGU;
 8004094:	4b14      	ldr	r3, [pc, #80]	@ (80040e8 <HAL_UART_RxCpltCallback+0xcc>)
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	b2d1      	uxtb	r1, r2
 800409c:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <HAL_UART_RxCpltCallback+0xcc>)
 800409e:	7011      	strb	r1, [r2, #0]
 80040a0:	461a      	mov	r2, r3
 80040a2:	4b10      	ldr	r3, [pc, #64]	@ (80040e4 <HAL_UART_RxCpltCallback+0xc8>)
 80040a4:	7819      	ldrb	r1, [r3, #0]
 80040a6:	4b11      	ldr	r3, [pc, #68]	@ (80040ec <HAL_UART_RxCpltCallback+0xd0>)
 80040a8:	5499      	strb	r1, [r3, r2]
 80040aa:	e005      	b.n	80040b8 <HAL_UART_RxCpltCallback+0x9c>

		}
		else
		{
			rx_data_EGU=0;
 80040ac:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <HAL_UART_RxCpltCallback+0xc8>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	701a      	strb	r2, [r3, #0]
			rx_index_EGU=0;
 80040b2:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <HAL_UART_RxCpltCallback+0xcc>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]

		}
	HAL_UART_Receive_IT(&huart6, &rx_data_EGU, 1);
 80040b8:	2201      	movs	r2, #1
 80040ba:	490a      	ldr	r1, [pc, #40]	@ (80040e4 <HAL_UART_RxCpltCallback+0xc8>)
 80040bc:	4808      	ldr	r0, [pc, #32]	@ (80040e0 <HAL_UART_RxCpltCallback+0xc4>)
 80040be:	f007 f83f 	bl	800b140 <HAL_UART_Receive_IT>
		}
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000500 	.word	0x20000500
 80040d0:	2000067d 	.word	0x2000067d
 80040d4:	2000067c 	.word	0x2000067c
 80040d8:	200005fc 	.word	0x200005fc
 80040dc:	20002440 	.word	0x20002440
 80040e0:	20000588 	.word	0x20000588
 80040e4:	200005ee 	.word	0x200005ee
 80040e8:	200005ef 	.word	0x200005ef
 80040ec:	200005cc 	.word	0x200005cc

080040f0 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]

	if(htim==&htim2){ // 1 sn
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a14      	ldr	r2, [pc, #80]	@ (800414c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d102      	bne.n	8004106 <HAL_TIM_PeriodElapsedCallback+0x16>
   lora_flag=1;
 8004100:	4b13      	ldr	r3, [pc, #76]	@ (8004150 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8004102:	2201      	movs	r2, #1
 8004104:	701a      	strb	r2, [r3, #0]
//		}
//		buzzer_long_counter++;

	}

	if(htim==&htim10){ //30ms
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a12      	ldr	r2, [pc, #72]	@ (8004154 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d102      	bne.n	8004114 <HAL_TIM_PeriodElapsedCallback+0x24>
	sensor_flag=1;
 800410e:	4b12      	ldr	r3, [pc, #72]	@ (8004158 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8004110:	2201      	movs	r2, #1
 8004112:	701a      	strb	r2, [r3, #0]
//		}
//		buzzer_ariza_counter++;
	}


	if(htim==&htim6){ // 200 ms timer
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a11      	ldr	r2, [pc, #68]	@ (800415c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d112      	bne.n	8004142 <HAL_TIM_PeriodElapsedCallback+0x52>
	timer_200ms_flag = 1;
 800411c:	4b10      	ldr	r3, [pc, #64]	@ (8004160 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]
	egu_durum_flag=1;
 8004122:	4b10      	ldr	r3, [pc, #64]	@ (8004164 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004124:	2201      	movs	r2, #1
 8004126:	701a      	strb	r2, [r3, #0]
//			buzzer_short_counter = 0;
//		}
//		buzzer_short_counter++;
//
//		counter++;
		if(counter == 15)
 8004128:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	2b0f      	cmp	r3, #15
 800412e:	d108      	bne.n	8004142 <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			adc_flag=1;
 8004130:	4b0e      	ldr	r3, [pc, #56]	@ (800416c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004132:	2201      	movs	r2, #1
 8004134:	701a      	strb	r2, [r3, #0]
			counter =0;
 8004136:	4b0c      	ldr	r3, [pc, #48]	@ (8004168 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8004138:	2200      	movs	r2, #0
 800413a:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_IT(&hadc1);
 800413c:	480c      	ldr	r0, [pc, #48]	@ (8004170 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800413e:	f002 fa33 	bl	80065a8 <HAL_ADC_Start_IT>


	}


}
 8004142:	bf00      	nop
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000354 	.word	0x20000354
 8004150:	200023e0 	.word	0x200023e0
 8004154:	2000042c 	.word	0x2000042c
 8004158:	200023e1 	.word	0x200023e1
 800415c:	2000039c 	.word	0x2000039c
 8004160:	20000685 	.word	0x20000685
 8004164:	200023e2 	.word	0x200023e2
 8004168:	200005f8 	.word	0x200005f8
 800416c:	200005f9 	.word	0x200005f9
 8004170:	20000260 	.word	0x20000260

08004174 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1 )
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a09      	ldr	r2, [pc, #36]	@ (80041a8 <HAL_ADC_ConvCpltCallback+0x34>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d10c      	bne.n	80041a0 <HAL_ADC_ConvCpltCallback+0x2c>
	{
		adc= HAL_ADC_GetValue(&hadc1);
 8004186:	4809      	ldr	r0, [pc, #36]	@ (80041ac <HAL_ADC_ConvCpltCallback+0x38>)
 8004188:	f002 fbfc 	bl	8006984 <HAL_ADC_GetValue>
 800418c:	ee07 0a90 	vmov	s15, r0
 8004190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <HAL_ADC_ConvCpltCallback+0x3c>)
 8004196:	edc3 7a00 	vstr	s15, [r3]


		adc_flag = 0;
 800419a:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_ADC_ConvCpltCallback+0x40>)
 800419c:	2200      	movs	r2, #0
 800419e:	701a      	strb	r2, [r3, #0]
	}
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40012000 	.word	0x40012000
 80041ac:	20000260 	.word	0x20000260
 80041b0:	200005f4 	.word	0x200005f4
 80041b4:	200005f9 	.word	0x200005f9

080041b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041be:	f002 f919 	bl	80063f4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041c2:	f000 fdfb 	bl	8004dbc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80041c6:	f001 f8c5 	bl	8005354 <MX_GPIO_Init>
  MX_ADC1_Init();
 80041ca:	f000 fe63 	bl	8004e94 <MX_ADC1_Init>
  MX_I2C1_Init();
 80041ce:	f000 feb3 	bl	8004f38 <MX_I2C1_Init>
  MX_SPI1_Init();
 80041d2:	f000 fedf 	bl	8004f94 <MX_SPI1_Init>
  MX_UART4_Init();
 80041d6:	f001 f815 	bl	8005204 <MX_UART4_Init>
  MX_USART2_UART_Init();
 80041da:	f001 f83d 	bl	8005258 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80041de:	f001 f865 	bl	80052ac <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80041e2:	f001 f88d 	bl	8005300 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80041e6:	f007 ff43 	bl	800c070 <MX_FATFS_Init>
  MX_TIM11_Init();
 80041ea:	f000 ffe7 	bl	80051bc <MX_TIM11_Init>
  MX_TIM10_Init();
 80041ee:	f000 ffc1 	bl	8005174 <MX_TIM10_Init>
  MX_TIM6_Init();
 80041f2:	f000 ff53 	bl	800509c <MX_TIM6_Init>
  MX_TIM7_Init();
 80041f6:	f000 ff87 	bl	8005108 <MX_TIM7_Init>
  MX_TIM2_Init();
 80041fa:	f000 ff01 	bl	8005000 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80041fe:	2201      	movs	r2, #1
 8004200:	2102      	movs	r1, #2
 8004202:	48c3      	ldr	r0, [pc, #780]	@ (8004510 <main+0x358>)
 8004204:	f003 f968 	bl	80074d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8004208:	2201      	movs	r2, #1
 800420a:	2104      	movs	r1, #4
 800420c:	48c1      	ldr	r0, [pc, #772]	@ (8004514 <main+0x35c>)
 800420e:	f003 f963 	bl	80074d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8004212:	2201      	movs	r2, #1
 8004214:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004218:	48bd      	ldr	r0, [pc, #756]	@ (8004510 <main+0x358>)
 800421a:	f003 f95d 	bl	80074d8 <HAL_GPIO_WritePin>

  ///KURTARMA PORTLARI KAPALI EMIN OL
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);//A
 800421e:	2200      	movs	r2, #0
 8004220:	2110      	movs	r1, #16
 8004222:	48bc      	ldr	r0, [pc, #752]	@ (8004514 <main+0x35c>)
 8004224:	f003 f958 	bl	80074d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);//B
 8004228:	2200      	movs	r2, #0
 800422a:	2108      	movs	r1, #8
 800422c:	48b9      	ldr	r0, [pc, #740]	@ (8004514 <main+0x35c>)
 800422e:	f003 f953 	bl	80074d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);//C
 8004232:	2200      	movs	r2, #0
 8004234:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004238:	48b5      	ldr	r0, [pc, #724]	@ (8004510 <main+0x358>)
 800423a:	f003 f94d 	bl	80074d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);//D
 800423e:	2200      	movs	r2, #0
 8004240:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004244:	48b2      	ldr	r0, [pc, #712]	@ (8004510 <main+0x358>)
 8004246:	f003 f947 	bl	80074d8 <HAL_GPIO_WritePin>

  HAL_UART_Receive_IT(&huart2,&rx_data,1);
 800424a:	2201      	movs	r2, #1
 800424c:	49b2      	ldr	r1, [pc, #712]	@ (8004518 <main+0x360>)
 800424e:	48b3      	ldr	r0, [pc, #716]	@ (800451c <main+0x364>)
 8004250:	f006 ff76 	bl	800b140 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &rx_data_EGU, 1);
 8004254:	2201      	movs	r2, #1
 8004256:	49b2      	ldr	r1, [pc, #712]	@ (8004520 <main+0x368>)
 8004258:	48b2      	ldr	r0, [pc, #712]	@ (8004524 <main+0x36c>)
 800425a:	f006 ff71 	bl	800b140 <HAL_UART_Receive_IT>
  //HAL_TIM_Base_Start_IT(&htim11);
  HAL_TIM_Base_Start_IT(&htim10);
 800425e:	48b2      	ldr	r0, [pc, #712]	@ (8004528 <main+0x370>)
 8004260:	f006 f9ea 	bl	800a638 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8004264:	48b1      	ldr	r0, [pc, #708]	@ (800452c <main+0x374>)
 8004266:	f006 f9e7 	bl	800a638 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Stop_IT(&htim7);
 800426a:	48b1      	ldr	r0, [pc, #708]	@ (8004530 <main+0x378>)
 800426c:	f006 fa54 	bl	800a718 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8004270:	48b0      	ldr	r0, [pc, #704]	@ (8004534 <main+0x37c>)
 8004272:	f006 f9e1 	bl	800a638 <HAL_TIM_Base_Start_IT>

  MAFilter_Init(&accx);
 8004276:	48b0      	ldr	r0, [pc, #704]	@ (8004538 <main+0x380>)
 8004278:	f7fe fa90 	bl	800279c <MAFilter_Init>
  FIRFilter_Init(&IMU_GYROY);
 800427c:	48af      	ldr	r0, [pc, #700]	@ (800453c <main+0x384>)
 800427e:	f7fe fa0f 	bl	80026a0 <FIRFilter_Init>
  FIRFilter_Init(&IMU_GYROX);
 8004282:	48af      	ldr	r0, [pc, #700]	@ (8004540 <main+0x388>)
 8004284:	f7fe fa0c 	bl	80026a0 <FIRFilter_Init>
  FIRFilter_Init(&IMU_GYROZ);
 8004288:	48ae      	ldr	r0, [pc, #696]	@ (8004544 <main+0x38c>)
 800428a:	f7fe fa09 	bl	80026a0 <FIRFilter_Init>


  lwgps_init(&gps);
 800428e:	48ae      	ldr	r0, [pc, #696]	@ (8004548 <main+0x390>)
 8004290:	f7ff fdf6 	bl	8003e80 <lwgps_init>
 // W25Q_Reset();
  LSM6DSLTR_Init();
 8004294:	f7fe faa4 	bl	80027e0 <LSM6DSLTR_Init>
  E220_CONFIG(0x6,0x4A,0X10,1);
 8004298:	2301      	movs	r3, #1
 800429a:	2210      	movs	r2, #16
 800429c:	214a      	movs	r1, #74	@ 0x4a
 800429e:	2006      	movs	r0, #6
 80042a0:	f001 f904 	bl	80054ac <E220_CONFIG>
  HAL_ADC_Start_IT(&hadc1);
 80042a4:	48a9      	ldr	r0, [pc, #676]	@ (800454c <main+0x394>)
 80042a6:	f002 f97f 	bl	80065a8 <HAL_ADC_Start_IT>

  dev.dev_id = BME280_I2C_ADDR_PRIM;
 80042aa:	4ba9      	ldr	r3, [pc, #676]	@ (8004550 <main+0x398>)
 80042ac:	2276      	movs	r2, #118	@ 0x76
 80042ae:	705a      	strb	r2, [r3, #1]
  dev.intf = BME280_I2C_INTF;
 80042b0:	4ba7      	ldr	r3, [pc, #668]	@ (8004550 <main+0x398>)
 80042b2:	2201      	movs	r2, #1
 80042b4:	709a      	strb	r2, [r3, #2]
  dev.read = user_i2c_read;
 80042b6:	4ba6      	ldr	r3, [pc, #664]	@ (8004550 <main+0x398>)
 80042b8:	4aa6      	ldr	r2, [pc, #664]	@ (8004554 <main+0x39c>)
 80042ba:	605a      	str	r2, [r3, #4]
  dev.write = user_i2c_write;
 80042bc:	4ba4      	ldr	r3, [pc, #656]	@ (8004550 <main+0x398>)
 80042be:	4aa6      	ldr	r2, [pc, #664]	@ (8004558 <main+0x3a0>)
 80042c0:	609a      	str	r2, [r3, #8]
  dev.delay_ms = user_delay_ms;
 80042c2:	4ba3      	ldr	r3, [pc, #652]	@ (8004550 <main+0x398>)
 80042c4:	4aa5      	ldr	r2, [pc, #660]	@ (800455c <main+0x3a4>)
 80042c6:	60da      	str	r2, [r3, #12]

  rslt = bme280_init(&dev);
 80042c8:	48a1      	ldr	r0, [pc, #644]	@ (8004550 <main+0x398>)
 80042ca:	f7fc fef3 	bl	80010b4 <bme280_init>
 80042ce:	4603      	mov	r3, r0
 80042d0:	461a      	mov	r2, r3
 80042d2:	4ba3      	ldr	r3, [pc, #652]	@ (8004560 <main+0x3a8>)
 80042d4:	701a      	strb	r2, [r3, #0]

  dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80042d6:	4b9e      	ldr	r3, [pc, #632]	@ (8004550 <main+0x398>)
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  dev.settings.osr_p = BME280_OVERSAMPLING_4X;
 80042de:	4b9c      	ldr	r3, [pc, #624]	@ (8004550 <main+0x398>)
 80042e0:	2203      	movs	r2, #3
 80042e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 80042e6:	4b9a      	ldr	r3, [pc, #616]	@ (8004550 <main+0x398>)
 80042e8:	2202      	movs	r2, #2
 80042ea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  dev.settings.filter = BME280_FILTER_COEFF_16;
 80042ee:	4b98      	ldr	r3, [pc, #608]	@ (8004550 <main+0x398>)
 80042f0:	2204      	movs	r2, #4
 80042f2:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80042f6:	4996      	ldr	r1, [pc, #600]	@ (8004550 <main+0x398>)
 80042f8:	200f      	movs	r0, #15
 80042fa:	f7fc ffcf 	bl	800129c <bme280_set_sensor_settings>
 80042fe:	4603      	mov	r3, r0
 8004300:	461a      	mov	r2, r3
 8004302:	4b97      	ldr	r3, [pc, #604]	@ (8004560 <main+0x3a8>)
 8004304:	701a      	strb	r2, [r3, #0]

  ////ALTITUDE OFFSET
   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8004306:	2110      	movs	r1, #16
 8004308:	4881      	ldr	r0, [pc, #516]	@ (8004510 <main+0x358>)
 800430a:	f003 f8fe 	bl	800750a <HAL_GPIO_TogglePin>
   Altitude_Offset();
 800430e:	f001 fbdb 	bl	8005ac8 <Altitude_Offset>
   HAL_Delay(1000);
 8004312:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004316:	f002 f8df 	bl	80064d8 <HAL_Delay>
   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 800431a:	2110      	movs	r1, #16
 800431c:	487c      	ldr	r0, [pc, #496]	@ (8004510 <main+0x358>)
 800431e:	f003 f8f4 	bl	800750a <HAL_GPIO_TogglePin>
   KalmanFilter_Init(&kf, 0.005, 0.1, 0.0); // Adjust Q=0.01 idi and R based on your system characteristics
 8004322:	ed9f 1a90 	vldr	s2, [pc, #576]	@ 8004564 <main+0x3ac>
 8004326:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8004568 <main+0x3b0>
 800432a:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 800456c <main+0x3b4>
 800432e:	4890      	ldr	r0, [pc, #576]	@ (8004570 <main+0x3b8>)
 8004330:	f7ff f882 	bl	8003438 <KalmanFilter_Init>

   W25Q_Read(1, 0,  256, test);
 8004334:	4b8f      	ldr	r3, [pc, #572]	@ (8004574 <main+0x3bc>)
 8004336:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800433a:	2100      	movs	r1, #0
 800433c:	2001      	movs	r0, #1
 800433e:	f7fe fd41 	bl	8002dc4 <W25Q_Read>

 //  W25Q_Read(1, 0, sizeof(flash_accX), flash_accX);
   buzzer_short = 0;
 8004342:	4b8d      	ldr	r3, [pc, #564]	@ (8004578 <main+0x3c0>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {

/********************* Sensor lm **************************************************/
	if(sensor_flag==1)
 8004348:	4b8c      	ldr	r3, [pc, #560]	@ (800457c <main+0x3c4>)
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b01      	cmp	r3, #1
 800434e:	f040 8154 	bne.w	80045fa <main+0x442>
	{
		 sensor_flag=0;
 8004352:	4b8a      	ldr	r3, [pc, #552]	@ (800457c <main+0x3c4>)
 8004354:	2200      	movs	r2, #0
 8004356:	701a      	strb	r2, [r3, #0]
		 prev_alt=altitude_kalman;
 8004358:	4b89      	ldr	r3, [pc, #548]	@ (8004580 <main+0x3c8>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a89      	ldr	r2, [pc, #548]	@ (8004584 <main+0x3cc>)
 800435e:	6013      	str	r3, [r2, #0]
		 rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8004360:	497b      	ldr	r1, [pc, #492]	@ (8004550 <main+0x398>)
 8004362:	2001      	movs	r0, #1
 8004364:	f7fc ffef 	bl	8001346 <bme280_set_sensor_mode>
 8004368:	4603      	mov	r3, r0
 800436a:	461a      	mov	r2, r3
 800436c:	4b7c      	ldr	r3, [pc, #496]	@ (8004560 <main+0x3a8>)
 800436e:	701a      	strb	r2, [r3, #0]
		/* ?? ? */
		rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8004370:	4a77      	ldr	r2, [pc, #476]	@ (8004550 <main+0x398>)
 8004372:	4985      	ldr	r1, [pc, #532]	@ (8004588 <main+0x3d0>)
 8004374:	2007      	movs	r0, #7
 8004376:	f7fd f862 	bl	800143e <bme280_get_sensor_data>
 800437a:	4603      	mov	r3, r0
 800437c:	461a      	mov	r2, r3
 800437e:	4b78      	ldr	r3, [pc, #480]	@ (8004560 <main+0x3a8>)
 8004380:	701a      	strb	r2, [r3, #0]

		if(rslt == BME280_OK)
 8004382:	4b77      	ldr	r3, [pc, #476]	@ (8004560 <main+0x3a8>)
 8004384:	f993 3000 	ldrsb.w	r3, [r3]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d14c      	bne.n	8004426 <main+0x26e>
		{
		  temperature = comp_data.temperature/100.00;
 800438c:	4b7e      	ldr	r3, [pc, #504]	@ (8004588 <main+0x3d0>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	4618      	mov	r0, r3
 8004392:	f7fc f8df 	bl	8000554 <__aeabi_i2d>
 8004396:	f04f 0200 	mov.w	r2, #0
 800439a:	4b7c      	ldr	r3, [pc, #496]	@ (800458c <main+0x3d4>)
 800439c:	f7fc fa6e 	bl	800087c <__aeabi_ddiv>
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	4610      	mov	r0, r2
 80043a6:	4619      	mov	r1, r3
 80043a8:	f7fc fc36 	bl	8000c18 <__aeabi_d2f>
 80043ac:	4603      	mov	r3, r0
 80043ae:	4a78      	ldr	r2, [pc, #480]	@ (8004590 <main+0x3d8>)
 80043b0:	6013      	str	r3, [r2, #0]
		  humidity = comp_data.humidity;
 80043b2:	4b75      	ldr	r3, [pc, #468]	@ (8004588 <main+0x3d0>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	ee07 3a90 	vmov	s15, r3
 80043ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043be:	4b75      	ldr	r3, [pc, #468]	@ (8004594 <main+0x3dc>)
 80043c0:	edc3 7a00 	vstr	s15, [r3]
		  pressure = comp_data.pressure;
 80043c4:	4b70      	ldr	r3, [pc, #448]	@ (8004588 <main+0x3d0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	ee07 3a90 	vmov	s15, r3
 80043cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043d0:	4b71      	ldr	r3, [pc, #452]	@ (8004598 <main+0x3e0>)
 80043d2:	edc3 7a00 	vstr	s15, [r3]
		  altitude=BME280_Get_Altitude()-offset_altitude;
 80043d6:	f001 f8c7 	bl	8005568 <BME280_Get_Altitude>
 80043da:	eeb0 7a40 	vmov.f32	s14, s0
 80043de:	4b6f      	ldr	r3, [pc, #444]	@ (800459c <main+0x3e4>)
 80043e0:	edd3 7a00 	vldr	s15, [r3]
 80043e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043e8:	4b6d      	ldr	r3, [pc, #436]	@ (80045a0 <main+0x3e8>)
 80043ea:	edc3 7a00 	vstr	s15, [r3]
		  altitude_kalman= KalmanFilter_Update(&kf, altitude);
 80043ee:	4b6c      	ldr	r3, [pc, #432]	@ (80045a0 <main+0x3e8>)
 80043f0:	edd3 7a00 	vldr	s15, [r3]
 80043f4:	eeb0 0a67 	vmov.f32	s0, s15
 80043f8:	485d      	ldr	r0, [pc, #372]	@ (8004570 <main+0x3b8>)
 80043fa:	f7ff f83f 	bl	800347c <KalmanFilter_Update>
 80043fe:	eef0 7a40 	vmov.f32	s15, s0
 8004402:	4b5f      	ldr	r3, [pc, #380]	@ (8004580 <main+0x3c8>)
 8004404:	edc3 7a00 	vstr	s15, [r3]
		  speed=(altitude_kalman-prev_alt)*20;
 8004408:	4b5d      	ldr	r3, [pc, #372]	@ (8004580 <main+0x3c8>)
 800440a:	ed93 7a00 	vldr	s14, [r3]
 800440e:	4b5d      	ldr	r3, [pc, #372]	@ (8004584 <main+0x3cc>)
 8004410:	edd3 7a00 	vldr	s15, [r3]
 8004414:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004418:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800441c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004420:	4b60      	ldr	r3, [pc, #384]	@ (80045a4 <main+0x3ec>)
 8004422:	edc3 7a00 	vstr	s15, [r3]
    	}

		 LSM6DSLTR_Read_Accel_Data(&Lsm_Sensor);
 8004426:	4860      	ldr	r0, [pc, #384]	@ (80045a8 <main+0x3f0>)
 8004428:	f7fe fa2a 	bl	8002880 <LSM6DSLTR_Read_Accel_Data>
		 calculate_roll_pitch(&Lsm_Sensor);
 800442c:	485e      	ldr	r0, [pc, #376]	@ (80045a8 <main+0x3f0>)
 800442e:	f7fe fb9b 	bl	8002b68 <calculate_roll_pitch>
		 LSM6DSLTR_Read_Gyro_Data(&Lsm_Sensor);
 8004432:	485d      	ldr	r0, [pc, #372]	@ (80045a8 <main+0x3f0>)
 8004434:	f7fe fafe 	bl	8002a34 <LSM6DSLTR_Read_Gyro_Data>
		 update_angles(&Lsm_Sensor);
 8004438:	485b      	ldr	r0, [pc, #364]	@ (80045a8 <main+0x3f0>)
 800443a:	f7fe fc1b 	bl	8002c74 <update_angles>

		 Lsm_Sensor.Accel_X=FIRFilter_Update(&accx,  Lsm_Sensor.Accel_X);
 800443e:	4b5a      	ldr	r3, [pc, #360]	@ (80045a8 <main+0x3f0>)
 8004440:	edd3 7a00 	vldr	s15, [r3]
 8004444:	eeb0 0a67 	vmov.f32	s0, s15
 8004448:	483b      	ldr	r0, [pc, #236]	@ (8004538 <main+0x380>)
 800444a:	f7fe f94b 	bl	80026e4 <FIRFilter_Update>
 800444e:	eef0 7a40 	vmov.f32	s15, s0
 8004452:	4b55      	ldr	r3, [pc, #340]	@ (80045a8 <main+0x3f0>)
 8004454:	edc3 7a00 	vstr	s15, [r3]
		 Lsm_Sensor.Gyro_X=FIRFilter_Update(&IMU_GYROX,  Lsm_Sensor.Gyro_X);
 8004458:	4b53      	ldr	r3, [pc, #332]	@ (80045a8 <main+0x3f0>)
 800445a:	edd3 7a03 	vldr	s15, [r3, #12]
 800445e:	eeb0 0a67 	vmov.f32	s0, s15
 8004462:	4837      	ldr	r0, [pc, #220]	@ (8004540 <main+0x388>)
 8004464:	f7fe f93e 	bl	80026e4 <FIRFilter_Update>
 8004468:	eef0 7a40 	vmov.f32	s15, s0
 800446c:	4b4e      	ldr	r3, [pc, #312]	@ (80045a8 <main+0x3f0>)
 800446e:	edc3 7a03 	vstr	s15, [r3, #12]
		 Lsm_Sensor.Gyro_Y=FIRFilter_Update(&IMU_GYROY, Lsm_Sensor.Gyro_Y);
 8004472:	4b4d      	ldr	r3, [pc, #308]	@ (80045a8 <main+0x3f0>)
 8004474:	edd3 7a04 	vldr	s15, [r3, #16]
 8004478:	eeb0 0a67 	vmov.f32	s0, s15
 800447c:	482f      	ldr	r0, [pc, #188]	@ (800453c <main+0x384>)
 800447e:	f7fe f931 	bl	80026e4 <FIRFilter_Update>
 8004482:	eef0 7a40 	vmov.f32	s15, s0
 8004486:	4b48      	ldr	r3, [pc, #288]	@ (80045a8 <main+0x3f0>)
 8004488:	edc3 7a04 	vstr	s15, [r3, #16]
		 Lsm_Sensor.Gyro_Z=FIRFilter_Update(&IMU_GYROZ, Lsm_Sensor.Gyro_Z);
 800448c:	4b46      	ldr	r3, [pc, #280]	@ (80045a8 <main+0x3f0>)
 800448e:	edd3 7a05 	vldr	s15, [r3, #20]
 8004492:	eeb0 0a67 	vmov.f32	s0, s15
 8004496:	482b      	ldr	r0, [pc, #172]	@ (8004544 <main+0x38c>)
 8004498:	f7fe f924 	bl	80026e4 <FIRFilter_Update>
 800449c:	eef0 7a40 	vmov.f32	s15, s0
 80044a0:	4b41      	ldr	r3, [pc, #260]	@ (80045a8 <main+0x3f0>)
 80044a2:	edc3 7a05 	vstr	s15, [r3, #20]

		 toplam_pitch+= Lsm_Sensor.Pitch;
 80044a6:	4b40      	ldr	r3, [pc, #256]	@ (80045a8 <main+0x3f0>)
 80044a8:	ed93 7a07 	vldr	s14, [r3, #28]
 80044ac:	4b3f      	ldr	r3, [pc, #252]	@ (80045ac <main+0x3f4>)
 80044ae:	edd3 7a00 	vldr	s15, [r3]
 80044b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044b6:	4b3d      	ldr	r3, [pc, #244]	@ (80045ac <main+0x3f4>)
 80044b8:	edc3 7a00 	vstr	s15, [r3]
		 toplam_roll+= Lsm_Sensor.Roll;
 80044bc:	4b3a      	ldr	r3, [pc, #232]	@ (80045a8 <main+0x3f0>)
 80044be:	ed93 7a06 	vldr	s14, [r3, #24]
 80044c2:	4b3b      	ldr	r3, [pc, #236]	@ (80045b0 <main+0x3f8>)
 80044c4:	edd3 7a00 	vldr	s15, [r3]
 80044c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044cc:	4b38      	ldr	r3, [pc, #224]	@ (80045b0 <main+0x3f8>)
 80044ce:	edc3 7a00 	vstr	s15, [r3]

		 sensor_counter++;
 80044d2:	4b38      	ldr	r3, [pc, #224]	@ (80045b4 <main+0x3fc>)
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	3301      	adds	r3, #1
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	4b36      	ldr	r3, [pc, #216]	@ (80045b4 <main+0x3fc>)
 80044dc:	701a      	strb	r2, [r3, #0]
		 if(sensor_counter == 6)
 80044de:	4b35      	ldr	r3, [pc, #212]	@ (80045b4 <main+0x3fc>)
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2b06      	cmp	r3, #6
 80044e4:	d177      	bne.n	80045d6 <main+0x41e>
		 {
			 real_pitch = toplam_pitch/6;
 80044e6:	4b31      	ldr	r3, [pc, #196]	@ (80045ac <main+0x3f4>)
 80044e8:	ed93 7a00 	vldr	s14, [r3]
 80044ec:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 80044f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044f4:	4b30      	ldr	r3, [pc, #192]	@ (80045b8 <main+0x400>)
 80044f6:	edc3 7a00 	vstr	s15, [r3]
			 real_roll = toplam_roll/6;
 80044fa:	4b2d      	ldr	r3, [pc, #180]	@ (80045b0 <main+0x3f8>)
 80044fc:	ed93 7a00 	vldr	s14, [r3]
 8004500:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 8004504:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004508:	4b2c      	ldr	r3, [pc, #176]	@ (80045bc <main+0x404>)
 800450a:	edc3 7a00 	vstr	s15, [r3]
 800450e:	e057      	b.n	80045c0 <main+0x408>
 8004510:	40020800 	.word	0x40020800
 8004514:	40020400 	.word	0x40020400
 8004518:	2000067d 	.word	0x2000067d
 800451c:	20000500 	.word	0x20000500
 8004520:	200005ee 	.word	0x200005ee
 8004524:	20000588 	.word	0x20000588
 8004528:	2000042c 	.word	0x2000042c
 800452c:	2000039c 	.word	0x2000039c
 8004530:	200003e4 	.word	0x200003e4
 8004534:	20000354 	.word	0x20000354
 8004538:	20002514 	.word	0x20002514
 800453c:	200025a4 	.word	0x200025a4
 8004540:	2000255c 	.word	0x2000255c
 8004544:	200025ec 	.word	0x200025ec
 8004548:	20002440 	.word	0x20002440
 800454c:	20000260 	.word	0x20000260
 8004550:	20002634 	.word	0x20002634
 8004554:	08005659 	.word	0x08005659
 8004558:	080056e1 	.word	0x080056e1
 800455c:	080056c9 	.word	0x080056c9
 8004560:	20002680 	.word	0x20002680
 8004564:	00000000 	.word	0x00000000
 8004568:	3dcccccd 	.word	0x3dcccccd
 800456c:	3ba3d70a 	.word	0x3ba3d70a
 8004570:	20002424 	.word	0x20002424
 8004574:	200022e0 	.word	0x200022e0
 8004578:	20000688 	.word	0x20000688
 800457c:	200023e1 	.word	0x200023e1
 8004580:	20002408 	.word	0x20002408
 8004584:	200023fc 	.word	0x200023fc
 8004588:	20002674 	.word	0x20002674
 800458c:	40590000 	.word	0x40590000
 8004590:	200023e4 	.word	0x200023e4
 8004594:	200023e8 	.word	0x200023e8
 8004598:	200023f4 	.word	0x200023f4
 800459c:	200023f0 	.word	0x200023f0
 80045a0:	200023ec 	.word	0x200023ec
 80045a4:	20002400 	.word	0x20002400
 80045a8:	200024f0 	.word	0x200024f0
 80045ac:	20002414 	.word	0x20002414
 80045b0:	20002418 	.word	0x20002418
 80045b4:	20002420 	.word	0x20002420
 80045b8:	2000240c 	.word	0x2000240c
 80045bc:	20002410 	.word	0x20002410
			 toplam_roll=0;
 80045c0:	4ba5      	ldr	r3, [pc, #660]	@ (8004858 <main+0x6a0>)
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]
			 toplam_pitch=0;
 80045c8:	4ba4      	ldr	r3, [pc, #656]	@ (800485c <main+0x6a4>)
 80045ca:	f04f 0200 	mov.w	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]
			 sensor_counter =0;
 80045d0:	4ba3      	ldr	r3, [pc, #652]	@ (8004860 <main+0x6a8>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	701a      	strb	r2, [r3, #0]
		 }

		 magnetic_switch=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80045d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80045da:	48a2      	ldr	r0, [pc, #648]	@ (8004864 <main+0x6ac>)
 80045dc:	f002 ff64 	bl	80074a8 <HAL_GPIO_ReadPin>
 80045e0:	4603      	mov	r3, r0
 80045e2:	461a      	mov	r2, r3
 80045e4:	4ba0      	ldr	r3, [pc, #640]	@ (8004868 <main+0x6b0>)
 80045e6:	701a      	strb	r2, [r3, #0]
//		 else {
//			 buzzer_short=0;
//			 buzzer_long =0;
//		 }

		 BUTTON_STATE=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 80045e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045ec:	489d      	ldr	r0, [pc, #628]	@ (8004864 <main+0x6ac>)
 80045ee:	f002 ff5b 	bl	80074a8 <HAL_GPIO_ReadPin>
 80045f2:	4603      	mov	r3, r0
 80045f4:	461a      	mov	r2, r3
 80045f6:	4b9d      	ldr	r3, [pc, #628]	@ (800486c <main+0x6b4>)
 80045f8:	701a      	strb	r2, [r3, #0]


	}

/********************Lora Ayar ve Gnderme*****************************************************/
	if(lora_flag==1)
 80045fa:	4b9d      	ldr	r3, [pc, #628]	@ (8004870 <main+0x6b8>)
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d132      	bne.n	8004668 <main+0x4b0>
	{
	    lora_flag=0;
 8004602:	4b9b      	ldr	r3, [pc, #620]	@ (8004870 <main+0x6b8>)
 8004604:	2200      	movs	r2, #0
 8004606:	701a      	strb	r2, [r3, #0]

		loratx[0]=0x8;
 8004608:	4b9a      	ldr	r3, [pc, #616]	@ (8004874 <main+0x6bc>)
 800460a:	2208      	movs	r2, #8
 800460c:	701a      	strb	r2, [r3, #0]
		loratx[1]=0x2A;
 800460e:	4b99      	ldr	r3, [pc, #612]	@ (8004874 <main+0x6bc>)
 8004610:	222a      	movs	r2, #42	@ 0x2a
 8004612:	705a      	strb	r2, [r3, #1]
		loratx[2]=0x10;
 8004614:	4b97      	ldr	r3, [pc, #604]	@ (8004874 <main+0x6bc>)
 8004616:	2210      	movs	r2, #16
 8004618:	709a      	strb	r2, [r3, #2]
		loratx[3]=DEVICE_ID;
 800461a:	4b96      	ldr	r3, [pc, #600]	@ (8004874 <main+0x6bc>)
 800461c:	2202      	movs	r2, #2
 800461e:	70da      	strb	r2, [r3, #3]
		loratx[4]=gps.sats_in_view;
 8004620:	4b95      	ldr	r3, [pc, #596]	@ (8004878 <main+0x6c0>)
 8004622:	f893 204d 	ldrb.w	r2, [r3, #77]	@ 0x4d
 8004626:	4b93      	ldr	r3, [pc, #588]	@ (8004874 <main+0x6bc>)
 8004628:	711a      	strb	r2, [r3, #4]

		union_converter();
 800462a:	f001 f895 	bl	8005758 <union_converter>

		loratx[49]=(uint8_t)adc_pil_val;
 800462e:	4b93      	ldr	r3, [pc, #588]	@ (800487c <main+0x6c4>)
 8004630:	edd3 7a00 	vldr	s15, [r3]
 8004634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004638:	edc7 7a01 	vstr	s15, [r7, #4]
 800463c:	793b      	ldrb	r3, [r7, #4]
 800463e:	b2da      	uxtb	r2, r3
 8004640:	4b8c      	ldr	r3, [pc, #560]	@ (8004874 <main+0x6bc>)
 8004642:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		loratx[50]=v4_mod;
 8004646:	4b8e      	ldr	r3, [pc, #568]	@ (8004880 <main+0x6c8>)
 8004648:	781a      	ldrb	r2, [r3, #0]
 800464a:	4b8a      	ldr	r3, [pc, #552]	@ (8004874 <main+0x6bc>)
 800464c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
		loratx[51]=magnetic_switch;
 8004650:	4b85      	ldr	r3, [pc, #532]	@ (8004868 <main+0x6b0>)
 8004652:	781a      	ldrb	r2, [r3, #0]
 8004654:	4b87      	ldr	r3, [pc, #540]	@ (8004874 <main+0x6bc>)
 8004656:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

		////////EGU PART
		EGU_Buff_Load();
 800465a:	f001 f9d1 	bl	8005a00 <EGU_Buff_Load>

		HAL_UART_Transmit_IT(&huart3,loratx,sizeof(loratx));
 800465e:	2246      	movs	r2, #70	@ 0x46
 8004660:	4984      	ldr	r1, [pc, #528]	@ (8004874 <main+0x6bc>)
 8004662:	4888      	ldr	r0, [pc, #544]	@ (8004884 <main+0x6cc>)
 8004664:	f006 fd27 	bl	800b0b6 <HAL_UART_Transmit_IT>

	}


/************ EG durum sorgusu gnder **************************************************/
	if(egu_durum_flag==1)
 8004668:	4b87      	ldr	r3, [pc, #540]	@ (8004888 <main+0x6d0>)
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d109      	bne.n	8004684 <main+0x4cc>
	{
		egu_durum_flag=0;
 8004670:	4b85      	ldr	r3, [pc, #532]	@ (8004888 <main+0x6d0>)
 8004672:	2200      	movs	r2, #0
 8004674:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart6, EGU_durum_sorgusu, 5, 1000);
 8004676:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800467a:	2205      	movs	r2, #5
 800467c:	4983      	ldr	r1, [pc, #524]	@ (800488c <main+0x6d4>)
 800467e:	4884      	ldr	r0, [pc, #528]	@ (8004890 <main+0x6d8>)
 8004680:	f006 fc87 	bl	800af92 <HAL_UART_Transmit>
	}


/**************************Algoritma****************************************************/
		  switch(SUSTAINER){
 8004684:	4b83      	ldr	r3, [pc, #524]	@ (8004894 <main+0x6dc>)
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	2b06      	cmp	r3, #6
 800468a:	f200 8122 	bhi.w	80048d2 <main+0x71a>
 800468e:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <main+0x4dc>)
 8004690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004694:	080046b1 	.word	0x080046b1
 8004698:	080046d5 	.word	0x080046d5
 800469c:	080046e3 	.word	0x080046e3
 80046a0:	0800472f 	.word	0x0800472f
 80046a4:	08004783 	.word	0x08004783
 80046a8:	080047e5 	.word	0x080047e5
 80046ac:	0800484b 	.word	0x0800484b

		  case RAMPA:
				v4_mod=1;
 80046b0:	4b73      	ldr	r3, [pc, #460]	@ (8004880 <main+0x6c8>)
 80046b2:	2201      	movs	r2, #1
 80046b4:	701a      	strb	r2, [r3, #0]
			  //RAMPA MODU ROKET RAMPADA EG SWTCHLER VE ALT KADEME HABERLE?ME KONTROL ET

				if(Lsm_Sensor.Accel_X > 5 )
 80046b6:	4b78      	ldr	r3, [pc, #480]	@ (8004898 <main+0x6e0>)
 80046b8:	edd3 7a00 	vldr	s15, [r3]
 80046bc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80046c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c8:	dc00      	bgt.n	80046cc <main+0x514>
				  {
					SUSTAINER=UCUS_BASLADI;
//					Buzzer(6, 300);
				  }

			  break;
 80046ca:	e102      	b.n	80048d2 <main+0x71a>
					SUSTAINER=UCUS_BASLADI;
 80046cc:	4b71      	ldr	r3, [pc, #452]	@ (8004894 <main+0x6dc>)
 80046ce:	2201      	movs	r2, #1
 80046d0:	701a      	strb	r2, [r3, #0]
			  break;
 80046d2:	e0fe      	b.n	80048d2 <main+0x71a>

		  case UCUS_BASLADI:
				v4_mod=2;
 80046d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004880 <main+0x6c8>)
 80046d6:	2202      	movs	r2, #2
 80046d8:	701a      	strb	r2, [r3, #0]
				// FLASH MEMORYE KAYDETMEYE BASLA

				SUSTAINER=KADEMEAYRILDIMI;
 80046da:	4b6e      	ldr	r3, [pc, #440]	@ (8004894 <main+0x6dc>)
 80046dc:	2202      	movs	r2, #2
 80046de:	701a      	strb	r2, [r3, #0]

			 break;
 80046e0:	e0f7      	b.n	80048d2 <main+0x71a>

		  case KADEMEAYRILDIMI:
				v4_mod=3;
 80046e2:	4b67      	ldr	r3, [pc, #412]	@ (8004880 <main+0x6c8>)
 80046e4:	2203      	movs	r2, #3
 80046e6:	701a      	strb	r2, [r3, #0]
					  //ALT KADEMEDEN GELEN SNYALE VE EG SWTCHLERNE BAK
					  //BELL BR SRE VE RTFA BOYUNCA AYRILMA OLMAZSA APOGEE YA GE
				if(timer_start_flag == 0){
 80046e8:	4b6c      	ldr	r3, [pc, #432]	@ (800489c <main+0x6e4>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d109      	bne.n	8004704 <main+0x54c>

					__HAL_TIM_SET_COUNTER(&htim7 , 0);
 80046f0:	4b6b      	ldr	r3, [pc, #428]	@ (80048a0 <main+0x6e8>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2200      	movs	r2, #0
 80046f6:	625a      	str	r2, [r3, #36]	@ 0x24
					HAL_TIM_Base_Start(&htim7);
 80046f8:	4869      	ldr	r0, [pc, #420]	@ (80048a0 <main+0x6e8>)
 80046fa:	f005 ff35 	bl	800a568 <HAL_TIM_Base_Start>
					timer_start_flag =1;
 80046fe:	4b67      	ldr	r3, [pc, #412]	@ (800489c <main+0x6e4>)
 8004700:	2201      	movs	r2, #1
 8004702:	701a      	strb	r2, [r3, #0]
				}
				/*manyetik switch
				 * */
				if((magnetic_switch==0) && TIM7->CNT >= 45000 && altitude_rampa_control == 1)
 8004704:	4b58      	ldr	r3, [pc, #352]	@ (8004868 <main+0x6b0>)
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	f040 80a2 	bne.w	8004852 <main+0x69a>
 800470e:	4b65      	ldr	r3, [pc, #404]	@ (80048a4 <main+0x6ec>)
 8004710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004712:	f64a 72c7 	movw	r2, #44999	@ 0xafc7
 8004716:	4293      	cmp	r3, r2
 8004718:	f240 809b 	bls.w	8004852 <main+0x69a>
 800471c:	4b62      	ldr	r3, [pc, #392]	@ (80048a8 <main+0x6f0>)
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b01      	cmp	r3, #1
 8004722:	f040 8096 	bne.w	8004852 <main+0x69a>
				{
				  SUSTAINER=AYRILDI;
 8004726:	4b5b      	ldr	r3, [pc, #364]	@ (8004894 <main+0x6dc>)
 8004728:	2203      	movs	r2, #3
 800472a:	701a      	strb	r2, [r3, #0]

//				  Buzzer(10, 100);
				}

			 break;
 800472c:	e091      	b.n	8004852 <main+0x69a>

		  case AYRILDI:
				v4_mod=4;
 800472e:	4b54      	ldr	r3, [pc, #336]	@ (8004880 <main+0x6c8>)
 8004730:	2204      	movs	r2, #4
 8004732:	701a      	strb	r2, [r3, #0]
					  //MOTOR ATE?LEME TALEB GNDER MEGU YE MESAJ AT

				HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8004734:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004738:	2205      	movs	r2, #5
 800473a:	495c      	ldr	r1, [pc, #368]	@ (80048ac <main+0x6f4>)
 800473c:	4854      	ldr	r0, [pc, #336]	@ (8004890 <main+0x6d8>)
 800473e:	f006 fc28 	bl	800af92 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8004742:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004746:	2205      	movs	r2, #5
 8004748:	4958      	ldr	r1, [pc, #352]	@ (80048ac <main+0x6f4>)
 800474a:	4851      	ldr	r0, [pc, #324]	@ (8004890 <main+0x6d8>)
 800474c:	f006 fc21 	bl	800af92 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 8004750:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004754:	2205      	movs	r2, #5
 8004756:	4955      	ldr	r1, [pc, #340]	@ (80048ac <main+0x6f4>)
 8004758:	484d      	ldr	r0, [pc, #308]	@ (8004890 <main+0x6d8>)
 800475a:	f006 fc1a 	bl	800af92 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 800475e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004762:	2205      	movs	r2, #5
 8004764:	4951      	ldr	r1, [pc, #324]	@ (80048ac <main+0x6f4>)
 8004766:	484a      	ldr	r0, [pc, #296]	@ (8004890 <main+0x6d8>)
 8004768:	f006 fc13 	bl	800af92 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart6, EGU_motor_atesleme, 5, 1000);
 800476c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004770:	2205      	movs	r2, #5
 8004772:	494e      	ldr	r1, [pc, #312]	@ (80048ac <main+0x6f4>)
 8004774:	4846      	ldr	r0, [pc, #280]	@ (8004890 <main+0x6d8>)
 8004776:	f006 fc0c 	bl	800af92 <HAL_UART_Transmit>
				SUSTAINER=APOGEE;
 800477a:	4b46      	ldr	r3, [pc, #280]	@ (8004894 <main+0x6dc>)
 800477c:	2204      	movs	r2, #4
 800477e:	701a      	strb	r2, [r3, #0]

			 break;
 8004780:	e0a7      	b.n	80048d2 <main+0x71a>

		  case APOGEE:
				v4_mod=5;
 8004782:	4b3f      	ldr	r3, [pc, #252]	@ (8004880 <main+0x6c8>)
 8004784:	2205      	movs	r2, #5
 8004786:	701a      	strb	r2, [r3, #0]
					  //AYRILMA GEREKLE?MESE BLE APOGEE LE ROKET KURTAR *ucus baslad ksmna timer kuracam ona gre ayrldmdan APOGEEya geecek


				if((real_pitch <= 32) && speed <= 2 && altitude < altitude_max )
 8004788:	4b49      	ldr	r3, [pc, #292]	@ (80048b0 <main+0x6f8>)
 800478a:	edd3 7a00 	vldr	s15, [r3]
 800478e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80048b4 <main+0x6fc>
 8004792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479a:	d900      	bls.n	800479e <main+0x5e6>
					SUSTAINER=SUSTAINER_ANA;
					altitude_rampa_control =0;
				}


			 break;
 800479c:	e099      	b.n	80048d2 <main+0x71a>
				if((real_pitch <= 32) && speed <= 2 && altitude < altitude_max )
 800479e:	4b46      	ldr	r3, [pc, #280]	@ (80048b8 <main+0x700>)
 80047a0:	edd3 7a00 	vldr	s15, [r3]
 80047a4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80047a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b0:	d900      	bls.n	80047b4 <main+0x5fc>
			 break;
 80047b2:	e08e      	b.n	80048d2 <main+0x71a>
				if((real_pitch <= 32) && speed <= 2 && altitude < altitude_max )
 80047b4:	4b41      	ldr	r3, [pc, #260]	@ (80048bc <main+0x704>)
 80047b6:	ed93 7a00 	vldr	s14, [r3]
 80047ba:	4b41      	ldr	r3, [pc, #260]	@ (80048c0 <main+0x708>)
 80047bc:	edd3 7a00 	vldr	s15, [r3]
 80047c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c8:	d400      	bmi.n	80047cc <main+0x614>
			 break;
 80047ca:	e082      	b.n	80048d2 <main+0x71a>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 80047cc:	2201      	movs	r2, #1
 80047ce:	2108      	movs	r1, #8
 80047d0:	483c      	ldr	r0, [pc, #240]	@ (80048c4 <main+0x70c>)
 80047d2:	f002 fe81 	bl	80074d8 <HAL_GPIO_WritePin>
					SUSTAINER=SUSTAINER_ANA;
 80047d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004894 <main+0x6dc>)
 80047d8:	2205      	movs	r2, #5
 80047da:	701a      	strb	r2, [r3, #0]
					altitude_rampa_control =0;
 80047dc:	4b32      	ldr	r3, [pc, #200]	@ (80048a8 <main+0x6f0>)
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
			 break;
 80047e2:	e076      	b.n	80048d2 <main+0x71a>

		  case SUSTAINER_ANA:
				v4_mod=6;
 80047e4:	4b26      	ldr	r3, [pc, #152]	@ (8004880 <main+0x6c8>)
 80047e6:	2206      	movs	r2, #6
 80047e8:	701a      	strb	r2, [r3, #0]
					  //AYRILDI VEYA APOGEEDAN GELEN APOGEE BLGSNDEN SONRA STENEN RTFADA ANA PARA?T A

				if(altitude <= 500 && speed < 0  && altitude_rampa_control == 0 )
 80047ea:	4b34      	ldr	r3, [pc, #208]	@ (80048bc <main+0x704>)
 80047ec:	edd3 7a00 	vldr	s15, [r3]
 80047f0:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80048c8 <main+0x710>
 80047f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047fc:	d900      	bls.n	8004800 <main+0x648>

					SUSTAINER=FINISH;
					flash_flag=1;
				}

			  break;
 80047fe:	e067      	b.n	80048d0 <main+0x718>
				if(altitude <= 500 && speed < 0  && altitude_rampa_control == 0 )
 8004800:	4b2d      	ldr	r3, [pc, #180]	@ (80048b8 <main+0x700>)
 8004802:	edd3 7a00 	vldr	s15, [r3]
 8004806:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800480a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800480e:	d400      	bmi.n	8004812 <main+0x65a>
			  break;
 8004810:	e05e      	b.n	80048d0 <main+0x718>
				if(altitude <= 500 && speed < 0  && altitude_rampa_control == 0 )
 8004812:	4b25      	ldr	r3, [pc, #148]	@ (80048a8 <main+0x6f0>)
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d15a      	bne.n	80048d0 <main+0x718>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 800481a:	2200      	movs	r2, #0
 800481c:	2108      	movs	r1, #8
 800481e:	4829      	ldr	r0, [pc, #164]	@ (80048c4 <main+0x70c>)
 8004820:	f002 fe5a 	bl	80074d8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8004824:	2201      	movs	r2, #1
 8004826:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800482a:	480e      	ldr	r0, [pc, #56]	@ (8004864 <main+0x6ac>)
 800482c:	f002 fe54 	bl	80074d8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8004830:	2200      	movs	r2, #0
 8004832:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004836:	480b      	ldr	r0, [pc, #44]	@ (8004864 <main+0x6ac>)
 8004838:	f002 fe4e 	bl	80074d8 <HAL_GPIO_WritePin>
					SUSTAINER=FINISH;
 800483c:	4b15      	ldr	r3, [pc, #84]	@ (8004894 <main+0x6dc>)
 800483e:	2206      	movs	r2, #6
 8004840:	701a      	strb	r2, [r3, #0]
					flash_flag=1;
 8004842:	4b22      	ldr	r3, [pc, #136]	@ (80048cc <main+0x714>)
 8004844:	2201      	movs	r2, #1
 8004846:	701a      	strb	r2, [r3, #0]
			  break;
 8004848:	e042      	b.n	80048d0 <main+0x718>

		  case FINISH:
				v4_mod=7;
 800484a:	4b0d      	ldr	r3, [pc, #52]	@ (8004880 <main+0x6c8>)
 800484c:	2207      	movs	r2, #7
 800484e:	701a      	strb	r2, [r3, #0]
					  //KURTARMA GEREKLE?T VER KAYDETMEY BIRAK VE BUZZERI A


			  break;
 8004850:	e03f      	b.n	80048d2 <main+0x71a>
			 break;
 8004852:	bf00      	nop
 8004854:	e03d      	b.n	80048d2 <main+0x71a>
 8004856:	bf00      	nop
 8004858:	20002418 	.word	0x20002418
 800485c:	20002414 	.word	0x20002414
 8004860:	20002420 	.word	0x20002420
 8004864:	40020800 	.word	0x40020800
 8004868:	20000691 	.word	0x20000691
 800486c:	20000692 	.word	0x20000692
 8004870:	200023e0 	.word	0x200023e0
 8004874:	20002298 	.word	0x20002298
 8004878:	20002440 	.word	0x20002440
 800487c:	200005f0 	.word	0x200005f0
 8004880:	20000690 	.word	0x20000690
 8004884:	20000544 	.word	0x20000544
 8004888:	200023e2 	.word	0x200023e2
 800488c:	08010058 	.word	0x08010058
 8004890:	20000588 	.word	0x20000588
 8004894:	20002438 	.word	0x20002438
 8004898:	200024f0 	.word	0x200024f0
 800489c:	2000067e 	.word	0x2000067e
 80048a0:	200003e4 	.word	0x200003e4
 80048a4:	40001400 	.word	0x40001400
 80048a8:	2000067f 	.word	0x2000067f
 80048ac:	08010060 	.word	0x08010060
 80048b0:	2000240c 	.word	0x2000240c
 80048b4:	42000000 	.word	0x42000000
 80048b8:	20002400 	.word	0x20002400
 80048bc:	200023ec 	.word	0x200023ec
 80048c0:	2000068c 	.word	0x2000068c
 80048c4:	40020400 	.word	0x40020400
 80048c8:	43fa0000 	.word	0x43fa0000
 80048cc:	20000684 	.word	0x20000684
			  break;
 80048d0:	bf00      	nop
		  }


/**************************************************************************************/
		  if(altitude >30 && SUSTAINER <3)
 80048d2:	4baf      	ldr	r3, [pc, #700]	@ (8004b90 <main+0x9d8>)
 80048d4:	edd3 7a00 	vldr	s15, [r3]
 80048d8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80048dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e4:	dd06      	ble.n	80048f4 <main+0x73c>
 80048e6:	4bab      	ldr	r3, [pc, #684]	@ (8004b94 <main+0x9dc>)
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d802      	bhi.n	80048f4 <main+0x73c>
		  {
			  altitude_rampa_control =1;
 80048ee:	4baa      	ldr	r3, [pc, #680]	@ (8004b98 <main+0x9e0>)
 80048f0:	2201      	movs	r2, #1
 80048f2:	701a      	strb	r2, [r3, #0]
		  }
/*************************************************************************************/
		  if(altitude>altitude_max) altitude_max = altitude_kalman;
 80048f4:	4ba6      	ldr	r3, [pc, #664]	@ (8004b90 <main+0x9d8>)
 80048f6:	ed93 7a00 	vldr	s14, [r3]
 80048fa:	4ba8      	ldr	r3, [pc, #672]	@ (8004b9c <main+0x9e4>)
 80048fc:	edd3 7a00 	vldr	s15, [r3]
 8004900:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004908:	dd03      	ble.n	8004912 <main+0x75a>
 800490a:	4ba5      	ldr	r3, [pc, #660]	@ (8004ba0 <main+0x9e8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4aa3      	ldr	r2, [pc, #652]	@ (8004b9c <main+0x9e4>)
 8004910:	6013      	str	r3, [r2, #0]

		  if(speed>speed_max) speed_max = speed;
 8004912:	4ba4      	ldr	r3, [pc, #656]	@ (8004ba4 <main+0x9ec>)
 8004914:	ed93 7a00 	vldr	s14, [r3]
 8004918:	4ba3      	ldr	r3, [pc, #652]	@ (8004ba8 <main+0x9f0>)
 800491a:	edd3 7a00 	vldr	s15, [r3]
 800491e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004926:	dd03      	ble.n	8004930 <main+0x778>
 8004928:	4b9e      	ldr	r3, [pc, #632]	@ (8004ba4 <main+0x9ec>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a9e      	ldr	r2, [pc, #632]	@ (8004ba8 <main+0x9f0>)
 800492e:	6013      	str	r3, [r2, #0]

		  if( Lsm_Sensor.Accel_X> x_max) x_max =  Lsm_Sensor.Accel_X;
 8004930:	4b9e      	ldr	r3, [pc, #632]	@ (8004bac <main+0x9f4>)
 8004932:	ed93 7a00 	vldr	s14, [r3]
 8004936:	4b9e      	ldr	r3, [pc, #632]	@ (8004bb0 <main+0x9f8>)
 8004938:	edd3 7a00 	vldr	s15, [r3]
 800493c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004944:	dd03      	ble.n	800494e <main+0x796>
 8004946:	4b99      	ldr	r3, [pc, #612]	@ (8004bac <main+0x9f4>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a99      	ldr	r2, [pc, #612]	@ (8004bb0 <main+0x9f8>)
 800494c:	6013      	str	r3, [r2, #0]
/**************************************************************************************/
		  if(adc_flag ==1)
 800494e:	4b99      	ldr	r3, [pc, #612]	@ (8004bb4 <main+0x9fc>)
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d14a      	bne.n	80049ec <main+0x834>
		  {
			  if(adc > 2476) adc = 2234;
 8004956:	4b98      	ldr	r3, [pc, #608]	@ (8004bb8 <main+0xa00>)
 8004958:	edd3 7a00 	vldr	s15, [r3]
 800495c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8004bbc <main+0xa04>
 8004960:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004968:	dd02      	ble.n	8004970 <main+0x7b8>
 800496a:	4b93      	ldr	r3, [pc, #588]	@ (8004bb8 <main+0xa00>)
 800496c:	4a94      	ldr	r2, [pc, #592]	@ (8004bc0 <main+0xa08>)
 800496e:	601a      	str	r2, [r3, #0]
			  if(adc < 1755) adc = 1755;
 8004970:	4b91      	ldr	r3, [pc, #580]	@ (8004bb8 <main+0xa00>)
 8004972:	edd3 7a00 	vldr	s15, [r3]
 8004976:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8004bc4 <main+0xa0c>
 800497a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800497e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004982:	d502      	bpl.n	800498a <main+0x7d2>
 8004984:	4b8c      	ldr	r3, [pc, #560]	@ (8004bb8 <main+0xa00>)
 8004986:	4a90      	ldr	r2, [pc, #576]	@ (8004bc8 <main+0xa10>)
 8004988:	601a      	str	r2, [r3, #0]
			  // 6V = 1755 adc val 1,41V
			  // 8.4V = 2476 adc val 1,99V 0,58V
			  adc_pil_val=(float)( ( ( (adc/4095)*3.3)-1.41) / (1.99-1.41) ) *100 ; // pil conv
 800498a:	4b8b      	ldr	r3, [pc, #556]	@ (8004bb8 <main+0xa00>)
 800498c:	edd3 7a00 	vldr	s15, [r3]
 8004990:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8004bcc <main+0xa14>
 8004994:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004998:	ee16 0a90 	vmov	r0, s13
 800499c:	f7fb fdec 	bl	8000578 <__aeabi_f2d>
 80049a0:	a375      	add	r3, pc, #468	@ (adr r3, 8004b78 <main+0x9c0>)
 80049a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a6:	f7fb fe3f 	bl	8000628 <__aeabi_dmul>
 80049aa:	4602      	mov	r2, r0
 80049ac:	460b      	mov	r3, r1
 80049ae:	4610      	mov	r0, r2
 80049b0:	4619      	mov	r1, r3
 80049b2:	a373      	add	r3, pc, #460	@ (adr r3, 8004b80 <main+0x9c8>)
 80049b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b8:	f7fb fc7e 	bl	80002b8 <__aeabi_dsub>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4610      	mov	r0, r2
 80049c2:	4619      	mov	r1, r3
 80049c4:	a370      	add	r3, pc, #448	@ (adr r3, 8004b88 <main+0x9d0>)
 80049c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ca:	f7fb ff57 	bl	800087c <__aeabi_ddiv>
 80049ce:	4602      	mov	r2, r0
 80049d0:	460b      	mov	r3, r1
 80049d2:	4610      	mov	r0, r2
 80049d4:	4619      	mov	r1, r3
 80049d6:	f7fc f91f 	bl	8000c18 <__aeabi_d2f>
 80049da:	ee07 0a10 	vmov	s14, r0
 80049de:	eddf 7a7c 	vldr	s15, [pc, #496]	@ 8004bd0 <main+0xa18>
 80049e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049e6:	4b7b      	ldr	r3, [pc, #492]	@ (8004bd4 <main+0xa1c>)
 80049e8:	edc3 7a00 	vstr	s15, [r3]
		  }
/**********************Flash Kayt*********************************************************/
	if( i_flag == 1 && flash_flag == 1 && SUSTAINER >=6 ) //
 80049ec:	4b7a      	ldr	r3, [pc, #488]	@ (8004bd8 <main+0xa20>)
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	f040 8081 	bne.w	8004af8 <main+0x940>
 80049f6:	4b79      	ldr	r3, [pc, #484]	@ (8004bdc <main+0xa24>)
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d17c      	bne.n	8004af8 <main+0x940>
 80049fe:	4b65      	ldr	r3, [pc, #404]	@ (8004b94 <main+0x9dc>)
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b05      	cmp	r3, #5
 8004a04:	d978      	bls.n	8004af8 <main+0x940>
	{

		W25Q_Write(page, 0, 256, flash_accX);
 8004a06:	4b76      	ldr	r3, [pc, #472]	@ (8004be0 <main+0xa28>)
 8004a08:	6818      	ldr	r0, [r3, #0]
 8004a0a:	4b76      	ldr	r3, [pc, #472]	@ (8004be4 <main+0xa2c>)
 8004a0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a10:	2100      	movs	r1, #0
 8004a12:	f7fe fbee 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004a16:	20c8      	movs	r0, #200	@ 0xc8
 8004a18:	f001 fd5e 	bl	80064d8 <HAL_Delay>
		page++;
 8004a1c:	4b70      	ldr	r3, [pc, #448]	@ (8004be0 <main+0xa28>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3301      	adds	r3, #1
 8004a22:	4a6f      	ldr	r2, [pc, #444]	@ (8004be0 <main+0xa28>)
 8004a24:	6013      	str	r3, [r2, #0]
		W25Q_Write(page, 0, 256, flash_accY);
 8004a26:	4b6e      	ldr	r3, [pc, #440]	@ (8004be0 <main+0xa28>)
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	4b6f      	ldr	r3, [pc, #444]	@ (8004be8 <main+0xa30>)
 8004a2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a30:	2100      	movs	r1, #0
 8004a32:	f7fe fbde 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004a36:	20c8      	movs	r0, #200	@ 0xc8
 8004a38:	f001 fd4e 	bl	80064d8 <HAL_Delay>
		page++;
 8004a3c:	4b68      	ldr	r3, [pc, #416]	@ (8004be0 <main+0xa28>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	3301      	adds	r3, #1
 8004a42:	4a67      	ldr	r2, [pc, #412]	@ (8004be0 <main+0xa28>)
 8004a44:	6013      	str	r3, [r2, #0]
		W25Q_Write(page, 0, 256, flash_accZ);
 8004a46:	4b66      	ldr	r3, [pc, #408]	@ (8004be0 <main+0xa28>)
 8004a48:	6818      	ldr	r0, [r3, #0]
 8004a4a:	4b68      	ldr	r3, [pc, #416]	@ (8004bec <main+0xa34>)
 8004a4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a50:	2100      	movs	r1, #0
 8004a52:	f7fe fbce 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004a56:	20c8      	movs	r0, #200	@ 0xc8
 8004a58:	f001 fd3e 	bl	80064d8 <HAL_Delay>
		page++;
 8004a5c:	4b60      	ldr	r3, [pc, #384]	@ (8004be0 <main+0xa28>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3301      	adds	r3, #1
 8004a62:	4a5f      	ldr	r2, [pc, #380]	@ (8004be0 <main+0xa28>)
 8004a64:	6013      	str	r3, [r2, #0]
		W25Q_Write(page, 0,256, flash_gyroX);
 8004a66:	4b5e      	ldr	r3, [pc, #376]	@ (8004be0 <main+0xa28>)
 8004a68:	6818      	ldr	r0, [r3, #0]
 8004a6a:	4b61      	ldr	r3, [pc, #388]	@ (8004bf0 <main+0xa38>)
 8004a6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a70:	2100      	movs	r1, #0
 8004a72:	f7fe fbbe 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004a76:	20c8      	movs	r0, #200	@ 0xc8
 8004a78:	f001 fd2e 	bl	80064d8 <HAL_Delay>
		page++;
 8004a7c:	4b58      	ldr	r3, [pc, #352]	@ (8004be0 <main+0xa28>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3301      	adds	r3, #1
 8004a82:	4a57      	ldr	r2, [pc, #348]	@ (8004be0 <main+0xa28>)
 8004a84:	6013      	str	r3, [r2, #0]
		W25Q_Write(page, 0, 256, flash_gyroY);
 8004a86:	4b56      	ldr	r3, [pc, #344]	@ (8004be0 <main+0xa28>)
 8004a88:	6818      	ldr	r0, [r3, #0]
 8004a8a:	4b5a      	ldr	r3, [pc, #360]	@ (8004bf4 <main+0xa3c>)
 8004a8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a90:	2100      	movs	r1, #0
 8004a92:	f7fe fbae 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004a96:	20c8      	movs	r0, #200	@ 0xc8
 8004a98:	f001 fd1e 	bl	80064d8 <HAL_Delay>
		page++;
 8004a9c:	4b50      	ldr	r3, [pc, #320]	@ (8004be0 <main+0xa28>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	4a4f      	ldr	r2, [pc, #316]	@ (8004be0 <main+0xa28>)
 8004aa4:	6013      	str	r3, [r2, #0]
		W25Q_Write(page, 0,256, flash_gyroZ);
 8004aa6:	4b4e      	ldr	r3, [pc, #312]	@ (8004be0 <main+0xa28>)
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	4b53      	ldr	r3, [pc, #332]	@ (8004bf8 <main+0xa40>)
 8004aac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	f7fe fb9e 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004ab6:	20c8      	movs	r0, #200	@ 0xc8
 8004ab8:	f001 fd0e 	bl	80064d8 <HAL_Delay>
		page++;
 8004abc:	4b48      	ldr	r3, [pc, #288]	@ (8004be0 <main+0xa28>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	4a47      	ldr	r2, [pc, #284]	@ (8004be0 <main+0xa28>)
 8004ac4:	6013      	str	r3, [r2, #0]
		W25Q_Write(page, 0,256, flash_altitude);
 8004ac6:	4b46      	ldr	r3, [pc, #280]	@ (8004be0 <main+0xa28>)
 8004ac8:	6818      	ldr	r0, [r3, #0]
 8004aca:	4b4c      	ldr	r3, [pc, #304]	@ (8004bfc <main+0xa44>)
 8004acc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	f7fe fb8e 	bl	80031f2 <W25Q_Write>
		HAL_Delay(200);
 8004ad6:	20c8      	movs	r0, #200	@ 0xc8
 8004ad8:	f001 fcfe 	bl	80064d8 <HAL_Delay>

		W25Q_Read(page, 0,  256, test);
 8004adc:	4b40      	ldr	r3, [pc, #256]	@ (8004be0 <main+0xa28>)
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	4b47      	ldr	r3, [pc, #284]	@ (8004c00 <main+0xa48>)
 8004ae2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	f7fe f96c 	bl	8002dc4 <W25Q_Read>

		flash_flag=0;
 8004aec:	4b3b      	ldr	r3, [pc, #236]	@ (8004bdc <main+0xa24>)
 8004aee:	2200      	movs	r2, #0
 8004af0:	701a      	strb	r2, [r3, #0]
		i_flag=0;
 8004af2:	4b39      	ldr	r3, [pc, #228]	@ (8004bd8 <main+0xa20>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	701a      	strb	r2, [r3, #0]
	}
//
	if( timer_200ms_flag == 1 && i_flag ==0 /*&& SUSTAINER >=1*/)
 8004af8:	4b42      	ldr	r3, [pc, #264]	@ (8004c04 <main+0xa4c>)
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	f47f ac23 	bne.w	8004348 <main+0x190>
 8004b02:	4b35      	ldr	r3, [pc, #212]	@ (8004bd8 <main+0xa20>)
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f47f ac1e 	bne.w	8004348 <main+0x190>
	{
		if(i >= 252) {
 8004b0c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c08 <main+0xa50>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	2bfb      	cmp	r3, #251	@ 0xfb
 8004b12:	d902      	bls.n	8004b1a <main+0x962>
			i_flag=1;
 8004b14:	4b30      	ldr	r3, [pc, #192]	@ (8004bd8 <main+0xa20>)
 8004b16:	2201      	movs	r2, #1
 8004b18:	701a      	strb	r2, [r3, #0]
		}

		conv.fVal=Lsm_Sensor.Accel_X;
 8004b1a:	4b24      	ldr	r3, [pc, #144]	@ (8004bac <main+0x9f4>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a3b      	ldr	r2, [pc, #236]	@ (8004c0c <main+0xa54>)
 8004b20:	6013      	str	r3, [r2, #0]

		flash_accX[i] = conv.array[0];
 8004b22:	4b39      	ldr	r3, [pc, #228]	@ (8004c08 <main+0xa50>)
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	4b38      	ldr	r3, [pc, #224]	@ (8004c0c <main+0xa54>)
 8004b2a:	7819      	ldrb	r1, [r3, #0]
 8004b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8004be4 <main+0xa2c>)
 8004b2e:	5499      	strb	r1, [r3, r2]
		flash_accX[i+1] = conv.array[1];
 8004b30:	4b35      	ldr	r3, [pc, #212]	@ (8004c08 <main+0xa50>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	3301      	adds	r3, #1
 8004b36:	4a35      	ldr	r2, [pc, #212]	@ (8004c0c <main+0xa54>)
 8004b38:	7851      	ldrb	r1, [r2, #1]
 8004b3a:	4a2a      	ldr	r2, [pc, #168]	@ (8004be4 <main+0xa2c>)
 8004b3c:	54d1      	strb	r1, [r2, r3]
		flash_accX[i+2] = conv.array[2];
 8004b3e:	4b32      	ldr	r3, [pc, #200]	@ (8004c08 <main+0xa50>)
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	3302      	adds	r3, #2
 8004b44:	4a31      	ldr	r2, [pc, #196]	@ (8004c0c <main+0xa54>)
 8004b46:	7891      	ldrb	r1, [r2, #2]
 8004b48:	4a26      	ldr	r2, [pc, #152]	@ (8004be4 <main+0xa2c>)
 8004b4a:	54d1      	strb	r1, [r2, r3]
		flash_accX[i+3] = conv.array[3];
 8004b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8004c08 <main+0xa50>)
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	3303      	adds	r3, #3
 8004b52:	4a2e      	ldr	r2, [pc, #184]	@ (8004c0c <main+0xa54>)
 8004b54:	78d1      	ldrb	r1, [r2, #3]
 8004b56:	4a23      	ldr	r2, [pc, #140]	@ (8004be4 <main+0xa2c>)
 8004b58:	54d1      	strb	r1, [r2, r3]

		conv.fVal=Lsm_Sensor.Accel_Y;
 8004b5a:	4b14      	ldr	r3, [pc, #80]	@ (8004bac <main+0x9f4>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	4a2b      	ldr	r2, [pc, #172]	@ (8004c0c <main+0xa54>)
 8004b60:	6013      	str	r3, [r2, #0]
		flash_accY[i] = conv.array[0];
 8004b62:	4b29      	ldr	r3, [pc, #164]	@ (8004c08 <main+0xa50>)
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	4b28      	ldr	r3, [pc, #160]	@ (8004c0c <main+0xa54>)
 8004b6a:	7819      	ldrb	r1, [r3, #0]
 8004b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004be8 <main+0xa30>)
 8004b6e:	5499      	strb	r1, [r3, r2]
 8004b70:	e04e      	b.n	8004c10 <main+0xa58>
 8004b72:	bf00      	nop
 8004b74:	f3af 8000 	nop.w
 8004b78:	66666666 	.word	0x66666666
 8004b7c:	400a6666 	.word	0x400a6666
 8004b80:	28f5c28f 	.word	0x28f5c28f
 8004b84:	3ff68f5c 	.word	0x3ff68f5c
 8004b88:	28f5c290 	.word	0x28f5c290
 8004b8c:	3fe28f5c 	.word	0x3fe28f5c
 8004b90:	200023ec 	.word	0x200023ec
 8004b94:	20002438 	.word	0x20002438
 8004b98:	2000067f 	.word	0x2000067f
 8004b9c:	2000068c 	.word	0x2000068c
 8004ba0:	20002408 	.word	0x20002408
 8004ba4:	20002400 	.word	0x20002400
 8004ba8:	20002404 	.word	0x20002404
 8004bac:	200024f0 	.word	0x200024f0
 8004bb0:	2000241c 	.word	0x2000241c
 8004bb4:	200005f9 	.word	0x200005f9
 8004bb8:	200005f4 	.word	0x200005f4
 8004bbc:	451ac000 	.word	0x451ac000
 8004bc0:	450ba000 	.word	0x450ba000
 8004bc4:	44db6000 	.word	0x44db6000
 8004bc8:	44db6000 	.word	0x44db6000
 8004bcc:	457ff000 	.word	0x457ff000
 8004bd0:	42c80000 	.word	0x42c80000
 8004bd4:	200005f0 	.word	0x200005f0
 8004bd8:	20000694 	.word	0x20000694
 8004bdc:	20000684 	.word	0x20000684
 8004be0:	20000680 	.word	0x20000680
 8004be4:	20000a98 	.word	0x20000a98
 8004be8:	20001298 	.word	0x20001298
 8004bec:	20000e98 	.word	0x20000e98
 8004bf0:	20001698 	.word	0x20001698
 8004bf4:	20001a98 	.word	0x20001a98
 8004bf8:	20001e98 	.word	0x20001e98
 8004bfc:	20000698 	.word	0x20000698
 8004c00:	200022e0 	.word	0x200022e0
 8004c04:	20000685 	.word	0x20000685
 8004c08:	20000693 	.word	0x20000693
 8004c0c:	20002684 	.word	0x20002684
		flash_accY[i+1] = conv.array[1];
 8004c10:	4b5f      	ldr	r3, [pc, #380]	@ (8004d90 <main+0xbd8>)
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	3301      	adds	r3, #1
 8004c16:	4a5f      	ldr	r2, [pc, #380]	@ (8004d94 <main+0xbdc>)
 8004c18:	7851      	ldrb	r1, [r2, #1]
 8004c1a:	4a5f      	ldr	r2, [pc, #380]	@ (8004d98 <main+0xbe0>)
 8004c1c:	54d1      	strb	r1, [r2, r3]
		flash_accY[i+2] = conv.array[2];
 8004c1e:	4b5c      	ldr	r3, [pc, #368]	@ (8004d90 <main+0xbd8>)
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	3302      	adds	r3, #2
 8004c24:	4a5b      	ldr	r2, [pc, #364]	@ (8004d94 <main+0xbdc>)
 8004c26:	7891      	ldrb	r1, [r2, #2]
 8004c28:	4a5b      	ldr	r2, [pc, #364]	@ (8004d98 <main+0xbe0>)
 8004c2a:	54d1      	strb	r1, [r2, r3]
		flash_accY[i+3] = conv.array[3];
 8004c2c:	4b58      	ldr	r3, [pc, #352]	@ (8004d90 <main+0xbd8>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	3303      	adds	r3, #3
 8004c32:	4a58      	ldr	r2, [pc, #352]	@ (8004d94 <main+0xbdc>)
 8004c34:	78d1      	ldrb	r1, [r2, #3]
 8004c36:	4a58      	ldr	r2, [pc, #352]	@ (8004d98 <main+0xbe0>)
 8004c38:	54d1      	strb	r1, [r2, r3]

		conv.fVal=Lsm_Sensor.Accel_Z;
 8004c3a:	4b58      	ldr	r3, [pc, #352]	@ (8004d9c <main+0xbe4>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	4a55      	ldr	r2, [pc, #340]	@ (8004d94 <main+0xbdc>)
 8004c40:	6013      	str	r3, [r2, #0]
		flash_accZ[i] = conv.array[0];
 8004c42:	4b53      	ldr	r3, [pc, #332]	@ (8004d90 <main+0xbd8>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	461a      	mov	r2, r3
 8004c48:	4b52      	ldr	r3, [pc, #328]	@ (8004d94 <main+0xbdc>)
 8004c4a:	7819      	ldrb	r1, [r3, #0]
 8004c4c:	4b54      	ldr	r3, [pc, #336]	@ (8004da0 <main+0xbe8>)
 8004c4e:	5499      	strb	r1, [r3, r2]
		flash_accZ[i+1] = conv.array[1];
 8004c50:	4b4f      	ldr	r3, [pc, #316]	@ (8004d90 <main+0xbd8>)
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	3301      	adds	r3, #1
 8004c56:	4a4f      	ldr	r2, [pc, #316]	@ (8004d94 <main+0xbdc>)
 8004c58:	7851      	ldrb	r1, [r2, #1]
 8004c5a:	4a51      	ldr	r2, [pc, #324]	@ (8004da0 <main+0xbe8>)
 8004c5c:	54d1      	strb	r1, [r2, r3]
		flash_accZ[i+2] = conv.array[2];
 8004c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8004d90 <main+0xbd8>)
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	3302      	adds	r3, #2
 8004c64:	4a4b      	ldr	r2, [pc, #300]	@ (8004d94 <main+0xbdc>)
 8004c66:	7891      	ldrb	r1, [r2, #2]
 8004c68:	4a4d      	ldr	r2, [pc, #308]	@ (8004da0 <main+0xbe8>)
 8004c6a:	54d1      	strb	r1, [r2, r3]
		flash_accZ[i+3] = conv.array[3];
 8004c6c:	4b48      	ldr	r3, [pc, #288]	@ (8004d90 <main+0xbd8>)
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	3303      	adds	r3, #3
 8004c72:	4a48      	ldr	r2, [pc, #288]	@ (8004d94 <main+0xbdc>)
 8004c74:	78d1      	ldrb	r1, [r2, #3]
 8004c76:	4a4a      	ldr	r2, [pc, #296]	@ (8004da0 <main+0xbe8>)
 8004c78:	54d1      	strb	r1, [r2, r3]

		conv.fVal=Lsm_Sensor.Gyro_X;
 8004c7a:	4b48      	ldr	r3, [pc, #288]	@ (8004d9c <main+0xbe4>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	4a45      	ldr	r2, [pc, #276]	@ (8004d94 <main+0xbdc>)
 8004c80:	6013      	str	r3, [r2, #0]
		flash_gyroX[i] = conv.array[0];
 8004c82:	4b43      	ldr	r3, [pc, #268]	@ (8004d90 <main+0xbd8>)
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	461a      	mov	r2, r3
 8004c88:	4b42      	ldr	r3, [pc, #264]	@ (8004d94 <main+0xbdc>)
 8004c8a:	7819      	ldrb	r1, [r3, #0]
 8004c8c:	4b45      	ldr	r3, [pc, #276]	@ (8004da4 <main+0xbec>)
 8004c8e:	5499      	strb	r1, [r3, r2]
		flash_gyroX[i+1] = conv.array[1];
 8004c90:	4b3f      	ldr	r3, [pc, #252]	@ (8004d90 <main+0xbd8>)
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	3301      	adds	r3, #1
 8004c96:	4a3f      	ldr	r2, [pc, #252]	@ (8004d94 <main+0xbdc>)
 8004c98:	7851      	ldrb	r1, [r2, #1]
 8004c9a:	4a42      	ldr	r2, [pc, #264]	@ (8004da4 <main+0xbec>)
 8004c9c:	54d1      	strb	r1, [r2, r3]
		flash_gyroX[i+2] = conv.array[2];
 8004c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8004d90 <main+0xbd8>)
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	3302      	adds	r3, #2
 8004ca4:	4a3b      	ldr	r2, [pc, #236]	@ (8004d94 <main+0xbdc>)
 8004ca6:	7891      	ldrb	r1, [r2, #2]
 8004ca8:	4a3e      	ldr	r2, [pc, #248]	@ (8004da4 <main+0xbec>)
 8004caa:	54d1      	strb	r1, [r2, r3]
		flash_gyroX[i+3] = conv.array[3];
 8004cac:	4b38      	ldr	r3, [pc, #224]	@ (8004d90 <main+0xbd8>)
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	3303      	adds	r3, #3
 8004cb2:	4a38      	ldr	r2, [pc, #224]	@ (8004d94 <main+0xbdc>)
 8004cb4:	78d1      	ldrb	r1, [r2, #3]
 8004cb6:	4a3b      	ldr	r2, [pc, #236]	@ (8004da4 <main+0xbec>)
 8004cb8:	54d1      	strb	r1, [r2, r3]

		conv.fVal=Lsm_Sensor.Gyro_Y;
 8004cba:	4b38      	ldr	r3, [pc, #224]	@ (8004d9c <main+0xbe4>)
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	4a35      	ldr	r2, [pc, #212]	@ (8004d94 <main+0xbdc>)
 8004cc0:	6013      	str	r3, [r2, #0]
		flash_gyroY[i] = conv.array[0];
 8004cc2:	4b33      	ldr	r3, [pc, #204]	@ (8004d90 <main+0xbd8>)
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	4b32      	ldr	r3, [pc, #200]	@ (8004d94 <main+0xbdc>)
 8004cca:	7819      	ldrb	r1, [r3, #0]
 8004ccc:	4b36      	ldr	r3, [pc, #216]	@ (8004da8 <main+0xbf0>)
 8004cce:	5499      	strb	r1, [r3, r2]
		flash_gyroY[i+1] = conv.array[1];
 8004cd0:	4b2f      	ldr	r3, [pc, #188]	@ (8004d90 <main+0xbd8>)
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	4a2f      	ldr	r2, [pc, #188]	@ (8004d94 <main+0xbdc>)
 8004cd8:	7851      	ldrb	r1, [r2, #1]
 8004cda:	4a33      	ldr	r2, [pc, #204]	@ (8004da8 <main+0xbf0>)
 8004cdc:	54d1      	strb	r1, [r2, r3]
		flash_gyroY[i+2] = conv.array[2];
 8004cde:	4b2c      	ldr	r3, [pc, #176]	@ (8004d90 <main+0xbd8>)
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	3302      	adds	r3, #2
 8004ce4:	4a2b      	ldr	r2, [pc, #172]	@ (8004d94 <main+0xbdc>)
 8004ce6:	7891      	ldrb	r1, [r2, #2]
 8004ce8:	4a2f      	ldr	r2, [pc, #188]	@ (8004da8 <main+0xbf0>)
 8004cea:	54d1      	strb	r1, [r2, r3]
		flash_gyroY[i+3] = conv.array[3];
 8004cec:	4b28      	ldr	r3, [pc, #160]	@ (8004d90 <main+0xbd8>)
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	3303      	adds	r3, #3
 8004cf2:	4a28      	ldr	r2, [pc, #160]	@ (8004d94 <main+0xbdc>)
 8004cf4:	78d1      	ldrb	r1, [r2, #3]
 8004cf6:	4a2c      	ldr	r2, [pc, #176]	@ (8004da8 <main+0xbf0>)
 8004cf8:	54d1      	strb	r1, [r2, r3]

		conv.fVal=Lsm_Sensor.Gyro_Z;
 8004cfa:	4b28      	ldr	r3, [pc, #160]	@ (8004d9c <main+0xbe4>)
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	4a25      	ldr	r2, [pc, #148]	@ (8004d94 <main+0xbdc>)
 8004d00:	6013      	str	r3, [r2, #0]
		flash_gyroZ[i] = conv.array[0];
 8004d02:	4b23      	ldr	r3, [pc, #140]	@ (8004d90 <main+0xbd8>)
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	461a      	mov	r2, r3
 8004d08:	4b22      	ldr	r3, [pc, #136]	@ (8004d94 <main+0xbdc>)
 8004d0a:	7819      	ldrb	r1, [r3, #0]
 8004d0c:	4b27      	ldr	r3, [pc, #156]	@ (8004dac <main+0xbf4>)
 8004d0e:	5499      	strb	r1, [r3, r2]
		flash_gyroZ[i+1] = conv.array[1];
 8004d10:	4b1f      	ldr	r3, [pc, #124]	@ (8004d90 <main+0xbd8>)
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	3301      	adds	r3, #1
 8004d16:	4a1f      	ldr	r2, [pc, #124]	@ (8004d94 <main+0xbdc>)
 8004d18:	7851      	ldrb	r1, [r2, #1]
 8004d1a:	4a24      	ldr	r2, [pc, #144]	@ (8004dac <main+0xbf4>)
 8004d1c:	54d1      	strb	r1, [r2, r3]
		flash_gyroZ[i+2] = conv.array[2];
 8004d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8004d90 <main+0xbd8>)
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	3302      	adds	r3, #2
 8004d24:	4a1b      	ldr	r2, [pc, #108]	@ (8004d94 <main+0xbdc>)
 8004d26:	7891      	ldrb	r1, [r2, #2]
 8004d28:	4a20      	ldr	r2, [pc, #128]	@ (8004dac <main+0xbf4>)
 8004d2a:	54d1      	strb	r1, [r2, r3]
		flash_gyroZ[i+3] = conv.array[3];
 8004d2c:	4b18      	ldr	r3, [pc, #96]	@ (8004d90 <main+0xbd8>)
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	3303      	adds	r3, #3
 8004d32:	4a18      	ldr	r2, [pc, #96]	@ (8004d94 <main+0xbdc>)
 8004d34:	78d1      	ldrb	r1, [r2, #3]
 8004d36:	4a1d      	ldr	r2, [pc, #116]	@ (8004dac <main+0xbf4>)
 8004d38:	54d1      	strb	r1, [r2, r3]

		conv.fVal=altitude_kalman;
 8004d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004db0 <main+0xbf8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a15      	ldr	r2, [pc, #84]	@ (8004d94 <main+0xbdc>)
 8004d40:	6013      	str	r3, [r2, #0]
		flash_altitude[i] = conv.array[0];
 8004d42:	4b13      	ldr	r3, [pc, #76]	@ (8004d90 <main+0xbd8>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	461a      	mov	r2, r3
 8004d48:	4b12      	ldr	r3, [pc, #72]	@ (8004d94 <main+0xbdc>)
 8004d4a:	7819      	ldrb	r1, [r3, #0]
 8004d4c:	4b19      	ldr	r3, [pc, #100]	@ (8004db4 <main+0xbfc>)
 8004d4e:	5499      	strb	r1, [r3, r2]
		flash_altitude[i+1] = conv.array[1];
 8004d50:	4b0f      	ldr	r3, [pc, #60]	@ (8004d90 <main+0xbd8>)
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	3301      	adds	r3, #1
 8004d56:	4a0f      	ldr	r2, [pc, #60]	@ (8004d94 <main+0xbdc>)
 8004d58:	7851      	ldrb	r1, [r2, #1]
 8004d5a:	4a16      	ldr	r2, [pc, #88]	@ (8004db4 <main+0xbfc>)
 8004d5c:	54d1      	strb	r1, [r2, r3]
		flash_altitude[i+2] = conv.array[2];
 8004d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d90 <main+0xbd8>)
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	3302      	adds	r3, #2
 8004d64:	4a0b      	ldr	r2, [pc, #44]	@ (8004d94 <main+0xbdc>)
 8004d66:	7891      	ldrb	r1, [r2, #2]
 8004d68:	4a12      	ldr	r2, [pc, #72]	@ (8004db4 <main+0xbfc>)
 8004d6a:	54d1      	strb	r1, [r2, r3]
		flash_altitude[i+3] = conv.array[3];
 8004d6c:	4b08      	ldr	r3, [pc, #32]	@ (8004d90 <main+0xbd8>)
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	3303      	adds	r3, #3
 8004d72:	4a08      	ldr	r2, [pc, #32]	@ (8004d94 <main+0xbdc>)
 8004d74:	78d1      	ldrb	r1, [r2, #3]
 8004d76:	4a0f      	ldr	r2, [pc, #60]	@ (8004db4 <main+0xbfc>)
 8004d78:	54d1      	strb	r1, [r2, r3]



		timer_200ms_flag =0;
 8004d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004db8 <main+0xc00>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]

		i=i+4;
 8004d80:	4b03      	ldr	r3, [pc, #12]	@ (8004d90 <main+0xbd8>)
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	3304      	adds	r3, #4
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	4b01      	ldr	r3, [pc, #4]	@ (8004d90 <main+0xbd8>)
 8004d8a:	701a      	strb	r2, [r3, #0]
	if(sensor_flag==1)
 8004d8c:	f7ff badc 	b.w	8004348 <main+0x190>
 8004d90:	20000693 	.word	0x20000693
 8004d94:	20002684 	.word	0x20002684
 8004d98:	20001298 	.word	0x20001298
 8004d9c:	200024f0 	.word	0x200024f0
 8004da0:	20000e98 	.word	0x20000e98
 8004da4:	20001698 	.word	0x20001698
 8004da8:	20001a98 	.word	0x20001a98
 8004dac:	20001e98 	.word	0x20001e98
 8004db0:	20002408 	.word	0x20002408
 8004db4:	20000698 	.word	0x20000698
 8004db8:	20000685 	.word	0x20000685

08004dbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b094      	sub	sp, #80	@ 0x50
 8004dc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004dc2:	f107 031c 	add.w	r3, r7, #28
 8004dc6:	2234      	movs	r2, #52	@ 0x34
 8004dc8:	2100      	movs	r1, #0
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f008 f9e9 	bl	800d1a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004dd0:	f107 0308 	add.w	r3, r7, #8
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	605a      	str	r2, [r3, #4]
 8004dda:	609a      	str	r2, [r3, #8]
 8004ddc:	60da      	str	r2, [r3, #12]
 8004dde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004de0:	2300      	movs	r3, #0
 8004de2:	607b      	str	r3, [r7, #4]
 8004de4:	4b29      	ldr	r3, [pc, #164]	@ (8004e8c <SystemClock_Config+0xd0>)
 8004de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de8:	4a28      	ldr	r2, [pc, #160]	@ (8004e8c <SystemClock_Config+0xd0>)
 8004dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dee:	6413      	str	r3, [r2, #64]	@ 0x40
 8004df0:	4b26      	ldr	r3, [pc, #152]	@ (8004e8c <SystemClock_Config+0xd0>)
 8004df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df8:	607b      	str	r3, [r7, #4]
 8004dfa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	603b      	str	r3, [r7, #0]
 8004e00:	4b23      	ldr	r3, [pc, #140]	@ (8004e90 <SystemClock_Config+0xd4>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a22      	ldr	r2, [pc, #136]	@ (8004e90 <SystemClock_Config+0xd4>)
 8004e06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	4b20      	ldr	r3, [pc, #128]	@ (8004e90 <SystemClock_Config+0xd4>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004e14:	603b      	str	r3, [r7, #0]
 8004e16:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004e1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004e20:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004e22:	2302      	movs	r3, #2
 8004e24:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004e26:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004e30:	23a8      	movs	r3, #168	@ 0xa8
 8004e32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004e34:	2302      	movs	r3, #2
 8004e36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004e38:	2307      	movs	r3, #7
 8004e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e40:	f107 031c 	add.w	r3, r7, #28
 8004e44:	4618      	mov	r0, r3
 8004e46:	f004 faf9 	bl	800943c <HAL_RCC_OscConfig>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004e50:	f000 fe7e 	bl	8005b50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e54:	230f      	movs	r3, #15
 8004e56:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004e60:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004e64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004e66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e6a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004e6c:	f107 0308 	add.w	r3, r7, #8
 8004e70:	2105      	movs	r1, #5
 8004e72:	4618      	mov	r0, r3
 8004e74:	f003 ff98 	bl	8008da8 <HAL_RCC_ClockConfig>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8004e7e:	f000 fe67 	bl	8005b50 <Error_Handler>
  }
}
 8004e82:	bf00      	nop
 8004e84:	3750      	adds	r7, #80	@ 0x50
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	40007000 	.word	0x40007000

08004e94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004e9a:	463b      	mov	r3, r7
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	605a      	str	r2, [r3, #4]
 8004ea2:	609a      	str	r2, [r3, #8]
 8004ea4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004ea6:	4b21      	ldr	r3, [pc, #132]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ea8:	4a21      	ldr	r2, [pc, #132]	@ (8004f30 <MX_ADC1_Init+0x9c>)
 8004eaa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004eac:	4b1f      	ldr	r3, [pc, #124]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004eae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004eb2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004eba:	4b1c      	ldr	r3, [pc, #112]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004ec6:	4b19      	ldr	r3, [pc, #100]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004ece:	4b17      	ldr	r3, [pc, #92]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004ed4:	4b15      	ldr	r3, [pc, #84]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ed6:	4a17      	ldr	r2, [pc, #92]	@ (8004f34 <MX_ADC1_Init+0xa0>)
 8004ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004eda:	4b14      	ldr	r3, [pc, #80]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004ee0:	4b12      	ldr	r3, [pc, #72]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004ee6:	4b11      	ldr	r3, [pc, #68]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004eee:	4b0f      	ldr	r3, [pc, #60]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004ef4:	480d      	ldr	r0, [pc, #52]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004ef6:	f001 fb13 	bl	8006520 <HAL_ADC_Init>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004f00:	f000 fe26 	bl	8005b50 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004f04:	230c      	movs	r3, #12
 8004f06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f10:	463b      	mov	r3, r7
 8004f12:	4619      	mov	r1, r3
 8004f14:	4805      	ldr	r0, [pc, #20]	@ (8004f2c <MX_ADC1_Init+0x98>)
 8004f16:	f001 fd57 	bl	80069c8 <HAL_ADC_ConfigChannel>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004f20:	f000 fe16 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004f24:	bf00      	nop
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20000260 	.word	0x20000260
 8004f30:	40012000 	.word	0x40012000
 8004f34:	0f000001 	.word	0x0f000001

08004f38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004f3c:	4b12      	ldr	r3, [pc, #72]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f3e:	4a13      	ldr	r2, [pc, #76]	@ (8004f8c <MX_I2C1_Init+0x54>)
 8004f40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004f42:	4b11      	ldr	r3, [pc, #68]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f44:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <MX_I2C1_Init+0x58>)
 8004f46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004f48:	4b0f      	ldr	r3, [pc, #60]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f54:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004f5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004f62:	4b09      	ldr	r3, [pc, #36]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f68:	4b07      	ldr	r3, [pc, #28]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f6e:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004f74:	4804      	ldr	r0, [pc, #16]	@ (8004f88 <MX_I2C1_Init+0x50>)
 8004f76:	f002 fae3 	bl	8007540 <HAL_I2C_Init>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004f80:	f000 fde6 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004f84:	bf00      	nop
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	200002a8 	.word	0x200002a8
 8004f8c:	40005400 	.word	0x40005400
 8004f90:	00061a80 	.word	0x00061a80

08004f94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004f98:	4b17      	ldr	r3, [pc, #92]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004f9a:	4a18      	ldr	r2, [pc, #96]	@ (8004ffc <MX_SPI1_Init+0x68>)
 8004f9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004f9e:	4b16      	ldr	r3, [pc, #88]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fa0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004fa4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004fa6:	4b14      	ldr	r3, [pc, #80]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004fac:	4b12      	ldr	r3, [pc, #72]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fb2:	4b11      	ldr	r3, [pc, #68]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fc4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fc8:	2220      	movs	r2, #32
 8004fca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004fd2:	4b09      	ldr	r3, [pc, #36]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fd8:	4b07      	ldr	r3, [pc, #28]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004fde:	4b06      	ldr	r3, [pc, #24]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fe0:	220a      	movs	r2, #10
 8004fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004fe4:	4804      	ldr	r0, [pc, #16]	@ (8004ff8 <MX_SPI1_Init+0x64>)
 8004fe6:	f004 fcc7 	bl	8009978 <HAL_SPI_Init>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004ff0:	f000 fdae 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004ff4:	bf00      	nop
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	200002fc 	.word	0x200002fc
 8004ffc:	40013000 	.word	0x40013000

08005000 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005006:	f107 0308 	add.w	r3, r7, #8
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	605a      	str	r2, [r3, #4]
 8005010:	609a      	str	r2, [r3, #8]
 8005012:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005014:	463b      	mov	r3, r7
 8005016:	2200      	movs	r2, #0
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800501c:	4b1e      	ldr	r3, [pc, #120]	@ (8005098 <MX_TIM2_Init+0x98>)
 800501e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005022:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8005024:	4b1c      	ldr	r3, [pc, #112]	@ (8005098 <MX_TIM2_Init+0x98>)
 8005026:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800502a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800502c:	4b1a      	ldr	r3, [pc, #104]	@ (8005098 <MX_TIM2_Init+0x98>)
 800502e:	2200      	movs	r2, #0
 8005030:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8005032:	4b19      	ldr	r3, [pc, #100]	@ (8005098 <MX_TIM2_Init+0x98>)
 8005034:	f241 3287 	movw	r2, #4999	@ 0x1387
 8005038:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800503a:	4b17      	ldr	r3, [pc, #92]	@ (8005098 <MX_TIM2_Init+0x98>)
 800503c:	2200      	movs	r2, #0
 800503e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005040:	4b15      	ldr	r3, [pc, #84]	@ (8005098 <MX_TIM2_Init+0x98>)
 8005042:	2200      	movs	r2, #0
 8005044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005046:	4814      	ldr	r0, [pc, #80]	@ (8005098 <MX_TIM2_Init+0x98>)
 8005048:	f005 fa3e 	bl	800a4c8 <HAL_TIM_Base_Init>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005052:	f000 fd7d 	bl	8005b50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005056:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800505a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800505c:	f107 0308 	add.w	r3, r7, #8
 8005060:	4619      	mov	r1, r3
 8005062:	480d      	ldr	r0, [pc, #52]	@ (8005098 <MX_TIM2_Init+0x98>)
 8005064:	f005 fc8f 	bl	800a986 <HAL_TIM_ConfigClockSource>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800506e:	f000 fd6f 	bl	8005b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005072:	2300      	movs	r3, #0
 8005074:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005076:	2300      	movs	r3, #0
 8005078:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800507a:	463b      	mov	r3, r7
 800507c:	4619      	mov	r1, r3
 800507e:	4806      	ldr	r0, [pc, #24]	@ (8005098 <MX_TIM2_Init+0x98>)
 8005080:	f005 feaa 	bl	800add8 <HAL_TIMEx_MasterConfigSynchronization>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800508a:	f000 fd61 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800508e:	bf00      	nop
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	20000354 	.word	0x20000354

0800509c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050a2:	463b      	mov	r3, r7
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80050aa:	4b15      	ldr	r3, [pc, #84]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050ac:	4a15      	ldr	r2, [pc, #84]	@ (8005104 <MX_TIM6_Init+0x68>)
 80050ae:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 840;
 80050b0:	4b13      	ldr	r3, [pc, #76]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050b2:	f44f 7252 	mov.w	r2, #840	@ 0x348
 80050b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050b8:	4b11      	ldr	r3, [pc, #68]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050ba:	2200      	movs	r2, #0
 80050bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 80050be:	4b10      	ldr	r3, [pc, #64]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050c0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80050c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80050cc:	480c      	ldr	r0, [pc, #48]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050ce:	f005 f9fb 	bl	800a4c8 <HAL_TIM_Base_Init>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80050d8:	f000 fd3a 	bl	8005b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050dc:	2300      	movs	r3, #0
 80050de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80050e4:	463b      	mov	r3, r7
 80050e6:	4619      	mov	r1, r3
 80050e8:	4805      	ldr	r0, [pc, #20]	@ (8005100 <MX_TIM6_Init+0x64>)
 80050ea:	f005 fe75 	bl	800add8 <HAL_TIMEx_MasterConfigSynchronization>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80050f4:	f000 fd2c 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	2000039c 	.word	0x2000039c
 8005104:	40001000 	.word	0x40001000

08005108 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800510e:	463b      	mov	r3, r7
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
 8005114:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005116:	4b15      	ldr	r3, [pc, #84]	@ (800516c <MX_TIM7_Init+0x64>)
 8005118:	4a15      	ldr	r2, [pc, #84]	@ (8005170 <MX_TIM7_Init+0x68>)
 800511a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8400-1;
 800511c:	4b13      	ldr	r3, [pc, #76]	@ (800516c <MX_TIM7_Init+0x64>)
 800511e:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8005122:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005124:	4b11      	ldr	r3, [pc, #68]	@ (800516c <MX_TIM7_Init+0x64>)
 8005126:	2200      	movs	r2, #0
 8005128:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 59999;
 800512a:	4b10      	ldr	r3, [pc, #64]	@ (800516c <MX_TIM7_Init+0x64>)
 800512c:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8005130:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005132:	4b0e      	ldr	r3, [pc, #56]	@ (800516c <MX_TIM7_Init+0x64>)
 8005134:	2200      	movs	r2, #0
 8005136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005138:	480c      	ldr	r0, [pc, #48]	@ (800516c <MX_TIM7_Init+0x64>)
 800513a:	f005 f9c5 	bl	800a4c8 <HAL_TIM_Base_Init>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8005144:	f000 fd04 	bl	8005b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005148:	2300      	movs	r3, #0
 800514a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800514c:	2300      	movs	r3, #0
 800514e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005150:	463b      	mov	r3, r7
 8005152:	4619      	mov	r1, r3
 8005154:	4805      	ldr	r0, [pc, #20]	@ (800516c <MX_TIM7_Init+0x64>)
 8005156:	f005 fe3f 	bl	800add8 <HAL_TIMEx_MasterConfigSynchronization>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8005160:	f000 fcf6 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005164:	bf00      	nop
 8005166:	3708      	adds	r7, #8
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	200003e4 	.word	0x200003e4
 8005170:	40001400 	.word	0x40001400

08005174 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8005178:	4b0e      	ldr	r3, [pc, #56]	@ (80051b4 <MX_TIM10_Init+0x40>)
 800517a:	4a0f      	ldr	r2, [pc, #60]	@ (80051b8 <MX_TIM10_Init+0x44>)
 800517c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1680;
 800517e:	4b0d      	ldr	r3, [pc, #52]	@ (80051b4 <MX_TIM10_Init+0x40>)
 8005180:	f44f 62d2 	mov.w	r2, #1680	@ 0x690
 8005184:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005186:	4b0b      	ldr	r3, [pc, #44]	@ (80051b4 <MX_TIM10_Init+0x40>)
 8005188:	2200      	movs	r2, #0
 800518a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 3000-1;
 800518c:	4b09      	ldr	r3, [pc, #36]	@ (80051b4 <MX_TIM10_Init+0x40>)
 800518e:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8005192:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005194:	4b07      	ldr	r3, [pc, #28]	@ (80051b4 <MX_TIM10_Init+0x40>)
 8005196:	2200      	movs	r2, #0
 8005198:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800519a:	4b06      	ldr	r3, [pc, #24]	@ (80051b4 <MX_TIM10_Init+0x40>)
 800519c:	2200      	movs	r2, #0
 800519e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80051a0:	4804      	ldr	r0, [pc, #16]	@ (80051b4 <MX_TIM10_Init+0x40>)
 80051a2:	f005 f991 	bl	800a4c8 <HAL_TIM_Base_Init>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 80051ac:	f000 fcd0 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80051b0:	bf00      	nop
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	2000042c 	.word	0x2000042c
 80051b8:	40014400 	.word	0x40014400

080051bc <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80051c0:	4b0e      	ldr	r3, [pc, #56]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051c2:	4a0f      	ldr	r2, [pc, #60]	@ (8005200 <MX_TIM11_Init+0x44>)
 80051c4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16800;
 80051c6:	4b0d      	ldr	r3, [pc, #52]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051c8:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 80051cc:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051ce:	4b0b      	ldr	r3, [pc, #44]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 80051d4:	4b09      	ldr	r3, [pc, #36]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051d6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80051da:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051dc:	4b07      	ldr	r3, [pc, #28]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051de:	2200      	movs	r2, #0
 80051e0:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051e2:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80051e8:	4804      	ldr	r0, [pc, #16]	@ (80051fc <MX_TIM11_Init+0x40>)
 80051ea:	f005 f96d 	bl	800a4c8 <HAL_TIM_Base_Init>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d001      	beq.n	80051f8 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 80051f4:	f000 fcac 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80051f8:	bf00      	nop
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	20000474 	.word	0x20000474
 8005200:	40014800 	.word	0x40014800

08005204 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005208:	4b11      	ldr	r3, [pc, #68]	@ (8005250 <MX_UART4_Init+0x4c>)
 800520a:	4a12      	ldr	r2, [pc, #72]	@ (8005254 <MX_UART4_Init+0x50>)
 800520c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800520e:	4b10      	ldr	r3, [pc, #64]	@ (8005250 <MX_UART4_Init+0x4c>)
 8005210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005214:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005216:	4b0e      	ldr	r3, [pc, #56]	@ (8005250 <MX_UART4_Init+0x4c>)
 8005218:	2200      	movs	r2, #0
 800521a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800521c:	4b0c      	ldr	r3, [pc, #48]	@ (8005250 <MX_UART4_Init+0x4c>)
 800521e:	2200      	movs	r2, #0
 8005220:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005222:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <MX_UART4_Init+0x4c>)
 8005224:	2200      	movs	r2, #0
 8005226:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005228:	4b09      	ldr	r3, [pc, #36]	@ (8005250 <MX_UART4_Init+0x4c>)
 800522a:	220c      	movs	r2, #12
 800522c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800522e:	4b08      	ldr	r3, [pc, #32]	@ (8005250 <MX_UART4_Init+0x4c>)
 8005230:	2200      	movs	r2, #0
 8005232:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005234:	4b06      	ldr	r3, [pc, #24]	@ (8005250 <MX_UART4_Init+0x4c>)
 8005236:	2200      	movs	r2, #0
 8005238:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800523a:	4805      	ldr	r0, [pc, #20]	@ (8005250 <MX_UART4_Init+0x4c>)
 800523c:	f005 fe5c 	bl	800aef8 <HAL_UART_Init>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8005246:	f000 fc83 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800524a:	bf00      	nop
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	200004bc 	.word	0x200004bc
 8005254:	40004c00 	.word	0x40004c00

08005258 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800525c:	4b11      	ldr	r3, [pc, #68]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 800525e:	4a12      	ldr	r2, [pc, #72]	@ (80052a8 <MX_USART2_UART_Init+0x50>)
 8005260:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005262:	4b10      	ldr	r3, [pc, #64]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 8005264:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005268:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800526a:	4b0e      	ldr	r3, [pc, #56]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 800526c:	2200      	movs	r2, #0
 800526e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005270:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 8005272:	2200      	movs	r2, #0
 8005274:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005276:	4b0b      	ldr	r3, [pc, #44]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 8005278:	2200      	movs	r2, #0
 800527a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800527c:	4b09      	ldr	r3, [pc, #36]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 800527e:	220c      	movs	r2, #12
 8005280:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005282:	4b08      	ldr	r3, [pc, #32]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 8005284:	2200      	movs	r2, #0
 8005286:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005288:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 800528a:	2200      	movs	r2, #0
 800528c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800528e:	4805      	ldr	r0, [pc, #20]	@ (80052a4 <MX_USART2_UART_Init+0x4c>)
 8005290:	f005 fe32 	bl	800aef8 <HAL_UART_Init>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800529a:	f000 fc59 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800529e:	bf00      	nop
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	20000500 	.word	0x20000500
 80052a8:	40004400 	.word	0x40004400

080052ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80052b0:	4b11      	ldr	r3, [pc, #68]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052b2:	4a12      	ldr	r2, [pc, #72]	@ (80052fc <MX_USART3_UART_Init+0x50>)
 80052b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80052b6:	4b10      	ldr	r3, [pc, #64]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052b8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80052bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80052be:	4b0e      	ldr	r3, [pc, #56]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80052c4:	4b0c      	ldr	r3, [pc, #48]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80052ca:	4b0b      	ldr	r3, [pc, #44]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80052d0:	4b09      	ldr	r3, [pc, #36]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052d2:	220c      	movs	r2, #12
 80052d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052d6:	4b08      	ldr	r3, [pc, #32]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052d8:	2200      	movs	r2, #0
 80052da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80052dc:	4b06      	ldr	r3, [pc, #24]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052de:	2200      	movs	r2, #0
 80052e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80052e2:	4805      	ldr	r0, [pc, #20]	@ (80052f8 <MX_USART3_UART_Init+0x4c>)
 80052e4:	f005 fe08 	bl	800aef8 <HAL_UART_Init>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80052ee:	f000 fc2f 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80052f2:	bf00      	nop
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	20000544 	.word	0x20000544
 80052fc:	40004800 	.word	0x40004800

08005300 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005304:	4b11      	ldr	r3, [pc, #68]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 8005306:	4a12      	ldr	r2, [pc, #72]	@ (8005350 <MX_USART6_UART_Init+0x50>)
 8005308:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 19200;
 800530a:	4b10      	ldr	r3, [pc, #64]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 800530c:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8005310:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005312:	4b0e      	ldr	r3, [pc, #56]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 8005314:	2200      	movs	r2, #0
 8005316:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005318:	4b0c      	ldr	r3, [pc, #48]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 800531a:	2200      	movs	r2, #0
 800531c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800531e:	4b0b      	ldr	r3, [pc, #44]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 8005320:	2200      	movs	r2, #0
 8005322:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005324:	4b09      	ldr	r3, [pc, #36]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 8005326:	220c      	movs	r2, #12
 8005328:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800532a:	4b08      	ldr	r3, [pc, #32]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 800532c:	2200      	movs	r2, #0
 800532e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005330:	4b06      	ldr	r3, [pc, #24]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 8005332:	2200      	movs	r2, #0
 8005334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005336:	4805      	ldr	r0, [pc, #20]	@ (800534c <MX_USART6_UART_Init+0x4c>)
 8005338:	f005 fdde 	bl	800aef8 <HAL_UART_Init>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005342:	f000 fc05 	bl	8005b50 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005346:	bf00      	nop
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	20000588 	.word	0x20000588
 8005350:	40011400 	.word	0x40011400

08005354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08a      	sub	sp, #40	@ 0x28
 8005358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800535a:	f107 0314 	add.w	r3, r7, #20
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	605a      	str	r2, [r3, #4]
 8005364:	609a      	str	r2, [r3, #8]
 8005366:	60da      	str	r2, [r3, #12]
 8005368:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800536a:	2300      	movs	r3, #0
 800536c:	613b      	str	r3, [r7, #16]
 800536e:	4b4c      	ldr	r3, [pc, #304]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 8005370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005372:	4a4b      	ldr	r2, [pc, #300]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 8005374:	f043 0304 	orr.w	r3, r3, #4
 8005378:	6313      	str	r3, [r2, #48]	@ 0x30
 800537a:	4b49      	ldr	r3, [pc, #292]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 800537c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537e:	f003 0304 	and.w	r3, r3, #4
 8005382:	613b      	str	r3, [r7, #16]
 8005384:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005386:	2300      	movs	r3, #0
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	4b45      	ldr	r3, [pc, #276]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 800538c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538e:	4a44      	ldr	r2, [pc, #272]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 8005390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005394:	6313      	str	r3, [r2, #48]	@ 0x30
 8005396:	4b42      	ldr	r3, [pc, #264]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 8005398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80053a2:	2300      	movs	r3, #0
 80053a4:	60bb      	str	r3, [r7, #8]
 80053a6:	4b3e      	ldr	r3, [pc, #248]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053aa:	4a3d      	ldr	r2, [pc, #244]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 80053ac:	f043 0301 	orr.w	r3, r3, #1
 80053b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053b2:	4b3b      	ldr	r3, [pc, #236]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	60bb      	str	r3, [r7, #8]
 80053bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053be:	2300      	movs	r3, #0
 80053c0:	607b      	str	r3, [r7, #4]
 80053c2:	4b37      	ldr	r3, [pc, #220]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 80053c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053c6:	4a36      	ldr	r2, [pc, #216]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 80053c8:	f043 0302 	orr.w	r3, r3, #2
 80053cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80053ce:	4b34      	ldr	r3, [pc, #208]	@ (80054a0 <MX_GPIO_Init+0x14c>)
 80053d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	607b      	str	r3, [r7, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|CS_Pin|Buzzer_Pin|GATE_D_Pin
 80053da:	2200      	movs	r2, #0
 80053dc:	f644 4112 	movw	r1, #19474	@ 0x4c12
 80053e0:	4830      	ldr	r0, [pc, #192]	@ (80054a4 <MX_GPIO_Init+0x150>)
 80053e2:	f002 f879 	bl	80074d8 <HAL_GPIO_WritePin>
                          |GATE_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M0_Pin|M1_Pin|FN_Pin|LED2_Pin
 80053e6:	2200      	movs	r2, #0
 80053e8:	f246 011f 	movw	r1, #24607	@ 0x601f
 80053ec:	482e      	ldr	r0, [pc, #184]	@ (80054a8 <MX_GPIO_Init+0x154>)
 80053ee:	f002 f873 	bl	80074d8 <HAL_GPIO_WritePin>
                          |LED1_Pin|GATE_B_Pin|GATE_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80053f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80053f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053f8:	2300      	movs	r3, #0
 80053fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80053fc:	2302      	movs	r3, #2
 80053fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005400:	f107 0314 	add.w	r3, r7, #20
 8005404:	4619      	mov	r1, r3
 8005406:	4827      	ldr	r0, [pc, #156]	@ (80054a4 <MX_GPIO_Init+0x150>)
 8005408:	f001 feba 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 CS_Pin Buzzer_Pin GATE_D_Pin
                           GATE_C_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|CS_Pin|Buzzer_Pin|GATE_D_Pin
 800540c:	f644 4312 	movw	r3, #19474	@ 0x4c12
 8005410:	617b      	str	r3, [r7, #20]
                          |GATE_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005412:	2301      	movs	r3, #1
 8005414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005416:	2300      	movs	r3, #0
 8005418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800541a:	2300      	movs	r3, #0
 800541c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800541e:	f107 0314 	add.w	r3, r7, #20
 8005422:	4619      	mov	r1, r3
 8005424:	481f      	ldr	r0, [pc, #124]	@ (80054a4 <MX_GPIO_Init+0x150>)
 8005426:	f001 feab 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pins : M0_Pin M1_Pin FN_Pin LED2_Pin
                           LED1_Pin GATE_B_Pin GATE_A_Pin */
  GPIO_InitStruct.Pin = M0_Pin|M1_Pin|FN_Pin|LED2_Pin
 800542a:	f246 031f 	movw	r3, #24607	@ 0x601f
 800542e:	617b      	str	r3, [r7, #20]
                          |LED1_Pin|GATE_B_Pin|GATE_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005430:	2301      	movs	r3, #1
 8005432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005434:	2300      	movs	r3, #0
 8005436:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005438:	2300      	movs	r3, #0
 800543a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800543c:	f107 0314 	add.w	r3, r7, #20
 8005440:	4619      	mov	r1, r3
 8005442:	4819      	ldr	r0, [pc, #100]	@ (80054a8 <MX_GPIO_Init+0x154>)
 8005444:	f001 fe9c 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pin : SECINP_Pin */
  GPIO_InitStruct.Pin = SECINP_Pin;
 8005448:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800544c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800544e:	2300      	movs	r3, #0
 8005450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005452:	2301      	movs	r3, #1
 8005454:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SECINP_GPIO_Port, &GPIO_InitStruct);
 8005456:	f107 0314 	add.w	r3, r7, #20
 800545a:	4619      	mov	r1, r3
 800545c:	4812      	ldr	r0, [pc, #72]	@ (80054a8 <MX_GPIO_Init+0x154>)
 800545e:	f001 fe8f 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8005462:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005468:	2300      	movs	r3, #0
 800546a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800546c:	2301      	movs	r3, #1
 800546e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005470:	f107 0314 	add.w	r3, r7, #20
 8005474:	4619      	mov	r1, r3
 8005476:	480b      	ldr	r0, [pc, #44]	@ (80054a4 <MX_GPIO_Init+0x150>)
 8005478:	f001 fe82 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|INT2_Pin;
 800547c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005482:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005486:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005488:	2300      	movs	r3, #0
 800548a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800548c:	f107 0314 	add.w	r3, r7, #20
 8005490:	4619      	mov	r1, r3
 8005492:	4805      	ldr	r0, [pc, #20]	@ (80054a8 <MX_GPIO_Init+0x154>)
 8005494:	f001 fe74 	bl	8007180 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005498:	bf00      	nop
 800549a:	3728      	adds	r7, #40	@ 0x28
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	40023800 	.word	0x40023800
 80054a4:	40020800 	.word	0x40020800
 80054a8:	40020400 	.word	0x40020400

080054ac <E220_CONFIG>:
		}


}
void E220_CONFIG(uint8_t ADDH, uint8_t ADDL, uint8_t CHN, uint8_t MODE)
{
 80054ac:	b590      	push	{r4, r7, lr}
 80054ae:	b087      	sub	sp, #28
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	4604      	mov	r4, r0
 80054b4:	4608      	mov	r0, r1
 80054b6:	4611      	mov	r1, r2
 80054b8:	461a      	mov	r2, r3
 80054ba:	4623      	mov	r3, r4
 80054bc:	71fb      	strb	r3, [r7, #7]
 80054be:	4603      	mov	r3, r0
 80054c0:	71bb      	strb	r3, [r7, #6]
 80054c2:	460b      	mov	r3, r1
 80054c4:	717b      	strb	r3, [r7, #5]
 80054c6:	4613      	mov	r3, r2
 80054c8:	713b      	strb	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);
 80054ca:	2201      	movs	r2, #1
 80054cc:	2104      	movs	r1, #4
 80054ce:	4824      	ldr	r0, [pc, #144]	@ (8005560 <E220_CONFIG+0xb4>)
 80054d0:	f002 f802 	bl	80074d8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 80054d4:	2201      	movs	r2, #1
 80054d6:	2102      	movs	r1, #2
 80054d8:	4821      	ldr	r0, [pc, #132]	@ (8005560 <E220_CONFIG+0xb4>)
 80054da:	f001 fffd 	bl	80074d8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80054de:	2032      	movs	r0, #50	@ 0x32
 80054e0:	f000 fffa 	bl	80064d8 <HAL_Delay>

    char cfg_buff[8] = {0}; // E220 iin 8 elemanl bir dizi kullanyoruz
 80054e4:	2300      	movs	r3, #0
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	2300      	movs	r3, #0
 80054ea:	613b      	str	r3, [r7, #16]
    enum {Transparent, Fixed} mode;
    mode = MODE;
 80054ec:	793b      	ldrb	r3, [r7, #4]
 80054ee:	75fb      	strb	r3, [r7, #23]

    cfg_buff[0] = ADDH;
 80054f0:	79fb      	ldrb	r3, [r7, #7]
 80054f2:	733b      	strb	r3, [r7, #12]
    cfg_buff[1] = ADDL;
 80054f4:	79bb      	ldrb	r3, [r7, #6]
 80054f6:	737b      	strb	r3, [r7, #13]
    cfg_buff[2] = 0x62;  // 62 2.4kbps 63 4.8 kpbs
 80054f8:	2362      	movs	r3, #98	@ 0x62
 80054fa:	73bb      	strb	r3, [r7, #14]
    cfg_buff[3] = 0x00;
 80054fc:	2300      	movs	r3, #0
 80054fe:	73fb      	strb	r3, [r7, #15]
    cfg_buff[4] = CHN;
 8005500:	797b      	ldrb	r3, [r7, #5]
 8005502:	743b      	strb	r3, [r7, #16]

    switch(mode){
 8005504:	7dfb      	ldrb	r3, [r7, #23]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <E220_CONFIG+0x64>
 800550a:	2b01      	cmp	r3, #1
 800550c:	d003      	beq.n	8005516 <E220_CONFIG+0x6a>
 800550e:	e005      	b.n	800551c <E220_CONFIG+0x70>
        case Transparent:
            cfg_buff[5] = 0x00;  // opsiyon
 8005510:	2300      	movs	r3, #0
 8005512:	747b      	strb	r3, [r7, #17]
            break;
 8005514:	e004      	b.n	8005520 <E220_CONFIG+0x74>
        case Fixed:
            cfg_buff[5] = 0x11;
 8005516:	2311      	movs	r3, #17
 8005518:	747b      	strb	r3, [r7, #17]
            break;
 800551a:	e001      	b.n	8005520 <E220_CONFIG+0x74>
        default:
            cfg_buff[5] = 0x11;
 800551c:	2311      	movs	r3, #17
 800551e:	747b      	strb	r3, [r7, #17]
     }

     cfg_buff[6] = 0x00;
 8005520:	2300      	movs	r3, #0
 8005522:	74bb      	strb	r3, [r7, #18]
     cfg_buff[7] = 0x00;
 8005524:	2300      	movs	r3, #0
 8005526:	74fb      	strb	r3, [r7, #19]


    HAL_UART_Transmit(&huart3, (uint8_t*) cfg_buff, 8, 1000);
 8005528:	f107 010c 	add.w	r1, r7, #12
 800552c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005530:	2208      	movs	r2, #8
 8005532:	480c      	ldr	r0, [pc, #48]	@ (8005564 <E220_CONFIG+0xb8>)
 8005534:	f005 fd2d 	bl	800af92 <HAL_UART_Transmit>

    HAL_Delay(25);
 8005538:	2019      	movs	r0, #25
 800553a:	f000 ffcd 	bl	80064d8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 800553e:	2200      	movs	r2, #0
 8005540:	2104      	movs	r1, #4
 8005542:	4807      	ldr	r0, [pc, #28]	@ (8005560 <E220_CONFIG+0xb4>)
 8005544:	f001 ffc8 	bl	80074d8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 8005548:	2200      	movs	r2, #0
 800554a:	2102      	movs	r1, #2
 800554c:	4804      	ldr	r0, [pc, #16]	@ (8005560 <E220_CONFIG+0xb4>)
 800554e:	f001 ffc3 	bl	80074d8 <HAL_GPIO_WritePin>
    HAL_Delay(25);
 8005552:	2019      	movs	r0, #25
 8005554:	f000 ffc0 	bl	80064d8 <HAL_Delay>
}
 8005558:	bf00      	nop
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	bd90      	pop	{r4, r7, pc}
 8005560:	40020400 	.word	0x40020400
 8005564:	20000544 	.word	0x20000544

08005568 <BME280_Get_Altitude>:

float BME280_Get_Altitude(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
	float press = comp_data.pressure / 10000.0;
 800556e:	4b36      	ldr	r3, [pc, #216]	@ (8005648 <BME280_Get_Altitude+0xe0>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f7fa ffde 	bl	8000534 <__aeabi_ui2d>
 8005578:	a32b      	add	r3, pc, #172	@ (adr r3, 8005628 <BME280_Get_Altitude+0xc0>)
 800557a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557e:	f7fb f97d 	bl	800087c <__aeabi_ddiv>
 8005582:	4602      	mov	r2, r0
 8005584:	460b      	mov	r3, r1
 8005586:	4610      	mov	r0, r2
 8005588:	4619      	mov	r1, r3
 800558a:	f7fb fb45 	bl	8000c18 <__aeabi_d2f>
 800558e:	4603      	mov	r3, r0
 8005590:	607b      	str	r3, [r7, #4]
	float temp = comp_data.temperature / 100.0;
 8005592:	4b2d      	ldr	r3, [pc, #180]	@ (8005648 <BME280_Get_Altitude+0xe0>)
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	4618      	mov	r0, r3
 8005598:	f7fa ffdc 	bl	8000554 <__aeabi_i2d>
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	4b2a      	ldr	r3, [pc, #168]	@ (800564c <BME280_Get_Altitude+0xe4>)
 80055a2:	f7fb f96b 	bl	800087c <__aeabi_ddiv>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4610      	mov	r0, r2
 80055ac:	4619      	mov	r1, r3
 80055ae:	f7fb fb33 	bl	8000c18 <__aeabi_d2f>
 80055b2:	4603      	mov	r3, r0
 80055b4:	603b      	str	r3, [r7, #0]
	alt = 44330 * (1 - pow((press / 1013.25),(1/5.255)));
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f7fa ffde 	bl	8000578 <__aeabi_f2d>
 80055bc:	a31c      	add	r3, pc, #112	@ (adr r3, 8005630 <BME280_Get_Altitude+0xc8>)
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f7fb f95b 	bl	800087c <__aeabi_ddiv>
 80055c6:	4602      	mov	r2, r0
 80055c8:	460b      	mov	r3, r1
 80055ca:	ec43 2b17 	vmov	d7, r2, r3
 80055ce:	ed9f 1b1a 	vldr	d1, [pc, #104]	@ 8005638 <BME280_Get_Altitude+0xd0>
 80055d2:	eeb0 0a47 	vmov.f32	s0, s14
 80055d6:	eef0 0a67 	vmov.f32	s1, s15
 80055da:	f009 fc11 	bl	800ee00 <pow>
 80055de:	ec53 2b10 	vmov	r2, r3, d0
 80055e2:	f04f 0000 	mov.w	r0, #0
 80055e6:	491a      	ldr	r1, [pc, #104]	@ (8005650 <BME280_Get_Altitude+0xe8>)
 80055e8:	f7fa fe66 	bl	80002b8 <__aeabi_dsub>
 80055ec:	4602      	mov	r2, r0
 80055ee:	460b      	mov	r3, r1
 80055f0:	4610      	mov	r0, r2
 80055f2:	4619      	mov	r1, r3
 80055f4:	a312      	add	r3, pc, #72	@ (adr r3, 8005640 <BME280_Get_Altitude+0xd8>)
 80055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fa:	f7fb f815 	bl	8000628 <__aeabi_dmul>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	4610      	mov	r0, r2
 8005604:	4619      	mov	r1, r3
 8005606:	f7fb fb07 	bl	8000c18 <__aeabi_d2f>
 800560a:	4603      	mov	r3, r0
 800560c:	4a11      	ldr	r2, [pc, #68]	@ (8005654 <BME280_Get_Altitude+0xec>)
 800560e:	6013      	str	r3, [r2, #0]
	//alt = ((pow((P0/press), (1/5.257))-1) * (temp + 273.15)) / 0.0065;

	return (alt);
 8005610:	4b10      	ldr	r3, [pc, #64]	@ (8005654 <BME280_Get_Altitude+0xec>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	ee07 3a90 	vmov	s15, r3
}
 8005618:	eeb0 0a67 	vmov.f32	s0, s15
 800561c:	3708      	adds	r7, #8
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	f3af 8000 	nop.w
 8005628:	00000000 	.word	0x00000000
 800562c:	40c38800 	.word	0x40c38800
 8005630:	00000000 	.word	0x00000000
 8005634:	408faa00 	.word	0x408faa00
 8005638:	ccd9456c 	.word	0xccd9456c
 800563c:	3fc85b95 	.word	0x3fc85b95
 8005640:	00000000 	.word	0x00000000
 8005644:	40e5a540 	.word	0x40e5a540
 8005648:	20002674 	.word	0x20002674
 800564c:	40590000 	.word	0x40590000
 8005650:	3ff00000 	.word	0x3ff00000
 8005654:	200023f8 	.word	0x200023f8

08005658 <user_i2c_read>:
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af02      	add	r7, sp, #8
 800565e:	603a      	str	r2, [r7, #0]
 8005660:	461a      	mov	r2, r3
 8005662:	4603      	mov	r3, r0
 8005664:	71fb      	strb	r3, [r7, #7]
 8005666:	460b      	mov	r3, r1
 8005668:	71bb      	strb	r3, [r7, #6]
 800566a:	4613      	mov	r3, r2
 800566c:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 800566e:	79fb      	ldrb	r3, [r7, #7]
 8005670:	b29b      	uxth	r3, r3
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	b299      	uxth	r1, r3
 8005676:	1dba      	adds	r2, r7, #6
 8005678:	230a      	movs	r3, #10
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	2301      	movs	r3, #1
 800567e:	4811      	ldr	r0, [pc, #68]	@ (80056c4 <user_i2c_read+0x6c>)
 8005680:	f002 f8a2 	bl	80077c8 <HAL_I2C_Master_Transmit>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <user_i2c_read+0x38>
 800568a:	f04f 33ff 	mov.w	r3, #4294967295
 800568e:	e014      	b.n	80056ba <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	b21b      	sxth	r3, r3
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	b21b      	sxth	r3, r3
 800569c:	b299      	uxth	r1, r3
 800569e:	88bb      	ldrh	r3, [r7, #4]
 80056a0:	220a      	movs	r2, #10
 80056a2:	9200      	str	r2, [sp, #0]
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	4807      	ldr	r0, [pc, #28]	@ (80056c4 <user_i2c_read+0x6c>)
 80056a8:	f002 f98c 	bl	80079c4 <HAL_I2C_Master_Receive>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d002      	beq.n	80056b8 <user_i2c_read+0x60>
 80056b2:	f04f 33ff 	mov.w	r3, #4294967295
 80056b6:	e000      	b.n	80056ba <user_i2c_read+0x62>

  return 0;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	200002a8 	.word	0x200002a8

080056c8 <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 ff01 	bl	80064d8 <HAL_Delay>
}
 80056d6:	bf00      	nop
 80056d8:	3708      	adds	r7, #8
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
	...

080056e0 <user_i2c_write>:
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af02      	add	r7, sp, #8
 80056e6:	603a      	str	r2, [r7, #0]
 80056e8:	461a      	mov	r2, r3
 80056ea:	4603      	mov	r3, r0
 80056ec:	71fb      	strb	r3, [r7, #7]
 80056ee:	460b      	mov	r3, r1
 80056f0:	71bb      	strb	r3, [r7, #6]
 80056f2:	4613      	mov	r3, r2
 80056f4:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 80056f6:	88bb      	ldrh	r3, [r7, #4]
 80056f8:	3301      	adds	r3, #1
 80056fa:	4618      	mov	r0, r3
 80056fc:	f006 fd7e 	bl	800c1fc <malloc>
 8005700:	4603      	mov	r3, r0
 8005702:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8005704:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	3301      	adds	r3, #1
 8005710:	88ba      	ldrh	r2, [r7, #4]
 8005712:	6839      	ldr	r1, [r7, #0]
 8005714:	4618      	mov	r0, r3
 8005716:	f007 fde2 	bl	800d2de <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 800571a:	79fb      	ldrb	r3, [r7, #7]
 800571c:	b29b      	uxth	r3, r3
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	b299      	uxth	r1, r3
 8005722:	88bb      	ldrh	r3, [r7, #4]
 8005724:	3301      	adds	r3, #1
 8005726:	b29b      	uxth	r3, r3
 8005728:	f04f 32ff 	mov.w	r2, #4294967295
 800572c:	9200      	str	r2, [sp, #0]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	4808      	ldr	r0, [pc, #32]	@ (8005754 <user_i2c_write+0x74>)
 8005732:	f002 f849 	bl	80077c8 <HAL_I2C_Master_Transmit>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <user_i2c_write+0x62>
 800573c:	f04f 33ff 	mov.w	r3, #4294967295
 8005740:	e003      	b.n	800574a <user_i2c_write+0x6a>

  free(buf);
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f006 fd62 	bl	800c20c <free>
  return 0;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	200002a8 	.word	0x200002a8

08005758 <union_converter>:

void union_converter(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08e      	sub	sp, #56	@ 0x38
 800575c:	af00      	add	r7, sp, #0
	 float2unit8 f2u8_gpsalt;
    f2u8_gpsalt.fVal=gps.altitude;
 800575e:	4ba0      	ldr	r3, [pc, #640]	@ (80059e0 <union_converter+0x288>)
 8005760:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005764:	4610      	mov	r0, r2
 8005766:	4619      	mov	r1, r3
 8005768:	f7fb fa56 	bl	8000c18 <__aeabi_d2f>
 800576c:	4603      	mov	r3, r0
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
		 for(uint8_t i=0;i<4;i++)
 8005770:	2300      	movs	r3, #0
 8005772:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005776:	e00f      	b.n	8005798 <union_converter+0x40>
		 {
			loratx[i+5]=f2u8_gpsalt.array[i];
 8005778:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800577c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005780:	3305      	adds	r3, #5
 8005782:	3238      	adds	r2, #56	@ 0x38
 8005784:	443a      	add	r2, r7
 8005786:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 800578a:	4a96      	ldr	r2, [pc, #600]	@ (80059e4 <union_converter+0x28c>)
 800578c:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 800578e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005792:	3301      	adds	r3, #1
 8005794:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005798:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800579c:	2b03      	cmp	r3, #3
 800579e:	d9eb      	bls.n	8005778 <union_converter+0x20>
		 }

	 float2unit8 f2u8_latitude;
	 f2u8_latitude.fVal=gps.latitude;
 80057a0:	4b8f      	ldr	r3, [pc, #572]	@ (80059e0 <union_converter+0x288>)
 80057a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a6:	4610      	mov	r0, r2
 80057a8:	4619      	mov	r1, r3
 80057aa:	f7fb fa35 	bl	8000c18 <__aeabi_d2f>
 80057ae:	4603      	mov	r3, r0
 80057b0:	627b      	str	r3, [r7, #36]	@ 0x24
		 for(uint8_t i=0;i<4;i++)
 80057b2:	2300      	movs	r3, #0
 80057b4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80057b8:	e00f      	b.n	80057da <union_converter+0x82>
		 {
			loratx[i+9]=f2u8_latitude.array[i];
 80057ba:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80057be:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80057c2:	3309      	adds	r3, #9
 80057c4:	3238      	adds	r2, #56	@ 0x38
 80057c6:	443a      	add	r2, r7
 80057c8:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80057cc:	4a85      	ldr	r2, [pc, #532]	@ (80059e4 <union_converter+0x28c>)
 80057ce:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80057d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80057d4:	3301      	adds	r3, #1
 80057d6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80057da:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80057de:	2b03      	cmp	r3, #3
 80057e0:	d9eb      	bls.n	80057ba <union_converter+0x62>
		 }

	 float2unit8 f2u8_longitude;
	 f2u8_longitude.fVal=gps.longitude;
 80057e2:	4b7f      	ldr	r3, [pc, #508]	@ (80059e0 <union_converter+0x288>)
 80057e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	f7fb fa14 	bl	8000c18 <__aeabi_d2f>
 80057f0:	4603      	mov	r3, r0
 80057f2:	623b      	str	r3, [r7, #32]
		 for(uint8_t i=0;i<4;i++)
 80057f4:	2300      	movs	r3, #0
 80057f6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80057fa:	e00f      	b.n	800581c <union_converter+0xc4>
		 {
			loratx[i+13]=f2u8_longitude.array[i];
 80057fc:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8005800:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005804:	330d      	adds	r3, #13
 8005806:	3238      	adds	r2, #56	@ 0x38
 8005808:	443a      	add	r2, r7
 800580a:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800580e:	4a75      	ldr	r2, [pc, #468]	@ (80059e4 <union_converter+0x28c>)
 8005810:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 8005812:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005816:	3301      	adds	r3, #1
 8005818:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800581c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005820:	2b03      	cmp	r3, #3
 8005822:	d9eb      	bls.n	80057fc <union_converter+0xa4>
		 }

	 float2unit8 f2u8_altitude;
	 f2u8_altitude.fVal=altitude;
 8005824:	4b70      	ldr	r3, [pc, #448]	@ (80059e8 <union_converter+0x290>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	61fb      	str	r3, [r7, #28]
		 for(uint8_t i=0;i<4;i++)
 800582a:	2300      	movs	r3, #0
 800582c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8005830:	e00f      	b.n	8005852 <union_converter+0xfa>
		 {
			loratx[i+17]=f2u8_altitude.array[i];
 8005832:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005836:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800583a:	3311      	adds	r3, #17
 800583c:	3238      	adds	r2, #56	@ 0x38
 800583e:	443a      	add	r2, r7
 8005840:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 8005844:	4a67      	ldr	r2, [pc, #412]	@ (80059e4 <union_converter+0x28c>)
 8005846:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 8005848:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800584c:	3301      	adds	r3, #1
 800584e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8005852:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005856:	2b03      	cmp	r3, #3
 8005858:	d9eb      	bls.n	8005832 <union_converter+0xda>
		 }
	 float2unit8 f2u8_speed;
	 f2u8_speed.fVal=speed;
 800585a:	4b64      	ldr	r3, [pc, #400]	@ (80059ec <union_converter+0x294>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	61bb      	str	r3, [r7, #24]
		 for(uint8_t i=0;i<4;i++)
 8005860:	2300      	movs	r3, #0
 8005862:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005866:	e00f      	b.n	8005888 <union_converter+0x130>
		 {
			loratx[i+21]=f2u8_speed.array[i];
 8005868:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800586c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005870:	3315      	adds	r3, #21
 8005872:	3238      	adds	r2, #56	@ 0x38
 8005874:	443a      	add	r2, r7
 8005876:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 800587a:	4a5a      	ldr	r2, [pc, #360]	@ (80059e4 <union_converter+0x28c>)
 800587c:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 800587e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005882:	3301      	adds	r3, #1
 8005884:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8005888:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800588c:	2b03      	cmp	r3, #3
 800588e:	d9eb      	bls.n	8005868 <union_converter+0x110>
		 }

	 float2unit8 f2u8_temp;
	 f2u8_temp.fVal=temperature;
 8005890:	4b57      	ldr	r3, [pc, #348]	@ (80059f0 <union_converter+0x298>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	617b      	str	r3, [r7, #20]
		 for(uint8_t i=0;i<4;i++)
 8005896:	2300      	movs	r3, #0
 8005898:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800589c:	e00f      	b.n	80058be <union_converter+0x166>
		 {
			loratx[i+25]=f2u8_temp.array[i];
 800589e:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80058a2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80058a6:	3319      	adds	r3, #25
 80058a8:	3238      	adds	r2, #56	@ 0x38
 80058aa:	443a      	add	r2, r7
 80058ac:	f812 1c24 	ldrb.w	r1, [r2, #-36]
 80058b0:	4a4c      	ldr	r2, [pc, #304]	@ (80059e4 <union_converter+0x28c>)
 80058b2:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80058b4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80058b8:	3301      	adds	r3, #1
 80058ba:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80058be:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80058c2:	2b03      	cmp	r3, #3
 80058c4:	d9eb      	bls.n	800589e <union_converter+0x146>
		 }

	 float2unit8 f2u8_accx;
	 f2u8_accx.fVal=Lsm_Sensor.Accel_X;
 80058c6:	4b4b      	ldr	r3, [pc, #300]	@ (80059f4 <union_converter+0x29c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	613b      	str	r3, [r7, #16]
		 for(uint8_t i=0;i<4;i++)
 80058cc:	2300      	movs	r3, #0
 80058ce:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80058d2:	e00f      	b.n	80058f4 <union_converter+0x19c>
		 {
			loratx[i+29]=f2u8_accx.array[i];
 80058d4:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80058d8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80058dc:	331d      	adds	r3, #29
 80058de:	3238      	adds	r2, #56	@ 0x38
 80058e0:	443a      	add	r2, r7
 80058e2:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 80058e6:	4a3f      	ldr	r2, [pc, #252]	@ (80059e4 <union_converter+0x28c>)
 80058e8:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80058ea:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80058ee:	3301      	adds	r3, #1
 80058f0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80058f4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80058f8:	2b03      	cmp	r3, #3
 80058fa:	d9eb      	bls.n	80058d4 <union_converter+0x17c>
		 }

	 float2unit8 f2u8_accy;
	 f2u8_accy.fVal=Lsm_Sensor.Accel_Y;
 80058fc:	4b3d      	ldr	r3, [pc, #244]	@ (80059f4 <union_converter+0x29c>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	60fb      	str	r3, [r7, #12]
	 	 for(uint8_t i=0;i<4;i++)
 8005902:	2300      	movs	r3, #0
 8005904:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8005908:	e00f      	b.n	800592a <union_converter+0x1d2>
		 {
			loratx[i+33]=f2u8_accy.array[i];
 800590a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800590e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005912:	3321      	adds	r3, #33	@ 0x21
 8005914:	3238      	adds	r2, #56	@ 0x38
 8005916:	443a      	add	r2, r7
 8005918:	f812 1c2c 	ldrb.w	r1, [r2, #-44]
 800591c:	4a31      	ldr	r2, [pc, #196]	@ (80059e4 <union_converter+0x28c>)
 800591e:	54d1      	strb	r1, [r2, r3]
	 	 for(uint8_t i=0;i<4;i++)
 8005920:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005924:	3301      	adds	r3, #1
 8005926:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800592a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800592e:	2b03      	cmp	r3, #3
 8005930:	d9eb      	bls.n	800590a <union_converter+0x1b2>
		 }

	 float2unit8 f2u8_accz;
	 f2u8_accz.fVal=Lsm_Sensor.Accel_Z;
 8005932:	4b30      	ldr	r3, [pc, #192]	@ (80059f4 <union_converter+0x29c>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	60bb      	str	r3, [r7, #8]
	 	 for(uint8_t i=0;i<4;i++)
 8005938:	2300      	movs	r3, #0
 800593a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800593e:	e00f      	b.n	8005960 <union_converter+0x208>
		 {
		    loratx[i+37]=f2u8_accz.array[i];
 8005940:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005944:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005948:	3325      	adds	r3, #37	@ 0x25
 800594a:	3238      	adds	r2, #56	@ 0x38
 800594c:	443a      	add	r2, r7
 800594e:	f812 1c30 	ldrb.w	r1, [r2, #-48]
 8005952:	4a24      	ldr	r2, [pc, #144]	@ (80059e4 <union_converter+0x28c>)
 8005954:	54d1      	strb	r1, [r2, r3]
	 	 for(uint8_t i=0;i<4;i++)
 8005956:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800595a:	3301      	adds	r3, #1
 800595c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005960:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005964:	2b03      	cmp	r3, #3
 8005966:	d9eb      	bls.n	8005940 <union_converter+0x1e8>
		 }

	 float2unit8 f2u8_roll;
	 f2u8_roll.fVal=real_roll;
 8005968:	4b23      	ldr	r3, [pc, #140]	@ (80059f8 <union_converter+0x2a0>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	607b      	str	r3, [r7, #4]
		 for(uint8_t i=0;i<4;i++)
 800596e:	2300      	movs	r3, #0
 8005970:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005974:	e00f      	b.n	8005996 <union_converter+0x23e>
		 {
			loratx[i+41]=f2u8_roll.array[i];
 8005976:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800597a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800597e:	3329      	adds	r3, #41	@ 0x29
 8005980:	3238      	adds	r2, #56	@ 0x38
 8005982:	443a      	add	r2, r7
 8005984:	f812 1c34 	ldrb.w	r1, [r2, #-52]
 8005988:	4a16      	ldr	r2, [pc, #88]	@ (80059e4 <union_converter+0x28c>)
 800598a:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 800598c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005990:	3301      	adds	r3, #1
 8005992:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005996:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800599a:	2b03      	cmp	r3, #3
 800599c:	d9eb      	bls.n	8005976 <union_converter+0x21e>
		 }
	 float2unit8 f2u8_pitch;
	 f2u8_pitch.fVal=real_pitch;
 800599e:	4b17      	ldr	r3, [pc, #92]	@ (80059fc <union_converter+0x2a4>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	603b      	str	r3, [r7, #0]
		 for(uint8_t i=0;i<4;i++)
 80059a4:	2300      	movs	r3, #0
 80059a6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80059aa:	e00f      	b.n	80059cc <union_converter+0x274>
		 {
			loratx[i+45]=f2u8_pitch.array[i];
 80059ac:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80059b0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80059b4:	332d      	adds	r3, #45	@ 0x2d
 80059b6:	3238      	adds	r2, #56	@ 0x38
 80059b8:	443a      	add	r2, r7
 80059ba:	f812 1c38 	ldrb.w	r1, [r2, #-56]
 80059be:	4a09      	ldr	r2, [pc, #36]	@ (80059e4 <union_converter+0x28c>)
 80059c0:	54d1      	strb	r1, [r2, r3]
		 for(uint8_t i=0;i<4;i++)
 80059c2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80059c6:	3301      	adds	r3, #1
 80059c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80059cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80059d0:	2b03      	cmp	r3, #3
 80059d2:	d9eb      	bls.n	80059ac <union_converter+0x254>
		 }
}
 80059d4:	bf00      	nop
 80059d6:	bf00      	nop
 80059d8:	3738      	adds	r7, #56	@ 0x38
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	20002440 	.word	0x20002440
 80059e4:	20002298 	.word	0x20002298
 80059e8:	200023ec 	.word	0x200023ec
 80059ec:	20002400 	.word	0x20002400
 80059f0:	200023e4 	.word	0x200023e4
 80059f4:	200024f0 	.word	0x200024f0
 80059f8:	20002410 	.word	0x20002410
 80059fc:	2000240c 	.word	0x2000240c

08005a00 <EGU_Buff_Load>:

void EGU_Buff_Load(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
	loratx[52]=EGU_RX_BUFFER[29];//EGU HATA
 8005a04:	4b2e      	ldr	r3, [pc, #184]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a06:	7f5a      	ldrb	r2, [r3, #29]
 8005a08:	4b2e      	ldr	r3, [pc, #184]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	loratx[53]=EGU_RX_BUFFER[30];//Fitil kontrol 0 ise fitil bal deil 1 ise fitil bal
 8005a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a10:	7f9a      	ldrb	r2, [r3, #30]
 8005a12:	4b2c      	ldr	r3, [pc, #176]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	loratx[54]=EGU_RX_BUFFER[6];//EGU BATARYA-F
 8005a18:	4b29      	ldr	r3, [pc, #164]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a1a:	799a      	ldrb	r2, [r3, #6]
 8005a1c:	4b29      	ldr	r3, [pc, #164]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a1e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	loratx[55]=EGU_RX_BUFFER[7];
 8005a22:	4b27      	ldr	r3, [pc, #156]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a24:	79da      	ldrb	r2, [r3, #7]
 8005a26:	4b27      	ldr	r3, [pc, #156]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a28:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
	loratx[56]=EGU_RX_BUFFER[8];
 8005a2c:	4b24      	ldr	r3, [pc, #144]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a2e:	7a1a      	ldrb	r2, [r3, #8]
 8005a30:	4b24      	ldr	r3, [pc, #144]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a32:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	loratx[57]=EGU_RX_BUFFER[9];
 8005a36:	4b22      	ldr	r3, [pc, #136]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a38:	7a5a      	ldrb	r2, [r3, #9]
 8005a3a:	4b22      	ldr	r3, [pc, #136]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	loratx[58]=EGU_RX_BUFFER[22];//EGU ANGLE-F
 8005a40:	4b1f      	ldr	r3, [pc, #124]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a42:	7d9a      	ldrb	r2, [r3, #22]
 8005a44:	4b1f      	ldr	r3, [pc, #124]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a46:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
	loratx[59]=EGU_RX_BUFFER[23];
 8005a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a4c:	7dda      	ldrb	r2, [r3, #23]
 8005a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a50:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
	loratx[60]=EGU_RX_BUFFER[24];
 8005a54:	4b1a      	ldr	r3, [pc, #104]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a56:	7e1a      	ldrb	r2, [r3, #24]
 8005a58:	4b1a      	ldr	r3, [pc, #104]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	loratx[61]=EGU_RX_BUFFER[25];
 8005a5e:	4b18      	ldr	r3, [pc, #96]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a60:	7e5a      	ldrb	r2, [r3, #25]
 8005a62:	4b18      	ldr	r3, [pc, #96]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	loratx[62]=EGU_RX_BUFFER[10];//EGU IRTIFA-F
 8005a68:	4b15      	ldr	r3, [pc, #84]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a6a:	7a9a      	ldrb	r2, [r3, #10]
 8005a6c:	4b15      	ldr	r3, [pc, #84]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	loratx[63]=EGU_RX_BUFFER[11];
 8005a72:	4b13      	ldr	r3, [pc, #76]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a74:	7ada      	ldrb	r2, [r3, #11]
 8005a76:	4b13      	ldr	r3, [pc, #76]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	loratx[64]=EGU_RX_BUFFER[12];
 8005a7c:	4b10      	ldr	r3, [pc, #64]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a7e:	7b1a      	ldrb	r2, [r3, #12]
 8005a80:	4b10      	ldr	r3, [pc, #64]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	loratx[65]=EGU_RX_BUFFER[13];
 8005a86:	4b0e      	ldr	r3, [pc, #56]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a88:	7b5a      	ldrb	r2, [r3, #13]
 8005a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	loratx[66]=EGU_RX_BUFFER[26];//EGU UCUS BASLADIMI?
 8005a90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a92:	7e9a      	ldrb	r2, [r3, #26]
 8005a94:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	loratx[67]=EGU_RX_BUFFER[28];//manyetik switch 1 ise kopmad 0 ise koptu
 8005a9a:	4b09      	ldr	r3, [pc, #36]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005a9c:	7f1a      	ldrb	r2, [r3, #28]
 8005a9e:	4b09      	ldr	r3, [pc, #36]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005aa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
	loratx[68]=EGU_RX_BUFFER[27];//MOTOR ATESLEME TALEB GELD M?
 8005aa4:	4b06      	ldr	r3, [pc, #24]	@ (8005ac0 <EGU_Buff_Load+0xc0>)
 8005aa6:	7eda      	ldrb	r2, [r3, #27]
 8005aa8:	4b06      	ldr	r3, [pc, #24]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005aaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	loratx[69]='\n';
 8005aae:	4b05      	ldr	r3, [pc, #20]	@ (8005ac4 <EGU_Buff_Load+0xc4>)
 8005ab0:	220a      	movs	r2, #10
 8005ab2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

}
 8005ab6:	bf00      	nop
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr
 8005ac0:	200005cc 	.word	0x200005cc
 8005ac4:	20002298 	.word	0x20002298

08005ac8 <Altitude_Offset>:

	  }
}

void Altitude_Offset()
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<5;i++)
 8005ace:	2300      	movs	r3, #0
 8005ad0:	71fb      	strb	r3, [r7, #7]
 8005ad2:	e02b      	b.n	8005b2c <Altitude_Offset+0x64>
	{
		HAL_Delay(40);
 8005ad4:	2028      	movs	r0, #40	@ 0x28
 8005ad6:	f000 fcff 	bl	80064d8 <HAL_Delay>
	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8005ada:	4918      	ldr	r1, [pc, #96]	@ (8005b3c <Altitude_Offset+0x74>)
 8005adc:	2001      	movs	r0, #1
 8005ade:	f7fb fc32 	bl	8001346 <bme280_set_sensor_mode>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	4b16      	ldr	r3, [pc, #88]	@ (8005b40 <Altitude_Offset+0x78>)
 8005ae8:	701a      	strb	r2, [r3, #0]
	  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8005aea:	4a14      	ldr	r2, [pc, #80]	@ (8005b3c <Altitude_Offset+0x74>)
 8005aec:	4915      	ldr	r1, [pc, #84]	@ (8005b44 <Altitude_Offset+0x7c>)
 8005aee:	2007      	movs	r0, #7
 8005af0:	f7fb fca5 	bl	800143e <bme280_get_sensor_data>
 8005af4:	4603      	mov	r3, r0
 8005af6:	461a      	mov	r2, r3
 8005af8:	4b11      	ldr	r3, [pc, #68]	@ (8005b40 <Altitude_Offset+0x78>)
 8005afa:	701a      	strb	r2, [r3, #0]
	  if(rslt == BME280_OK)
 8005afc:	4b10      	ldr	r3, [pc, #64]	@ (8005b40 <Altitude_Offset+0x78>)
 8005afe:	f993 3000 	ldrsb.w	r3, [r3]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10f      	bne.n	8005b26 <Altitude_Offset+0x5e>
	  { pressure = comp_data.pressure;
 8005b06:	4b0f      	ldr	r3, [pc, #60]	@ (8005b44 <Altitude_Offset+0x7c>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	ee07 3a90 	vmov	s15, r3
 8005b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b12:	4b0d      	ldr	r3, [pc, #52]	@ (8005b48 <Altitude_Offset+0x80>)
 8005b14:	edc3 7a00 	vstr	s15, [r3]
	    offset_altitude=BME280_Get_Altitude();
 8005b18:	f7ff fd26 	bl	8005568 <BME280_Get_Altitude>
 8005b1c:	eef0 7a40 	vmov.f32	s15, s0
 8005b20:	4b0a      	ldr	r3, [pc, #40]	@ (8005b4c <Altitude_Offset+0x84>)
 8005b22:	edc3 7a00 	vstr	s15, [r3]
	for(uint8_t i=0;i<5;i++)
 8005b26:	79fb      	ldrb	r3, [r7, #7]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	71fb      	strb	r3, [r7, #7]
 8005b2c:	79fb      	ldrb	r3, [r7, #7]
 8005b2e:	2b04      	cmp	r3, #4
 8005b30:	d9d0      	bls.n	8005ad4 <Altitude_Offset+0xc>
	  }
	}
}
 8005b32:	bf00      	nop
 8005b34:	bf00      	nop
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	20002634 	.word	0x20002634
 8005b40:	20002680 	.word	0x20002680
 8005b44:	20002674 	.word	0x20002674
 8005b48:	200023f4 	.word	0x200023f4
 8005b4c:	200023f0 	.word	0x200023f0

08005b50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005b50:	b480      	push	{r7}
 8005b52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005b54:	b672      	cpsid	i
}
 8005b56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005b58:	bf00      	nop
 8005b5a:	e7fd      	b.n	8005b58 <Error_Handler+0x8>

08005b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b62:	2300      	movs	r3, #0
 8005b64:	607b      	str	r3, [r7, #4]
 8005b66:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <HAL_MspInit+0x4c>)
 8005b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6a:	4a0f      	ldr	r2, [pc, #60]	@ (8005ba8 <HAL_MspInit+0x4c>)
 8005b6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b70:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba8 <HAL_MspInit+0x4c>)
 8005b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b7a:	607b      	str	r3, [r7, #4]
 8005b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b7e:	2300      	movs	r3, #0
 8005b80:	603b      	str	r3, [r7, #0]
 8005b82:	4b09      	ldr	r3, [pc, #36]	@ (8005ba8 <HAL_MspInit+0x4c>)
 8005b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b86:	4a08      	ldr	r2, [pc, #32]	@ (8005ba8 <HAL_MspInit+0x4c>)
 8005b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b8e:	4b06      	ldr	r3, [pc, #24]	@ (8005ba8 <HAL_MspInit+0x4c>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	40023800 	.word	0x40023800

08005bac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b08a      	sub	sp, #40	@ 0x28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bb4:	f107 0314 	add.w	r3, r7, #20
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	605a      	str	r2, [r3, #4]
 8005bbe:	609a      	str	r2, [r3, #8]
 8005bc0:	60da      	str	r2, [r3, #12]
 8005bc2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8005c38 <HAL_ADC_MspInit+0x8c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d12f      	bne.n	8005c2e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005bce:	2300      	movs	r3, #0
 8005bd0:	613b      	str	r3, [r7, #16]
 8005bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8005c3c <HAL_ADC_MspInit+0x90>)
 8005bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bd6:	4a19      	ldr	r2, [pc, #100]	@ (8005c3c <HAL_ADC_MspInit+0x90>)
 8005bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8005bde:	4b17      	ldr	r3, [pc, #92]	@ (8005c3c <HAL_ADC_MspInit+0x90>)
 8005be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005be6:	613b      	str	r3, [r7, #16]
 8005be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005bea:	2300      	movs	r3, #0
 8005bec:	60fb      	str	r3, [r7, #12]
 8005bee:	4b13      	ldr	r3, [pc, #76]	@ (8005c3c <HAL_ADC_MspInit+0x90>)
 8005bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf2:	4a12      	ldr	r2, [pc, #72]	@ (8005c3c <HAL_ADC_MspInit+0x90>)
 8005bf4:	f043 0304 	orr.w	r3, r3, #4
 8005bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005bfa:	4b10      	ldr	r3, [pc, #64]	@ (8005c3c <HAL_ADC_MspInit+0x90>)
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfe:	f003 0304 	and.w	r3, r3, #4
 8005c02:	60fb      	str	r3, [r7, #12]
 8005c04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ADC_VCC_Pin;
 8005c06:	2304      	movs	r3, #4
 8005c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_VCC_GPIO_Port, &GPIO_InitStruct);
 8005c12:	f107 0314 	add.w	r3, r7, #20
 8005c16:	4619      	mov	r1, r3
 8005c18:	4809      	ldr	r0, [pc, #36]	@ (8005c40 <HAL_ADC_MspInit+0x94>)
 8005c1a:	f001 fab1 	bl	8007180 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8005c1e:	2200      	movs	r2, #0
 8005c20:	2100      	movs	r1, #0
 8005c22:	2012      	movs	r0, #18
 8005c24:	f001 f9e3 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8005c28:	2012      	movs	r0, #18
 8005c2a:	f001 f9fc 	bl	8007026 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005c2e:	bf00      	nop
 8005c30:	3728      	adds	r7, #40	@ 0x28
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40012000 	.word	0x40012000
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	40020800 	.word	0x40020800

08005c44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b08a      	sub	sp, #40	@ 0x28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c4c:	f107 0314 	add.w	r3, r7, #20
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]
 8005c54:	605a      	str	r2, [r3, #4]
 8005c56:	609a      	str	r2, [r3, #8]
 8005c58:	60da      	str	r2, [r3, #12]
 8005c5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a19      	ldr	r2, [pc, #100]	@ (8005cc8 <HAL_I2C_MspInit+0x84>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d12b      	bne.n	8005cbe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c66:	2300      	movs	r3, #0
 8005c68:	613b      	str	r3, [r7, #16]
 8005c6a:	4b18      	ldr	r3, [pc, #96]	@ (8005ccc <HAL_I2C_MspInit+0x88>)
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6e:	4a17      	ldr	r2, [pc, #92]	@ (8005ccc <HAL_I2C_MspInit+0x88>)
 8005c70:	f043 0302 	orr.w	r3, r3, #2
 8005c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c76:	4b15      	ldr	r3, [pc, #84]	@ (8005ccc <HAL_I2C_MspInit+0x88>)
 8005c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	613b      	str	r3, [r7, #16]
 8005c80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005c82:	23c0      	movs	r3, #192	@ 0xc0
 8005c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005c86:	2312      	movs	r3, #18
 8005c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005c92:	2304      	movs	r3, #4
 8005c94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c96:	f107 0314 	add.w	r3, r7, #20
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	480c      	ldr	r0, [pc, #48]	@ (8005cd0 <HAL_I2C_MspInit+0x8c>)
 8005c9e:	f001 fa6f 	bl	8007180 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	4b09      	ldr	r3, [pc, #36]	@ (8005ccc <HAL_I2C_MspInit+0x88>)
 8005ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005caa:	4a08      	ldr	r2, [pc, #32]	@ (8005ccc <HAL_I2C_MspInit+0x88>)
 8005cac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cb2:	4b06      	ldr	r3, [pc, #24]	@ (8005ccc <HAL_I2C_MspInit+0x88>)
 8005cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8005cbe:	bf00      	nop
 8005cc0:	3728      	adds	r7, #40	@ 0x28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40005400 	.word	0x40005400
 8005ccc:	40023800 	.word	0x40023800
 8005cd0:	40020400 	.word	0x40020400

08005cd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b08a      	sub	sp, #40	@ 0x28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cdc:	f107 0314 	add.w	r3, r7, #20
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	605a      	str	r2, [r3, #4]
 8005ce6:	609a      	str	r2, [r3, #8]
 8005ce8:	60da      	str	r2, [r3, #12]
 8005cea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a19      	ldr	r2, [pc, #100]	@ (8005d58 <HAL_SPI_MspInit+0x84>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d12b      	bne.n	8005d4e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	613b      	str	r3, [r7, #16]
 8005cfa:	4b18      	ldr	r3, [pc, #96]	@ (8005d5c <HAL_SPI_MspInit+0x88>)
 8005cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cfe:	4a17      	ldr	r2, [pc, #92]	@ (8005d5c <HAL_SPI_MspInit+0x88>)
 8005d00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d04:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d06:	4b15      	ldr	r3, [pc, #84]	@ (8005d5c <HAL_SPI_MspInit+0x88>)
 8005d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d0e:	613b      	str	r3, [r7, #16]
 8005d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
 8005d16:	4b11      	ldr	r3, [pc, #68]	@ (8005d5c <HAL_SPI_MspInit+0x88>)
 8005d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d1a:	4a10      	ldr	r2, [pc, #64]	@ (8005d5c <HAL_SPI_MspInit+0x88>)
 8005d1c:	f043 0301 	orr.w	r3, r3, #1
 8005d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d22:	4b0e      	ldr	r3, [pc, #56]	@ (8005d5c <HAL_SPI_MspInit+0x88>)
 8005d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	60fb      	str	r3, [r7, #12]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005d2e:	23e0      	movs	r3, #224	@ 0xe0
 8005d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d32:	2302      	movs	r3, #2
 8005d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005d3e:	2305      	movs	r3, #5
 8005d40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d42:	f107 0314 	add.w	r3, r7, #20
 8005d46:	4619      	mov	r1, r3
 8005d48:	4805      	ldr	r0, [pc, #20]	@ (8005d60 <HAL_SPI_MspInit+0x8c>)
 8005d4a:	f001 fa19 	bl	8007180 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005d4e:	bf00      	nop
 8005d50:	3728      	adds	r7, #40	@ 0x28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	40013000 	.word	0x40013000
 8005d5c:	40023800 	.word	0x40023800
 8005d60:	40020000 	.word	0x40020000

08005d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b088      	sub	sp, #32
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d74:	d116      	bne.n	8005da4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005d76:	2300      	movs	r3, #0
 8005d78:	61fb      	str	r3, [r7, #28]
 8005d7a:	4b44      	ldr	r3, [pc, #272]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d7e:	4a43      	ldr	r2, [pc, #268]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005d80:	f043 0301 	orr.w	r3, r3, #1
 8005d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d86:	4b41      	ldr	r3, [pc, #260]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	61fb      	str	r3, [r7, #28]
 8005d90:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005d92:	2200      	movs	r2, #0
 8005d94:	2100      	movs	r1, #0
 8005d96:	201c      	movs	r0, #28
 8005d98:	f001 f929 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005d9c:	201c      	movs	r0, #28
 8005d9e:	f001 f942 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8005da2:	e06e      	b.n	8005e82 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM6)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a39      	ldr	r2, [pc, #228]	@ (8005e90 <HAL_TIM_Base_MspInit+0x12c>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d116      	bne.n	8005ddc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005dae:	2300      	movs	r3, #0
 8005db0:	61bb      	str	r3, [r7, #24]
 8005db2:	4b36      	ldr	r3, [pc, #216]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	4a35      	ldr	r2, [pc, #212]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005db8:	f043 0310 	orr.w	r3, r3, #16
 8005dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005dbe:	4b33      	ldr	r3, [pc, #204]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc2:	f003 0310 	and.w	r3, r3, #16
 8005dc6:	61bb      	str	r3, [r7, #24]
 8005dc8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2100      	movs	r1, #0
 8005dce:	2036      	movs	r0, #54	@ 0x36
 8005dd0:	f001 f90d 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005dd4:	2036      	movs	r0, #54	@ 0x36
 8005dd6:	f001 f926 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8005dda:	e052      	b.n	8005e82 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM7)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a2c      	ldr	r2, [pc, #176]	@ (8005e94 <HAL_TIM_Base_MspInit+0x130>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d116      	bne.n	8005e14 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005de6:	2300      	movs	r3, #0
 8005de8:	617b      	str	r3, [r7, #20]
 8005dea:	4b28      	ldr	r3, [pc, #160]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	4a27      	ldr	r2, [pc, #156]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005df0:	f043 0320 	orr.w	r3, r3, #32
 8005df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005df6:	4b25      	ldr	r3, [pc, #148]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005e02:	2200      	movs	r2, #0
 8005e04:	2100      	movs	r1, #0
 8005e06:	2037      	movs	r0, #55	@ 0x37
 8005e08:	f001 f8f1 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005e0c:	2037      	movs	r0, #55	@ 0x37
 8005e0e:	f001 f90a 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8005e12:	e036      	b.n	8005e82 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM10)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a1f      	ldr	r2, [pc, #124]	@ (8005e98 <HAL_TIM_Base_MspInit+0x134>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d116      	bne.n	8005e4c <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005e1e:	2300      	movs	r3, #0
 8005e20:	613b      	str	r3, [r7, #16]
 8005e22:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e26:	4a19      	ldr	r2, [pc, #100]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e2e:	4b17      	ldr	r3, [pc, #92]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e36:	613b      	str	r3, [r7, #16]
 8005e38:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	2019      	movs	r0, #25
 8005e40:	f001 f8d5 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005e44:	2019      	movs	r0, #25
 8005e46:	f001 f8ee 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8005e4a:	e01a      	b.n	8005e82 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM11)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a12      	ldr	r2, [pc, #72]	@ (8005e9c <HAL_TIM_Base_MspInit+0x138>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d115      	bne.n	8005e82 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8005e56:	2300      	movs	r3, #0
 8005e58:	60fb      	str	r3, [r7, #12]
 8005e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5e:	4a0b      	ldr	r2, [pc, #44]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005e60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e66:	4b09      	ldr	r3, [pc, #36]	@ (8005e8c <HAL_TIM_Base_MspInit+0x128>)
 8005e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8005e72:	2200      	movs	r2, #0
 8005e74:	2100      	movs	r1, #0
 8005e76:	201a      	movs	r0, #26
 8005e78:	f001 f8b9 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005e7c:	201a      	movs	r0, #26
 8005e7e:	f001 f8d2 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8005e82:	bf00      	nop
 8005e84:	3720      	adds	r7, #32
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	40023800 	.word	0x40023800
 8005e90:	40001000 	.word	0x40001000
 8005e94:	40001400 	.word	0x40001400
 8005e98:	40014400 	.word	0x40014400
 8005e9c:	40014800 	.word	0x40014800

08005ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b090      	sub	sp, #64	@ 0x40
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ea8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005eac:	2200      	movs	r2, #0
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	605a      	str	r2, [r3, #4]
 8005eb2:	609a      	str	r2, [r3, #8]
 8005eb4:	60da      	str	r2, [r3, #12]
 8005eb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a7f      	ldr	r2, [pc, #508]	@ (80060bc <HAL_UART_MspInit+0x21c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d12c      	bne.n	8005f1c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ec6:	4b7e      	ldr	r3, [pc, #504]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eca:	4a7d      	ldr	r2, [pc, #500]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005ecc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ede:	2300      	movs	r3, #0
 8005ee0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ee2:	4b77      	ldr	r3, [pc, #476]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee6:	4a76      	ldr	r2, [pc, #472]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005ee8:	f043 0301 	orr.w	r3, r3, #1
 8005eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8005eee:	4b74      	ldr	r3, [pc, #464]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005efa:	2303      	movs	r3, #3
 8005efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005efe:	2302      	movs	r3, #2
 8005f00:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f02:	2300      	movs	r3, #0
 8005f04:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f06:	2303      	movs	r3, #3
 8005f08:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005f0a:	2308      	movs	r3, #8
 8005f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f12:	4619      	mov	r1, r3
 8005f14:	486b      	ldr	r0, [pc, #428]	@ (80060c4 <HAL_UART_MspInit+0x224>)
 8005f16:	f001 f933 	bl	8007180 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005f1a:	e0cb      	b.n	80060b4 <HAL_UART_MspInit+0x214>
  else if(huart->Instance==USART2)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a69      	ldr	r2, [pc, #420]	@ (80060c8 <HAL_UART_MspInit+0x228>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d134      	bne.n	8005f90 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005f26:	2300      	movs	r3, #0
 8005f28:	623b      	str	r3, [r7, #32]
 8005f2a:	4b65      	ldr	r3, [pc, #404]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2e:	4a64      	ldr	r2, [pc, #400]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005f30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f34:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f36:	4b62      	ldr	r3, [pc, #392]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f3e:	623b      	str	r3, [r7, #32]
 8005f40:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f42:	2300      	movs	r3, #0
 8005f44:	61fb      	str	r3, [r7, #28]
 8005f46:	4b5e      	ldr	r3, [pc, #376]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f4a:	4a5d      	ldr	r2, [pc, #372]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005f4c:	f043 0301 	orr.w	r3, r3, #1
 8005f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f52:	4b5b      	ldr	r3, [pc, #364]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f56:	f003 0301 	and.w	r3, r3, #1
 8005f5a:	61fb      	str	r3, [r7, #28]
 8005f5c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = TX2_GPS_Pin|RX2_GPS_Pin;
 8005f5e:	230c      	movs	r3, #12
 8005f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f62:	2302      	movs	r3, #2
 8005f64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f66:	2300      	movs	r3, #0
 8005f68:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005f6e:	2307      	movs	r3, #7
 8005f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f76:	4619      	mov	r1, r3
 8005f78:	4852      	ldr	r0, [pc, #328]	@ (80060c4 <HAL_UART_MspInit+0x224>)
 8005f7a:	f001 f901 	bl	8007180 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2100      	movs	r1, #0
 8005f82:	2026      	movs	r0, #38	@ 0x26
 8005f84:	f001 f833 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005f88:	2026      	movs	r0, #38	@ 0x26
 8005f8a:	f001 f84c 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8005f8e:	e091      	b.n	80060b4 <HAL_UART_MspInit+0x214>
  else if(huart->Instance==USART3)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a4d      	ldr	r2, [pc, #308]	@ (80060cc <HAL_UART_MspInit+0x22c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d153      	bne.n	8006042 <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	61bb      	str	r3, [r7, #24]
 8005f9e:	4b48      	ldr	r3, [pc, #288]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	4a47      	ldr	r2, [pc, #284]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005faa:	4b45      	ldr	r3, [pc, #276]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fb2:	61bb      	str	r3, [r7, #24]
 8005fb4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
 8005fba:	4b41      	ldr	r3, [pc, #260]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fbe:	4a40      	ldr	r2, [pc, #256]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fc0:	f043 0304 	orr.w	r3, r3, #4
 8005fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fca:	f003 0304 	and.w	r3, r3, #4
 8005fce:	617b      	str	r3, [r7, #20]
 8005fd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	613b      	str	r3, [r7, #16]
 8005fd6:	4b3a      	ldr	r3, [pc, #232]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fda:	4a39      	ldr	r2, [pc, #228]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fdc:	f043 0302 	orr.w	r3, r3, #2
 8005fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fe2:	4b37      	ldr	r3, [pc, #220]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe6:	f003 0302 	and.w	r3, r3, #2
 8005fea:	613b      	str	r3, [r7, #16]
 8005fec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RX3_LORA_Pin;
 8005fee:	2320      	movs	r3, #32
 8005ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005ffe:	2307      	movs	r3, #7
 8006000:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(RX3_LORA_GPIO_Port, &GPIO_InitStruct);
 8006002:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006006:	4619      	mov	r1, r3
 8006008:	4831      	ldr	r0, [pc, #196]	@ (80060d0 <HAL_UART_MspInit+0x230>)
 800600a:	f001 f8b9 	bl	8007180 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TX3_LORA_Pin;
 800600e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006012:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006014:	2302      	movs	r3, #2
 8006016:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006018:	2300      	movs	r3, #0
 800601a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800601c:	2303      	movs	r3, #3
 800601e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006020:	2307      	movs	r3, #7
 8006022:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(TX3_LORA_GPIO_Port, &GPIO_InitStruct);
 8006024:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006028:	4619      	mov	r1, r3
 800602a:	482a      	ldr	r0, [pc, #168]	@ (80060d4 <HAL_UART_MspInit+0x234>)
 800602c:	f001 f8a8 	bl	8007180 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006030:	2200      	movs	r2, #0
 8006032:	2100      	movs	r1, #0
 8006034:	2027      	movs	r0, #39	@ 0x27
 8006036:	f000 ffda 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800603a:	2027      	movs	r0, #39	@ 0x27
 800603c:	f000 fff3 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8006040:	e038      	b.n	80060b4 <HAL_UART_MspInit+0x214>
  else if(huart->Instance==USART6)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a24      	ldr	r2, [pc, #144]	@ (80060d8 <HAL_UART_MspInit+0x238>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d133      	bne.n	80060b4 <HAL_UART_MspInit+0x214>
    __HAL_RCC_USART6_CLK_ENABLE();
 800604c:	2300      	movs	r3, #0
 800604e:	60fb      	str	r3, [r7, #12]
 8006050:	4b1b      	ldr	r3, [pc, #108]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8006052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006054:	4a1a      	ldr	r2, [pc, #104]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8006056:	f043 0320 	orr.w	r3, r3, #32
 800605a:	6453      	str	r3, [r2, #68]	@ 0x44
 800605c:	4b18      	ldr	r3, [pc, #96]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 800605e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006060:	f003 0320 	and.w	r3, r3, #32
 8006064:	60fb      	str	r3, [r7, #12]
 8006066:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006068:	2300      	movs	r3, #0
 800606a:	60bb      	str	r3, [r7, #8]
 800606c:	4b14      	ldr	r3, [pc, #80]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 800606e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006070:	4a13      	ldr	r2, [pc, #76]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 8006072:	f043 0304 	orr.w	r3, r3, #4
 8006076:	6313      	str	r3, [r2, #48]	@ 0x30
 8006078:	4b11      	ldr	r3, [pc, #68]	@ (80060c0 <HAL_UART_MspInit+0x220>)
 800607a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800607c:	f003 0304 	and.w	r3, r3, #4
 8006080:	60bb      	str	r3, [r7, #8]
 8006082:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TX6_RS_Pin|RX6_RS_Pin;
 8006084:	23c0      	movs	r3, #192	@ 0xc0
 8006086:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006088:	2302      	movs	r3, #2
 800608a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800608c:	2300      	movs	r3, #0
 800608e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006090:	2303      	movs	r3, #3
 8006092:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006094:	2308      	movs	r3, #8
 8006096:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006098:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800609c:	4619      	mov	r1, r3
 800609e:	480c      	ldr	r0, [pc, #48]	@ (80060d0 <HAL_UART_MspInit+0x230>)
 80060a0:	f001 f86e 	bl	8007180 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80060a4:	2200      	movs	r2, #0
 80060a6:	2100      	movs	r1, #0
 80060a8:	2047      	movs	r0, #71	@ 0x47
 80060aa:	f000 ffa0 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80060ae:	2047      	movs	r0, #71	@ 0x47
 80060b0:	f000 ffb9 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 80060b4:	bf00      	nop
 80060b6:	3740      	adds	r7, #64	@ 0x40
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	40004c00 	.word	0x40004c00
 80060c0:	40023800 	.word	0x40023800
 80060c4:	40020000 	.word	0x40020000
 80060c8:	40004400 	.word	0x40004400
 80060cc:	40004800 	.word	0x40004800
 80060d0:	40020800 	.word	0x40020800
 80060d4:	40020400 	.word	0x40020400
 80060d8:	40011400 	.word	0x40011400

080060dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80060e0:	bf00      	nop
 80060e2:	e7fd      	b.n	80060e0 <NMI_Handler+0x4>

080060e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80060e4:	b480      	push	{r7}
 80060e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80060e8:	bf00      	nop
 80060ea:	e7fd      	b.n	80060e8 <HardFault_Handler+0x4>

080060ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80060ec:	b480      	push	{r7}
 80060ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80060f0:	bf00      	nop
 80060f2:	e7fd      	b.n	80060f0 <MemManage_Handler+0x4>

080060f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80060f8:	bf00      	nop
 80060fa:	e7fd      	b.n	80060f8 <BusFault_Handler+0x4>

080060fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80060fc:	b480      	push	{r7}
 80060fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006100:	bf00      	nop
 8006102:	e7fd      	b.n	8006100 <UsageFault_Handler+0x4>

08006104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006104:	b480      	push	{r7}
 8006106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006108:	bf00      	nop
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr

08006112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006112:	b480      	push	{r7}
 8006114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006116:	bf00      	nop
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006120:	b480      	push	{r7}
 8006122:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006124:	bf00      	nop
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006132:	f000 f9b1 	bl	8006498 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006136:	bf00      	nop
 8006138:	bd80      	pop	{r7, pc}
	...

0800613c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006140:	4802      	ldr	r0, [pc, #8]	@ (800614c <ADC_IRQHandler+0x10>)
 8006142:	f000 fb0f 	bl	8006764 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006146:	bf00      	nop
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	20000260 	.word	0x20000260

08006150 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8006154:	4802      	ldr	r0, [pc, #8]	@ (8006160 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8006156:	f004 fb0e 	bl	800a776 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800615a:	bf00      	nop
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	2000042c 	.word	0x2000042c

08006164 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8006168:	4802      	ldr	r0, [pc, #8]	@ (8006174 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800616a:	f004 fb04 	bl	800a776 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800616e:	bf00      	nop
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	20000474 	.word	0x20000474

08006178 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800617c:	4802      	ldr	r0, [pc, #8]	@ (8006188 <TIM2_IRQHandler+0x10>)
 800617e:	f004 fafa 	bl	800a776 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006182:	bf00      	nop
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	20000354 	.word	0x20000354

0800618c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006190:	4802      	ldr	r0, [pc, #8]	@ (800619c <USART2_IRQHandler+0x10>)
 8006192:	f005 f805 	bl	800b1a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006196:	bf00      	nop
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	20000500 	.word	0x20000500

080061a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80061a4:	4802      	ldr	r0, [pc, #8]	@ (80061b0 <USART3_IRQHandler+0x10>)
 80061a6:	f004 fffb 	bl	800b1a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80061aa:	bf00      	nop
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	20000544 	.word	0x20000544

080061b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80061b8:	4802      	ldr	r0, [pc, #8]	@ (80061c4 <TIM6_DAC_IRQHandler+0x10>)
 80061ba:	f004 fadc 	bl	800a776 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80061be:	bf00      	nop
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	2000039c 	.word	0x2000039c

080061c8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80061cc:	4802      	ldr	r0, [pc, #8]	@ (80061d8 <TIM7_IRQHandler+0x10>)
 80061ce:	f004 fad2 	bl	800a776 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80061d2:	bf00      	nop
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	200003e4 	.word	0x200003e4

080061dc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80061e0:	4802      	ldr	r0, [pc, #8]	@ (80061ec <USART6_IRQHandler+0x10>)
 80061e2:	f004 ffdd 	bl	800b1a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80061e6:	bf00      	nop
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	20000588 	.word	0x20000588

080061f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	af00      	add	r7, sp, #0
  return 1;
 80061f4:	2301      	movs	r3, #1
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <_kill>:

int _kill(int pid, int sig)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800620a:	f007 f83b 	bl	800d284 <__errno>
 800620e:	4603      	mov	r3, r0
 8006210:	2216      	movs	r2, #22
 8006212:	601a      	str	r2, [r3, #0]
  return -1;
 8006214:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006218:	4618      	mov	r0, r3
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <_exit>:

void _exit (int status)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006228:	f04f 31ff 	mov.w	r1, #4294967295
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff ffe7 	bl	8006200 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006232:	bf00      	nop
 8006234:	e7fd      	b.n	8006232 <_exit+0x12>

08006236 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006236:	b580      	push	{r7, lr}
 8006238:	b086      	sub	sp, #24
 800623a:	af00      	add	r7, sp, #0
 800623c:	60f8      	str	r0, [r7, #12]
 800623e:	60b9      	str	r1, [r7, #8]
 8006240:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006242:	2300      	movs	r3, #0
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	e00a      	b.n	800625e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006248:	f3af 8000 	nop.w
 800624c:	4601      	mov	r1, r0
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	1c5a      	adds	r2, r3, #1
 8006252:	60ba      	str	r2, [r7, #8]
 8006254:	b2ca      	uxtb	r2, r1
 8006256:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	3301      	adds	r3, #1
 800625c:	617b      	str	r3, [r7, #20]
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	429a      	cmp	r2, r3
 8006264:	dbf0      	blt.n	8006248 <_read+0x12>
  }

  return len;
 8006266:	687b      	ldr	r3, [r7, #4]
}
 8006268:	4618      	mov	r0, r3
 800626a:	3718      	adds	r7, #24
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]
 8006280:	e009      	b.n	8006296 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	1c5a      	adds	r2, r3, #1
 8006286:	60ba      	str	r2, [r7, #8]
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	4618      	mov	r0, r3
 800628c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	3301      	adds	r3, #1
 8006294:	617b      	str	r3, [r7, #20]
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	429a      	cmp	r2, r3
 800629c:	dbf1      	blt.n	8006282 <_write+0x12>
  }
  return len;
 800629e:	687b      	ldr	r3, [r7, #4]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3718      	adds	r7, #24
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <_close>:

int _close(int file)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80062b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80062d0:	605a      	str	r2, [r3, #4]
  return 0;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <_isatty>:

int _isatty(int file)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80062e8:	2301      	movs	r3, #1
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b085      	sub	sp, #20
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	60f8      	str	r0, [r7, #12]
 80062fe:	60b9      	str	r1, [r7, #8]
 8006300:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3714      	adds	r7, #20
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006318:	4a14      	ldr	r2, [pc, #80]	@ (800636c <_sbrk+0x5c>)
 800631a:	4b15      	ldr	r3, [pc, #84]	@ (8006370 <_sbrk+0x60>)
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006324:	4b13      	ldr	r3, [pc, #76]	@ (8006374 <_sbrk+0x64>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d102      	bne.n	8006332 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800632c:	4b11      	ldr	r3, [pc, #68]	@ (8006374 <_sbrk+0x64>)
 800632e:	4a12      	ldr	r2, [pc, #72]	@ (8006378 <_sbrk+0x68>)
 8006330:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006332:	4b10      	ldr	r3, [pc, #64]	@ (8006374 <_sbrk+0x64>)
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4413      	add	r3, r2
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	429a      	cmp	r2, r3
 800633e:	d207      	bcs.n	8006350 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006340:	f006 ffa0 	bl	800d284 <__errno>
 8006344:	4603      	mov	r3, r0
 8006346:	220c      	movs	r2, #12
 8006348:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800634a:	f04f 33ff 	mov.w	r3, #4294967295
 800634e:	e009      	b.n	8006364 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006350:	4b08      	ldr	r3, [pc, #32]	@ (8006374 <_sbrk+0x64>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006356:	4b07      	ldr	r3, [pc, #28]	@ (8006374 <_sbrk+0x64>)
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4413      	add	r3, r2
 800635e:	4a05      	ldr	r2, [pc, #20]	@ (8006374 <_sbrk+0x64>)
 8006360:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006362:	68fb      	ldr	r3, [r7, #12]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	20020000 	.word	0x20020000
 8006370:	00000400 	.word	0x00000400
 8006374:	20002688 	.word	0x20002688
 8006378:	200027f0 	.word	0x200027f0

0800637c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800637c:	b480      	push	{r7}
 800637e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006380:	4b06      	ldr	r3, [pc, #24]	@ (800639c <SystemInit+0x20>)
 8006382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006386:	4a05      	ldr	r2, [pc, #20]	@ (800639c <SystemInit+0x20>)
 8006388:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800638c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006390:	bf00      	nop
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	e000ed00 	.word	0xe000ed00

080063a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80063a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80063d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80063a4:	480d      	ldr	r0, [pc, #52]	@ (80063dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80063a6:	490e      	ldr	r1, [pc, #56]	@ (80063e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80063a8:	4a0e      	ldr	r2, [pc, #56]	@ (80063e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80063aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80063ac:	e002      	b.n	80063b4 <LoopCopyDataInit>

080063ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80063ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80063b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80063b2:	3304      	adds	r3, #4

080063b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80063b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80063b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80063b8:	d3f9      	bcc.n	80063ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80063ba:	4a0b      	ldr	r2, [pc, #44]	@ (80063e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80063bc:	4c0b      	ldr	r4, [pc, #44]	@ (80063ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80063be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80063c0:	e001      	b.n	80063c6 <LoopFillZerobss>

080063c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80063c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80063c4:	3204      	adds	r2, #4

080063c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80063c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80063c8:	d3fb      	bcc.n	80063c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80063ca:	f7ff ffd7 	bl	800637c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80063ce:	f006 ff5f 	bl	800d290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80063d2:	f7fd fef1 	bl	80041b8 <main>
  bx  lr    
 80063d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80063d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80063dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80063e0:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 80063e4:	080104b0 	.word	0x080104b0
  ldr r2, =_sbss
 80063e8:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 80063ec:	200027f0 	.word	0x200027f0

080063f0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80063f0:	e7fe      	b.n	80063f0 <CAN1_RX0_IRQHandler>
	...

080063f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80063f8:	4b0e      	ldr	r3, [pc, #56]	@ (8006434 <HAL_Init+0x40>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a0d      	ldr	r2, [pc, #52]	@ (8006434 <HAL_Init+0x40>)
 80063fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006402:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006404:	4b0b      	ldr	r3, [pc, #44]	@ (8006434 <HAL_Init+0x40>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a0a      	ldr	r2, [pc, #40]	@ (8006434 <HAL_Init+0x40>)
 800640a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800640e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006410:	4b08      	ldr	r3, [pc, #32]	@ (8006434 <HAL_Init+0x40>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a07      	ldr	r2, [pc, #28]	@ (8006434 <HAL_Init+0x40>)
 8006416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800641a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800641c:	2003      	movs	r0, #3
 800641e:	f000 fddb 	bl	8006fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006422:	200f      	movs	r0, #15
 8006424:	f000 f808 	bl	8006438 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006428:	f7ff fb98 	bl	8005b5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	40023c00 	.word	0x40023c00

08006438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006440:	4b12      	ldr	r3, [pc, #72]	@ (800648c <HAL_InitTick+0x54>)
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	4b12      	ldr	r3, [pc, #72]	@ (8006490 <HAL_InitTick+0x58>)
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	4619      	mov	r1, r3
 800644a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800644e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006452:	fbb2 f3f3 	udiv	r3, r2, r3
 8006456:	4618      	mov	r0, r3
 8006458:	f000 fdf3 	bl	8007042 <HAL_SYSTICK_Config>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e00e      	b.n	8006484 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b0f      	cmp	r3, #15
 800646a:	d80a      	bhi.n	8006482 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800646c:	2200      	movs	r2, #0
 800646e:	6879      	ldr	r1, [r7, #4]
 8006470:	f04f 30ff 	mov.w	r0, #4294967295
 8006474:	f000 fdbb 	bl	8006fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006478:	4a06      	ldr	r2, [pc, #24]	@ (8006494 <HAL_InitTick+0x5c>)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800647e:	2300      	movs	r3, #0
 8006480:	e000      	b.n	8006484 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
}
 8006484:	4618      	mov	r0, r3
 8006486:	3708      	adds	r7, #8
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	20000044 	.word	0x20000044
 8006490:	2000004c 	.word	0x2000004c
 8006494:	20000048 	.word	0x20000048

08006498 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800649c:	4b06      	ldr	r3, [pc, #24]	@ (80064b8 <HAL_IncTick+0x20>)
 800649e:	781b      	ldrb	r3, [r3, #0]
 80064a0:	461a      	mov	r2, r3
 80064a2:	4b06      	ldr	r3, [pc, #24]	@ (80064bc <HAL_IncTick+0x24>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4413      	add	r3, r2
 80064a8:	4a04      	ldr	r2, [pc, #16]	@ (80064bc <HAL_IncTick+0x24>)
 80064aa:	6013      	str	r3, [r2, #0]
}
 80064ac:	bf00      	nop
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	2000004c 	.word	0x2000004c
 80064bc:	2000268c 	.word	0x2000268c

080064c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  return uwTick;
 80064c4:	4b03      	ldr	r3, [pc, #12]	@ (80064d4 <HAL_GetTick+0x14>)
 80064c6:	681b      	ldr	r3, [r3, #0]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop
 80064d4:	2000268c 	.word	0x2000268c

080064d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80064e0:	f7ff ffee 	bl	80064c0 <HAL_GetTick>
 80064e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f0:	d005      	beq.n	80064fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80064f2:	4b0a      	ldr	r3, [pc, #40]	@ (800651c <HAL_Delay+0x44>)
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80064fe:	bf00      	nop
 8006500:	f7ff ffde 	bl	80064c0 <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	429a      	cmp	r2, r3
 800650e:	d8f7      	bhi.n	8006500 <HAL_Delay+0x28>
  {
  }
}
 8006510:	bf00      	nop
 8006512:	bf00      	nop
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	2000004c 	.word	0x2000004c

08006520 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e033      	b.n	800659e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653a:	2b00      	cmp	r3, #0
 800653c:	d109      	bne.n	8006552 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7ff fb34 	bl	8005bac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006556:	f003 0310 	and.w	r3, r3, #16
 800655a:	2b00      	cmp	r3, #0
 800655c:	d118      	bne.n	8006590 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006566:	f023 0302 	bic.w	r3, r3, #2
 800656a:	f043 0202 	orr.w	r2, r3, #2
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fb5a 	bl	8006c2c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006582:	f023 0303 	bic.w	r3, r3, #3
 8006586:	f043 0201 	orr.w	r2, r3, #1
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	641a      	str	r2, [r3, #64]	@ 0x40
 800658e:	e001      	b.n	8006594 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800659c:	7bfb      	ldrb	r3, [r7, #15]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
	...

080065a8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80065b0:	2300      	movs	r3, #0
 80065b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d101      	bne.n	80065c2 <HAL_ADC_Start_IT+0x1a>
 80065be:	2302      	movs	r3, #2
 80065c0:	e0bd      	b.n	800673e <HAL_ADC_Start_IT+0x196>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d018      	beq.n	800660a <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	689a      	ldr	r2, [r3, #8]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f042 0201 	orr.w	r2, r2, #1
 80065e6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80065e8:	4b58      	ldr	r3, [pc, #352]	@ (800674c <HAL_ADC_Start_IT+0x1a4>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a58      	ldr	r2, [pc, #352]	@ (8006750 <HAL_ADC_Start_IT+0x1a8>)
 80065ee:	fba2 2303 	umull	r2, r3, r2, r3
 80065f2:	0c9a      	lsrs	r2, r3, #18
 80065f4:	4613      	mov	r3, r2
 80065f6:	005b      	lsls	r3, r3, #1
 80065f8:	4413      	add	r3, r2
 80065fa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80065fc:	e002      	b.n	8006604 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	3b01      	subs	r3, #1
 8006602:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1f9      	bne.n	80065fe <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b01      	cmp	r3, #1
 8006616:	f040 8085 	bne.w	8006724 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800661e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006622:	f023 0301 	bic.w	r3, r3, #1
 8006626:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006638:	2b00      	cmp	r3, #0
 800663a:	d007      	beq.n	800664c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006644:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006650:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006658:	d106      	bne.n	8006668 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665e:	f023 0206 	bic.w	r2, r3, #6
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	645a      	str	r2, [r3, #68]	@ 0x44
 8006666:	e002      	b.n	800666e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006676:	4b37      	ldr	r3, [pc, #220]	@ (8006754 <HAL_ADC_Start_IT+0x1ac>)
 8006678:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006682:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	6812      	ldr	r2, [r2, #0]
 800668e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006692:	f043 0320 	orr.w	r3, r3, #32
 8006696:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f003 031f 	and.w	r3, r3, #31
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d12a      	bne.n	80066fa <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a2b      	ldr	r2, [pc, #172]	@ (8006758 <HAL_ADC_Start_IT+0x1b0>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d015      	beq.n	80066da <HAL_ADC_Start_IT+0x132>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a2a      	ldr	r2, [pc, #168]	@ (800675c <HAL_ADC_Start_IT+0x1b4>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d105      	bne.n	80066c4 <HAL_ADC_Start_IT+0x11c>
 80066b8:	4b26      	ldr	r3, [pc, #152]	@ (8006754 <HAL_ADC_Start_IT+0x1ac>)
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00a      	beq.n	80066da <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a25      	ldr	r2, [pc, #148]	@ (8006760 <HAL_ADC_Start_IT+0x1b8>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d136      	bne.n	800673c <HAL_ADC_Start_IT+0x194>
 80066ce:	4b21      	ldr	r3, [pc, #132]	@ (8006754 <HAL_ADC_Start_IT+0x1ac>)
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	f003 0310 	and.w	r3, r3, #16
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d130      	bne.n	800673c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d129      	bne.n	800673c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	689a      	ldr	r2, [r3, #8]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80066f6:	609a      	str	r2, [r3, #8]
 80066f8:	e020      	b.n	800673c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a16      	ldr	r2, [pc, #88]	@ (8006758 <HAL_ADC_Start_IT+0x1b0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d11b      	bne.n	800673c <HAL_ADC_Start_IT+0x194>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d114      	bne.n	800673c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689a      	ldr	r2, [r3, #8]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006720:	609a      	str	r2, [r3, #8]
 8006722:	e00b      	b.n	800673c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006728:	f043 0210 	orr.w	r2, r3, #16
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006734:	f043 0201 	orr.w	r2, r3, #1
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	20000044 	.word	0x20000044
 8006750:	431bde83 	.word	0x431bde83
 8006754:	40012300 	.word	0x40012300
 8006758:	40012000 	.word	0x40012000
 800675c:	40012100 	.word	0x40012100
 8006760:	40012200 	.word	0x40012200

08006764 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800676c:	2300      	movs	r3, #0
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	2300      	movs	r3, #0
 8006772:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f003 0302 	and.w	r3, r3, #2
 800678a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d049      	beq.n	800682e <HAL_ADC_IRQHandler+0xca>
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d046      	beq.n	800682e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a4:	f003 0310 	and.w	r3, r3, #16
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d105      	bne.n	80067b8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d12b      	bne.n	800681e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d127      	bne.n	800681e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d006      	beq.n	80067ea <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d119      	bne.n	800681e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f022 0220 	bic.w	r2, r2, #32
 80067f8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d105      	bne.n	800681e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f7fd fca8 	bl	8004174 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f06f 0212 	mvn.w	r2, #18
 800682c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f003 0304 	and.w	r3, r3, #4
 8006834:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800683c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d057      	beq.n	80068f4 <HAL_ADC_IRQHandler+0x190>
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d054      	beq.n	80068f4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	f003 0310 	and.w	r3, r3, #16
 8006852:	2b00      	cmp	r3, #0
 8006854:	d105      	bne.n	8006862 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800685a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d139      	bne.n	80068e4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006876:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800687a:	2b00      	cmp	r3, #0
 800687c:	d006      	beq.n	800688c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8006888:	2b00      	cmp	r3, #0
 800688a:	d12b      	bne.n	80068e4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8006896:	2b00      	cmp	r3, #0
 8006898:	d124      	bne.n	80068e4 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d11d      	bne.n	80068e4 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d119      	bne.n	80068e4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068be:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d105      	bne.n	80068e4 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068dc:	f043 0201 	orr.w	r2, r3, #1
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 fa9d 	bl	8006e24 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f06f 020c 	mvn.w	r2, #12
 80068f2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006902:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d017      	beq.n	800693a <HAL_ADC_IRQHandler+0x1d6>
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d014      	beq.n	800693a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b01      	cmp	r3, #1
 800691c:	d10d      	bne.n	800693a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006922:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f837 	bl	800699e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f06f 0201 	mvn.w	r2, #1
 8006938:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f003 0320 	and.w	r3, r3, #32
 8006940:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006948:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d015      	beq.n	800697c <HAL_ADC_IRQHandler+0x218>
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d012      	beq.n	800697c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800695a:	f043 0202 	orr.w	r2, r3, #2
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f06f 0220 	mvn.w	r2, #32
 800696a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f820 	bl	80069b2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f06f 0220 	mvn.w	r2, #32
 800697a:	601a      	str	r2, [r3, #0]
  }
}
 800697c:	bf00      	nop
 800697e:	3718      	adds	r7, #24
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800699e:	b480      	push	{r7}
 80069a0:	b083      	sub	sp, #12
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b083      	sub	sp, #12
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
	...

080069c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80069d2:	2300      	movs	r3, #0
 80069d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d101      	bne.n	80069e4 <HAL_ADC_ConfigChannel+0x1c>
 80069e0:	2302      	movs	r3, #2
 80069e2:	e113      	b.n	8006c0c <HAL_ADC_ConfigChannel+0x244>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b09      	cmp	r3, #9
 80069f2:	d925      	bls.n	8006a40 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68d9      	ldr	r1, [r3, #12]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	461a      	mov	r2, r3
 8006a02:	4613      	mov	r3, r2
 8006a04:	005b      	lsls	r3, r3, #1
 8006a06:	4413      	add	r3, r2
 8006a08:	3b1e      	subs	r3, #30
 8006a0a:	2207      	movs	r2, #7
 8006a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a10:	43da      	mvns	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	400a      	ands	r2, r1
 8006a18:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68d9      	ldr	r1, [r3, #12]
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	4403      	add	r3, r0
 8006a32:	3b1e      	subs	r3, #30
 8006a34:	409a      	lsls	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	60da      	str	r2, [r3, #12]
 8006a3e:	e022      	b.n	8006a86 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6919      	ldr	r1, [r3, #16]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	4613      	mov	r3, r2
 8006a50:	005b      	lsls	r3, r3, #1
 8006a52:	4413      	add	r3, r2
 8006a54:	2207      	movs	r2, #7
 8006a56:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5a:	43da      	mvns	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	400a      	ands	r2, r1
 8006a62:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	6919      	ldr	r1, [r3, #16]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	689a      	ldr	r2, [r3, #8]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	4618      	mov	r0, r3
 8006a76:	4603      	mov	r3, r0
 8006a78:	005b      	lsls	r3, r3, #1
 8006a7a:	4403      	add	r3, r0
 8006a7c:	409a      	lsls	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	2b06      	cmp	r3, #6
 8006a8c:	d824      	bhi.n	8006ad8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	3b05      	subs	r3, #5
 8006aa0:	221f      	movs	r2, #31
 8006aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa6:	43da      	mvns	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	400a      	ands	r2, r1
 8006aae:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	4618      	mov	r0, r3
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	4413      	add	r3, r2
 8006ac8:	3b05      	subs	r3, #5
 8006aca:	fa00 f203 	lsl.w	r2, r0, r3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	635a      	str	r2, [r3, #52]	@ 0x34
 8006ad6:	e04c      	b.n	8006b72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	2b0c      	cmp	r3, #12
 8006ade:	d824      	bhi.n	8006b2a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685a      	ldr	r2, [r3, #4]
 8006aea:	4613      	mov	r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	4413      	add	r3, r2
 8006af0:	3b23      	subs	r3, #35	@ 0x23
 8006af2:	221f      	movs	r2, #31
 8006af4:	fa02 f303 	lsl.w	r3, r2, r3
 8006af8:	43da      	mvns	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	400a      	ands	r2, r1
 8006b00:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	4618      	mov	r0, r3
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	4613      	mov	r3, r2
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4413      	add	r3, r2
 8006b1a:	3b23      	subs	r3, #35	@ 0x23
 8006b1c:	fa00 f203 	lsl.w	r2, r0, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b28:	e023      	b.n	8006b72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	3b41      	subs	r3, #65	@ 0x41
 8006b3c:	221f      	movs	r2, #31
 8006b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b42:	43da      	mvns	r2, r3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	400a      	ands	r2, r1
 8006b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	4618      	mov	r0, r3
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	4413      	add	r3, r2
 8006b64:	3b41      	subs	r3, #65	@ 0x41
 8006b66:	fa00 f203 	lsl.w	r2, r0, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b72:	4b29      	ldr	r3, [pc, #164]	@ (8006c18 <HAL_ADC_ConfigChannel+0x250>)
 8006b74:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a28      	ldr	r2, [pc, #160]	@ (8006c1c <HAL_ADC_ConfigChannel+0x254>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d10f      	bne.n	8006ba0 <HAL_ADC_ConfigChannel+0x1d8>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2b12      	cmp	r3, #18
 8006b86:	d10b      	bne.n	8006ba0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8006c1c <HAL_ADC_ConfigChannel+0x254>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d12b      	bne.n	8006c02 <HAL_ADC_ConfigChannel+0x23a>
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a1c      	ldr	r2, [pc, #112]	@ (8006c20 <HAL_ADC_ConfigChannel+0x258>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d003      	beq.n	8006bbc <HAL_ADC_ConfigChannel+0x1f4>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b11      	cmp	r3, #17
 8006bba:	d122      	bne.n	8006c02 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a11      	ldr	r2, [pc, #68]	@ (8006c20 <HAL_ADC_ConfigChannel+0x258>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d111      	bne.n	8006c02 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006bde:	4b11      	ldr	r3, [pc, #68]	@ (8006c24 <HAL_ADC_ConfigChannel+0x25c>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a11      	ldr	r2, [pc, #68]	@ (8006c28 <HAL_ADC_ConfigChannel+0x260>)
 8006be4:	fba2 2303 	umull	r2, r3, r2, r3
 8006be8:	0c9a      	lsrs	r2, r3, #18
 8006bea:	4613      	mov	r3, r2
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	4413      	add	r3, r2
 8006bf0:	005b      	lsls	r3, r3, #1
 8006bf2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006bf4:	e002      	b.n	8006bfc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1f9      	bne.n	8006bf6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3714      	adds	r7, #20
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr
 8006c18:	40012300 	.word	0x40012300
 8006c1c:	40012000 	.word	0x40012000
 8006c20:	10000012 	.word	0x10000012
 8006c24:	20000044 	.word	0x20000044
 8006c28:	431bde83 	.word	0x431bde83

08006c2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006c34:	4b79      	ldr	r3, [pc, #484]	@ (8006e1c <ADC_Init+0x1f0>)
 8006c36:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	6859      	ldr	r1, [r3, #4]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	021a      	lsls	r2, r3, #8
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006c84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	6859      	ldr	r1, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689a      	ldr	r2, [r3, #8]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	430a      	orrs	r2, r1
 8006c96:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689a      	ldr	r2, [r3, #8]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ca6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	6899      	ldr	r1, [r3, #8]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68da      	ldr	r2, [r3, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbe:	4a58      	ldr	r2, [pc, #352]	@ (8006e20 <ADC_Init+0x1f4>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d022      	beq.n	8006d0a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006cd2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6899      	ldr	r1, [r3, #8]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689a      	ldr	r2, [r3, #8]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006cf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6899      	ldr	r1, [r3, #8]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	430a      	orrs	r2, r1
 8006d06:	609a      	str	r2, [r3, #8]
 8006d08:	e00f      	b.n	8006d2a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006d18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006d28:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689a      	ldr	r2, [r3, #8]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 0202 	bic.w	r2, r2, #2
 8006d38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	6899      	ldr	r1, [r3, #8]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	7e1b      	ldrb	r3, [r3, #24]
 8006d44:	005a      	lsls	r2, r3, #1
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d01b      	beq.n	8006d90 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	685a      	ldr	r2, [r3, #4]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d66:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006d76:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6859      	ldr	r1, [r3, #4]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d82:	3b01      	subs	r3, #1
 8006d84:	035a      	lsls	r2, r3, #13
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	605a      	str	r2, [r3, #4]
 8006d8e:	e007      	b.n	8006da0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	685a      	ldr	r2, [r3, #4]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d9e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006dae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	69db      	ldr	r3, [r3, #28]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	051a      	lsls	r2, r3, #20
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006dd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6899      	ldr	r1, [r3, #8]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006de2:	025a      	lsls	r2, r3, #9
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	430a      	orrs	r2, r1
 8006dea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dfa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	6899      	ldr	r1, [r3, #8]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	029a      	lsls	r2, r3, #10
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	609a      	str	r2, [r3, #8]
}
 8006e10:	bf00      	nop
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	40012300 	.word	0x40012300
 8006e20:	0f000001 	.word	0x0f000001

08006e24 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e48:	4b0c      	ldr	r3, [pc, #48]	@ (8006e7c <__NVIC_SetPriorityGrouping+0x44>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006e54:	4013      	ands	r3, r2
 8006e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006e64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e6a:	4a04      	ldr	r2, [pc, #16]	@ (8006e7c <__NVIC_SetPriorityGrouping+0x44>)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	60d3      	str	r3, [r2, #12]
}
 8006e70:	bf00      	nop
 8006e72:	3714      	adds	r7, #20
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	e000ed00 	.word	0xe000ed00

08006e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e80:	b480      	push	{r7}
 8006e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e84:	4b04      	ldr	r3, [pc, #16]	@ (8006e98 <__NVIC_GetPriorityGrouping+0x18>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	0a1b      	lsrs	r3, r3, #8
 8006e8a:	f003 0307 	and.w	r3, r3, #7
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	e000ed00 	.word	0xe000ed00

08006e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	db0b      	blt.n	8006ec6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006eae:	79fb      	ldrb	r3, [r7, #7]
 8006eb0:	f003 021f 	and.w	r2, r3, #31
 8006eb4:	4907      	ldr	r1, [pc, #28]	@ (8006ed4 <__NVIC_EnableIRQ+0x38>)
 8006eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eba:	095b      	lsrs	r3, r3, #5
 8006ebc:	2001      	movs	r0, #1
 8006ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8006ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	e000e100 	.word	0xe000e100

08006ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	4603      	mov	r3, r0
 8006ee0:	6039      	str	r1, [r7, #0]
 8006ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	db0a      	blt.n	8006f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	b2da      	uxtb	r2, r3
 8006ef0:	490c      	ldr	r1, [pc, #48]	@ (8006f24 <__NVIC_SetPriority+0x4c>)
 8006ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ef6:	0112      	lsls	r2, r2, #4
 8006ef8:	b2d2      	uxtb	r2, r2
 8006efa:	440b      	add	r3, r1
 8006efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f00:	e00a      	b.n	8006f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	4908      	ldr	r1, [pc, #32]	@ (8006f28 <__NVIC_SetPriority+0x50>)
 8006f08:	79fb      	ldrb	r3, [r7, #7]
 8006f0a:	f003 030f 	and.w	r3, r3, #15
 8006f0e:	3b04      	subs	r3, #4
 8006f10:	0112      	lsls	r2, r2, #4
 8006f12:	b2d2      	uxtb	r2, r2
 8006f14:	440b      	add	r3, r1
 8006f16:	761a      	strb	r2, [r3, #24]
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	e000e100 	.word	0xe000e100
 8006f28:	e000ed00 	.word	0xe000ed00

08006f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b089      	sub	sp, #36	@ 0x24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f003 0307 	and.w	r3, r3, #7
 8006f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	f1c3 0307 	rsb	r3, r3, #7
 8006f46:	2b04      	cmp	r3, #4
 8006f48:	bf28      	it	cs
 8006f4a:	2304      	movcs	r3, #4
 8006f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	3304      	adds	r3, #4
 8006f52:	2b06      	cmp	r3, #6
 8006f54:	d902      	bls.n	8006f5c <NVIC_EncodePriority+0x30>
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	3b03      	subs	r3, #3
 8006f5a:	e000      	b.n	8006f5e <NVIC_EncodePriority+0x32>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f60:	f04f 32ff 	mov.w	r2, #4294967295
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6a:	43da      	mvns	r2, r3
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	401a      	ands	r2, r3
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f74:	f04f 31ff 	mov.w	r1, #4294967295
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f7e:	43d9      	mvns	r1, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f84:	4313      	orrs	r3, r2
         );
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3724      	adds	r7, #36	@ 0x24
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fa4:	d301      	bcc.n	8006faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e00f      	b.n	8006fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006faa:	4a0a      	ldr	r2, [pc, #40]	@ (8006fd4 <SysTick_Config+0x40>)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fb2:	210f      	movs	r1, #15
 8006fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb8:	f7ff ff8e 	bl	8006ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fbc:	4b05      	ldr	r3, [pc, #20]	@ (8006fd4 <SysTick_Config+0x40>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fc2:	4b04      	ldr	r3, [pc, #16]	@ (8006fd4 <SysTick_Config+0x40>)
 8006fc4:	2207      	movs	r2, #7
 8006fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	e000e010 	.word	0xe000e010

08006fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f7ff ff29 	bl	8006e38 <__NVIC_SetPriorityGrouping>
}
 8006fe6:	bf00      	nop
 8006fe8:	3708      	adds	r7, #8
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b086      	sub	sp, #24
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	60b9      	str	r1, [r7, #8]
 8006ff8:	607a      	str	r2, [r7, #4]
 8006ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007000:	f7ff ff3e 	bl	8006e80 <__NVIC_GetPriorityGrouping>
 8007004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68b9      	ldr	r1, [r7, #8]
 800700a:	6978      	ldr	r0, [r7, #20]
 800700c:	f7ff ff8e 	bl	8006f2c <NVIC_EncodePriority>
 8007010:	4602      	mov	r2, r0
 8007012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007016:	4611      	mov	r1, r2
 8007018:	4618      	mov	r0, r3
 800701a:	f7ff ff5d 	bl	8006ed8 <__NVIC_SetPriority>
}
 800701e:	bf00      	nop
 8007020:	3718      	adds	r7, #24
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b082      	sub	sp, #8
 800702a:	af00      	add	r7, sp, #0
 800702c:	4603      	mov	r3, r0
 800702e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007034:	4618      	mov	r0, r3
 8007036:	f7ff ff31 	bl	8006e9c <__NVIC_EnableIRQ>
}
 800703a:	bf00      	nop
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}

08007042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b082      	sub	sp, #8
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7ff ffa2 	bl	8006f94 <SysTick_Config>
 8007050:	4603      	mov	r3, r0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b084      	sub	sp, #16
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007066:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007068:	f7ff fa2a 	bl	80064c0 <HAL_GetTick>
 800706c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b02      	cmp	r3, #2
 8007078:	d008      	beq.n	800708c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2280      	movs	r2, #128	@ 0x80
 800707e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e052      	b.n	8007132 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0216 	bic.w	r2, r2, #22
 800709a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	695a      	ldr	r2, [r3, #20]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80070aa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d103      	bne.n	80070bc <HAL_DMA_Abort+0x62>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d007      	beq.n	80070cc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f022 0208 	bic.w	r2, r2, #8
 80070ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f022 0201 	bic.w	r2, r2, #1
 80070da:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070dc:	e013      	b.n	8007106 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80070de:	f7ff f9ef 	bl	80064c0 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	2b05      	cmp	r3, #5
 80070ea:	d90c      	bls.n	8007106 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2220      	movs	r2, #32
 80070f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2203      	movs	r2, #3
 80070f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e015      	b.n	8007132 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1e4      	bne.n	80070de <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007118:	223f      	movs	r2, #63	@ 0x3f
 800711a:	409a      	lsls	r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800713a:	b480      	push	{r7}
 800713c:	b083      	sub	sp, #12
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b02      	cmp	r3, #2
 800714c:	d004      	beq.n	8007158 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2280      	movs	r2, #128	@ 0x80
 8007152:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e00c      	b.n	8007172 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2205      	movs	r2, #5
 800715c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f022 0201 	bic.w	r2, r2, #1
 800716e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
	...

08007180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007180:	b480      	push	{r7}
 8007182:	b089      	sub	sp, #36	@ 0x24
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800718a:	2300      	movs	r3, #0
 800718c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800718e:	2300      	movs	r3, #0
 8007190:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007192:	2300      	movs	r3, #0
 8007194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007196:	2300      	movs	r3, #0
 8007198:	61fb      	str	r3, [r7, #28]
 800719a:	e165      	b.n	8007468 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800719c:	2201      	movs	r2, #1
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	fa02 f303 	lsl.w	r3, r2, r3
 80071a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	697a      	ldr	r2, [r7, #20]
 80071ac:	4013      	ands	r3, r2
 80071ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	f040 8154 	bne.w	8007462 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f003 0303 	and.w	r3, r3, #3
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d005      	beq.n	80071d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d130      	bne.n	8007234 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	005b      	lsls	r3, r3, #1
 80071dc:	2203      	movs	r2, #3
 80071de:	fa02 f303 	lsl.w	r3, r2, r3
 80071e2:	43db      	mvns	r3, r3
 80071e4:	69ba      	ldr	r2, [r7, #24]
 80071e6:	4013      	ands	r3, r2
 80071e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	68da      	ldr	r2, [r3, #12]
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	fa02 f303 	lsl.w	r3, r2, r3
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	69ba      	ldr	r2, [r7, #24]
 8007200:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007208:	2201      	movs	r2, #1
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	fa02 f303 	lsl.w	r3, r2, r3
 8007210:	43db      	mvns	r3, r3
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	4013      	ands	r3, r2
 8007216:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	091b      	lsrs	r3, r3, #4
 800721e:	f003 0201 	and.w	r2, r3, #1
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	fa02 f303 	lsl.w	r3, r2, r3
 8007228:	69ba      	ldr	r2, [r7, #24]
 800722a:	4313      	orrs	r3, r2
 800722c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f003 0303 	and.w	r3, r3, #3
 800723c:	2b03      	cmp	r3, #3
 800723e:	d017      	beq.n	8007270 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	005b      	lsls	r3, r3, #1
 800724a:	2203      	movs	r2, #3
 800724c:	fa02 f303 	lsl.w	r3, r2, r3
 8007250:	43db      	mvns	r3, r3
 8007252:	69ba      	ldr	r2, [r7, #24]
 8007254:	4013      	ands	r3, r2
 8007256:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	689a      	ldr	r2, [r3, #8]
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	005b      	lsls	r3, r3, #1
 8007260:	fa02 f303 	lsl.w	r3, r2, r3
 8007264:	69ba      	ldr	r2, [r7, #24]
 8007266:	4313      	orrs	r3, r2
 8007268:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	69ba      	ldr	r2, [r7, #24]
 800726e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	f003 0303 	and.w	r3, r3, #3
 8007278:	2b02      	cmp	r3, #2
 800727a:	d123      	bne.n	80072c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	08da      	lsrs	r2, r3, #3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3208      	adds	r2, #8
 8007284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007288:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	f003 0307 	and.w	r3, r3, #7
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	220f      	movs	r2, #15
 8007294:	fa02 f303 	lsl.w	r3, r2, r3
 8007298:	43db      	mvns	r3, r3
 800729a:	69ba      	ldr	r2, [r7, #24]
 800729c:	4013      	ands	r3, r2
 800729e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	691a      	ldr	r2, [r3, #16]
 80072a4:	69fb      	ldr	r3, [r7, #28]
 80072a6:	f003 0307 	and.w	r3, r3, #7
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	69ba      	ldr	r2, [r7, #24]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	08da      	lsrs	r2, r3, #3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	3208      	adds	r2, #8
 80072be:	69b9      	ldr	r1, [r7, #24]
 80072c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	005b      	lsls	r3, r3, #1
 80072ce:	2203      	movs	r2, #3
 80072d0:	fa02 f303 	lsl.w	r3, r2, r3
 80072d4:	43db      	mvns	r3, r3
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	4013      	ands	r3, r2
 80072da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	f003 0203 	and.w	r2, r3, #3
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	005b      	lsls	r3, r3, #1
 80072e8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ec:	69ba      	ldr	r2, [r7, #24]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	69ba      	ldr	r2, [r7, #24]
 80072f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 80ae 	beq.w	8007462 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007306:	2300      	movs	r3, #0
 8007308:	60fb      	str	r3, [r7, #12]
 800730a:	4b5d      	ldr	r3, [pc, #372]	@ (8007480 <HAL_GPIO_Init+0x300>)
 800730c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730e:	4a5c      	ldr	r2, [pc, #368]	@ (8007480 <HAL_GPIO_Init+0x300>)
 8007310:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007314:	6453      	str	r3, [r2, #68]	@ 0x44
 8007316:	4b5a      	ldr	r3, [pc, #360]	@ (8007480 <HAL_GPIO_Init+0x300>)
 8007318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800731e:	60fb      	str	r3, [r7, #12]
 8007320:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007322:	4a58      	ldr	r2, [pc, #352]	@ (8007484 <HAL_GPIO_Init+0x304>)
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	089b      	lsrs	r3, r3, #2
 8007328:	3302      	adds	r3, #2
 800732a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800732e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	220f      	movs	r2, #15
 800733a:	fa02 f303 	lsl.w	r3, r2, r3
 800733e:	43db      	mvns	r3, r3
 8007340:	69ba      	ldr	r2, [r7, #24]
 8007342:	4013      	ands	r3, r2
 8007344:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a4f      	ldr	r2, [pc, #316]	@ (8007488 <HAL_GPIO_Init+0x308>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d025      	beq.n	800739a <HAL_GPIO_Init+0x21a>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a4e      	ldr	r2, [pc, #312]	@ (800748c <HAL_GPIO_Init+0x30c>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d01f      	beq.n	8007396 <HAL_GPIO_Init+0x216>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a4d      	ldr	r2, [pc, #308]	@ (8007490 <HAL_GPIO_Init+0x310>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d019      	beq.n	8007392 <HAL_GPIO_Init+0x212>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a4c      	ldr	r2, [pc, #304]	@ (8007494 <HAL_GPIO_Init+0x314>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d013      	beq.n	800738e <HAL_GPIO_Init+0x20e>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a4b      	ldr	r2, [pc, #300]	@ (8007498 <HAL_GPIO_Init+0x318>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d00d      	beq.n	800738a <HAL_GPIO_Init+0x20a>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a4a      	ldr	r2, [pc, #296]	@ (800749c <HAL_GPIO_Init+0x31c>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d007      	beq.n	8007386 <HAL_GPIO_Init+0x206>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a49      	ldr	r2, [pc, #292]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d101      	bne.n	8007382 <HAL_GPIO_Init+0x202>
 800737e:	2306      	movs	r3, #6
 8007380:	e00c      	b.n	800739c <HAL_GPIO_Init+0x21c>
 8007382:	2307      	movs	r3, #7
 8007384:	e00a      	b.n	800739c <HAL_GPIO_Init+0x21c>
 8007386:	2305      	movs	r3, #5
 8007388:	e008      	b.n	800739c <HAL_GPIO_Init+0x21c>
 800738a:	2304      	movs	r3, #4
 800738c:	e006      	b.n	800739c <HAL_GPIO_Init+0x21c>
 800738e:	2303      	movs	r3, #3
 8007390:	e004      	b.n	800739c <HAL_GPIO_Init+0x21c>
 8007392:	2302      	movs	r3, #2
 8007394:	e002      	b.n	800739c <HAL_GPIO_Init+0x21c>
 8007396:	2301      	movs	r3, #1
 8007398:	e000      	b.n	800739c <HAL_GPIO_Init+0x21c>
 800739a:	2300      	movs	r3, #0
 800739c:	69fa      	ldr	r2, [r7, #28]
 800739e:	f002 0203 	and.w	r2, r2, #3
 80073a2:	0092      	lsls	r2, r2, #2
 80073a4:	4093      	lsls	r3, r2
 80073a6:	69ba      	ldr	r2, [r7, #24]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80073ac:	4935      	ldr	r1, [pc, #212]	@ (8007484 <HAL_GPIO_Init+0x304>)
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	089b      	lsrs	r3, r3, #2
 80073b2:	3302      	adds	r3, #2
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80073ba:	4b3a      	ldr	r3, [pc, #232]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	43db      	mvns	r3, r3
 80073c4:	69ba      	ldr	r2, [r7, #24]
 80073c6:	4013      	ands	r3, r2
 80073c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d003      	beq.n	80073de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	4313      	orrs	r3, r2
 80073dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80073de:	4a31      	ldr	r2, [pc, #196]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80073e4:	4b2f      	ldr	r3, [pc, #188]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	43db      	mvns	r3, r3
 80073ee:	69ba      	ldr	r2, [r7, #24]
 80073f0:	4013      	ands	r3, r2
 80073f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d003      	beq.n	8007408 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007400:	69ba      	ldr	r2, [r7, #24]
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	4313      	orrs	r3, r2
 8007406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007408:	4a26      	ldr	r2, [pc, #152]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800740e:	4b25      	ldr	r3, [pc, #148]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	43db      	mvns	r3, r3
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	4013      	ands	r3, r2
 800741c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d003      	beq.n	8007432 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800742a:	69ba      	ldr	r2, [r7, #24]
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	4313      	orrs	r3, r2
 8007430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007432:	4a1c      	ldr	r2, [pc, #112]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007438:	4b1a      	ldr	r3, [pc, #104]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	43db      	mvns	r3, r3
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	4013      	ands	r3, r2
 8007446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007450:	2b00      	cmp	r3, #0
 8007452:	d003      	beq.n	800745c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	4313      	orrs	r3, r2
 800745a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800745c:	4a11      	ldr	r2, [pc, #68]	@ (80074a4 <HAL_GPIO_Init+0x324>)
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	3301      	adds	r3, #1
 8007466:	61fb      	str	r3, [r7, #28]
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	2b0f      	cmp	r3, #15
 800746c:	f67f ae96 	bls.w	800719c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007470:	bf00      	nop
 8007472:	bf00      	nop
 8007474:	3724      	adds	r7, #36	@ 0x24
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40023800 	.word	0x40023800
 8007484:	40013800 	.word	0x40013800
 8007488:	40020000 	.word	0x40020000
 800748c:	40020400 	.word	0x40020400
 8007490:	40020800 	.word	0x40020800
 8007494:	40020c00 	.word	0x40020c00
 8007498:	40021000 	.word	0x40021000
 800749c:	40021400 	.word	0x40021400
 80074a0:	40021800 	.word	0x40021800
 80074a4:	40013c00 	.word	0x40013c00

080074a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b085      	sub	sp, #20
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	460b      	mov	r3, r1
 80074b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	691a      	ldr	r2, [r3, #16]
 80074b8:	887b      	ldrh	r3, [r7, #2]
 80074ba:	4013      	ands	r3, r2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d002      	beq.n	80074c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80074c0:	2301      	movs	r3, #1
 80074c2:	73fb      	strb	r3, [r7, #15]
 80074c4:	e001      	b.n	80074ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80074c6:	2300      	movs	r3, #0
 80074c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3714      	adds	r7, #20
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	460b      	mov	r3, r1
 80074e2:	807b      	strh	r3, [r7, #2]
 80074e4:	4613      	mov	r3, r2
 80074e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80074e8:	787b      	ldrb	r3, [r7, #1]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d003      	beq.n	80074f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80074ee:	887a      	ldrh	r2, [r7, #2]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80074f4:	e003      	b.n	80074fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80074f6:	887b      	ldrh	r3, [r7, #2]
 80074f8:	041a      	lsls	r2, r3, #16
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	619a      	str	r2, [r3, #24]
}
 80074fe:	bf00      	nop
 8007500:	370c      	adds	r7, #12
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr

0800750a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800750a:	b480      	push	{r7}
 800750c:	b085      	sub	sp, #20
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	460b      	mov	r3, r1
 8007514:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800751c:	887a      	ldrh	r2, [r7, #2]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	4013      	ands	r3, r2
 8007522:	041a      	lsls	r2, r3, #16
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	43d9      	mvns	r1, r3
 8007528:	887b      	ldrh	r3, [r7, #2]
 800752a:	400b      	ands	r3, r1
 800752c:	431a      	orrs	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	619a      	str	r2, [r3, #24]
}
 8007532:	bf00      	nop
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr
	...

08007540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e12b      	b.n	80077aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7fe fb6c 	bl	8005c44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2224      	movs	r2, #36	@ 0x24
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0201 	bic.w	r2, r2, #1
 8007582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80075a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80075a4:	f001 fcf2 	bl	8008f8c <HAL_RCC_GetPCLK1Freq>
 80075a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	4a81      	ldr	r2, [pc, #516]	@ (80077b4 <HAL_I2C_Init+0x274>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d807      	bhi.n	80075c4 <HAL_I2C_Init+0x84>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4a80      	ldr	r2, [pc, #512]	@ (80077b8 <HAL_I2C_Init+0x278>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	bf94      	ite	ls
 80075bc:	2301      	movls	r3, #1
 80075be:	2300      	movhi	r3, #0
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	e006      	b.n	80075d2 <HAL_I2C_Init+0x92>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	4a7d      	ldr	r2, [pc, #500]	@ (80077bc <HAL_I2C_Init+0x27c>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	bf94      	ite	ls
 80075cc:	2301      	movls	r3, #1
 80075ce:	2300      	movhi	r3, #0
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e0e7      	b.n	80077aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	4a78      	ldr	r2, [pc, #480]	@ (80077c0 <HAL_I2C_Init+0x280>)
 80075de:	fba2 2303 	umull	r2, r3, r2, r3
 80075e2:	0c9b      	lsrs	r3, r3, #18
 80075e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	4a6a      	ldr	r2, [pc, #424]	@ (80077b4 <HAL_I2C_Init+0x274>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d802      	bhi.n	8007614 <HAL_I2C_Init+0xd4>
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	3301      	adds	r3, #1
 8007612:	e009      	b.n	8007628 <HAL_I2C_Init+0xe8>
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800761a:	fb02 f303 	mul.w	r3, r2, r3
 800761e:	4a69      	ldr	r2, [pc, #420]	@ (80077c4 <HAL_I2C_Init+0x284>)
 8007620:	fba2 2303 	umull	r2, r3, r2, r3
 8007624:	099b      	lsrs	r3, r3, #6
 8007626:	3301      	adds	r3, #1
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	6812      	ldr	r2, [r2, #0]
 800762c:	430b      	orrs	r3, r1
 800762e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800763a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	495c      	ldr	r1, [pc, #368]	@ (80077b4 <HAL_I2C_Init+0x274>)
 8007644:	428b      	cmp	r3, r1
 8007646:	d819      	bhi.n	800767c <HAL_I2C_Init+0x13c>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	1e59      	subs	r1, r3, #1
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	fbb1 f3f3 	udiv	r3, r1, r3
 8007656:	1c59      	adds	r1, r3, #1
 8007658:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800765c:	400b      	ands	r3, r1
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00a      	beq.n	8007678 <HAL_I2C_Init+0x138>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	1e59      	subs	r1, r3, #1
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	005b      	lsls	r3, r3, #1
 800766c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007670:	3301      	adds	r3, #1
 8007672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007676:	e051      	b.n	800771c <HAL_I2C_Init+0x1dc>
 8007678:	2304      	movs	r3, #4
 800767a:	e04f      	b.n	800771c <HAL_I2C_Init+0x1dc>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d111      	bne.n	80076a8 <HAL_I2C_Init+0x168>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	1e58      	subs	r0, r3, #1
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6859      	ldr	r1, [r3, #4]
 800768c:	460b      	mov	r3, r1
 800768e:	005b      	lsls	r3, r3, #1
 8007690:	440b      	add	r3, r1
 8007692:	fbb0 f3f3 	udiv	r3, r0, r3
 8007696:	3301      	adds	r3, #1
 8007698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800769c:	2b00      	cmp	r3, #0
 800769e:	bf0c      	ite	eq
 80076a0:	2301      	moveq	r3, #1
 80076a2:	2300      	movne	r3, #0
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	e012      	b.n	80076ce <HAL_I2C_Init+0x18e>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	1e58      	subs	r0, r3, #1
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6859      	ldr	r1, [r3, #4]
 80076b0:	460b      	mov	r3, r1
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	440b      	add	r3, r1
 80076b6:	0099      	lsls	r1, r3, #2
 80076b8:	440b      	add	r3, r1
 80076ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80076be:	3301      	adds	r3, #1
 80076c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	bf0c      	ite	eq
 80076c8:	2301      	moveq	r3, #1
 80076ca:	2300      	movne	r3, #0
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d001      	beq.n	80076d6 <HAL_I2C_Init+0x196>
 80076d2:	2301      	movs	r3, #1
 80076d4:	e022      	b.n	800771c <HAL_I2C_Init+0x1dc>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d10e      	bne.n	80076fc <HAL_I2C_Init+0x1bc>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	1e58      	subs	r0, r3, #1
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6859      	ldr	r1, [r3, #4]
 80076e6:	460b      	mov	r3, r1
 80076e8:	005b      	lsls	r3, r3, #1
 80076ea:	440b      	add	r3, r1
 80076ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80076f0:	3301      	adds	r3, #1
 80076f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076fa:	e00f      	b.n	800771c <HAL_I2C_Init+0x1dc>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	1e58      	subs	r0, r3, #1
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6859      	ldr	r1, [r3, #4]
 8007704:	460b      	mov	r3, r1
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	440b      	add	r3, r1
 800770a:	0099      	lsls	r1, r3, #2
 800770c:	440b      	add	r3, r1
 800770e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007712:	3301      	adds	r3, #1
 8007714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007718:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800771c:	6879      	ldr	r1, [r7, #4]
 800771e:	6809      	ldr	r1, [r1, #0]
 8007720:	4313      	orrs	r3, r2
 8007722:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	69da      	ldr	r2, [r3, #28]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	431a      	orrs	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	430a      	orrs	r2, r1
 800773e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800774a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	6911      	ldr	r1, [r2, #16]
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	68d2      	ldr	r2, [r2, #12]
 8007756:	4311      	orrs	r1, r2
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	6812      	ldr	r2, [r2, #0]
 800775c:	430b      	orrs	r3, r1
 800775e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	695a      	ldr	r2, [r3, #20]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	431a      	orrs	r2, r3
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0201 	orr.w	r2, r2, #1
 800778a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2220      	movs	r2, #32
 8007796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3710      	adds	r7, #16
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	000186a0 	.word	0x000186a0
 80077b8:	001e847f 	.word	0x001e847f
 80077bc:	003d08ff 	.word	0x003d08ff
 80077c0:	431bde83 	.word	0x431bde83
 80077c4:	10624dd3 	.word	0x10624dd3

080077c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b088      	sub	sp, #32
 80077cc:	af02      	add	r7, sp, #8
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	607a      	str	r2, [r7, #4]
 80077d2:	461a      	mov	r2, r3
 80077d4:	460b      	mov	r3, r1
 80077d6:	817b      	strh	r3, [r7, #10]
 80077d8:	4613      	mov	r3, r2
 80077da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80077dc:	f7fe fe70 	bl	80064c0 <HAL_GetTick>
 80077e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b20      	cmp	r3, #32
 80077ec:	f040 80e0 	bne.w	80079b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	2319      	movs	r3, #25
 80077f6:	2201      	movs	r2, #1
 80077f8:	4970      	ldr	r1, [pc, #448]	@ (80079bc <HAL_I2C_Master_Transmit+0x1f4>)
 80077fa:	68f8      	ldr	r0, [r7, #12]
 80077fc:	f001 f8f6 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d001      	beq.n	800780a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007806:	2302      	movs	r3, #2
 8007808:	e0d3      	b.n	80079b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007810:	2b01      	cmp	r3, #1
 8007812:	d101      	bne.n	8007818 <HAL_I2C_Master_Transmit+0x50>
 8007814:	2302      	movs	r3, #2
 8007816:	e0cc      	b.n	80079b2 <HAL_I2C_Master_Transmit+0x1ea>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	2b01      	cmp	r3, #1
 800782c:	d007      	beq.n	800783e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f042 0201 	orr.w	r2, r2, #1
 800783c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800784c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2221      	movs	r2, #33	@ 0x21
 8007852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2210      	movs	r2, #16
 800785a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	893a      	ldrh	r2, [r7, #8]
 800786e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007874:	b29a      	uxth	r2, r3
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	4a50      	ldr	r2, [pc, #320]	@ (80079c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800787e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007880:	8979      	ldrh	r1, [r7, #10]
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	6a3a      	ldr	r2, [r7, #32]
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 fde2 	bl	8008450 <I2C_MasterRequestWrite>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	e08d      	b.n	80079b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007896:	2300      	movs	r3, #0
 8007898:	613b      	str	r3, [r7, #16]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	613b      	str	r3, [r7, #16]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	613b      	str	r3, [r7, #16]
 80078aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80078ac:	e066      	b.n	800797c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	6a39      	ldr	r1, [r7, #32]
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f001 f970 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00d      	beq.n	80078da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c2:	2b04      	cmp	r3, #4
 80078c4:	d107      	bne.n	80078d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	e06b      	b.n	80079b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078de:	781a      	ldrb	r2, [r3, #0]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ea:	1c5a      	adds	r2, r3, #1
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	3b01      	subs	r3, #1
 80078f8:	b29a      	uxth	r2, r3
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007902:	3b01      	subs	r3, #1
 8007904:	b29a      	uxth	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	695b      	ldr	r3, [r3, #20]
 8007910:	f003 0304 	and.w	r3, r3, #4
 8007914:	2b04      	cmp	r3, #4
 8007916:	d11b      	bne.n	8007950 <HAL_I2C_Master_Transmit+0x188>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800791c:	2b00      	cmp	r3, #0
 800791e:	d017      	beq.n	8007950 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007924:	781a      	ldrb	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007930:	1c5a      	adds	r2, r3, #1
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800793a:	b29b      	uxth	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	b29a      	uxth	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007948:	3b01      	subs	r3, #1
 800794a:	b29a      	uxth	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	6a39      	ldr	r1, [r7, #32]
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f001 f960 	bl	8008c1a <I2C_WaitOnBTFFlagUntilTimeout>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d00d      	beq.n	800797c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007964:	2b04      	cmp	r3, #4
 8007966:	d107      	bne.n	8007978 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007976:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e01a      	b.n	80079b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007980:	2b00      	cmp	r3, #0
 8007982:	d194      	bne.n	80078ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2220      	movs	r2, #32
 8007998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2200      	movs	r2, #0
 80079a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80079ac:	2300      	movs	r3, #0
 80079ae:	e000      	b.n	80079b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80079b0:	2302      	movs	r3, #2
  }
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3718      	adds	r7, #24
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	00100002 	.word	0x00100002
 80079c0:	ffff0000 	.word	0xffff0000

080079c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b08c      	sub	sp, #48	@ 0x30
 80079c8:	af02      	add	r7, sp, #8
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	607a      	str	r2, [r7, #4]
 80079ce:	461a      	mov	r2, r3
 80079d0:	460b      	mov	r3, r1
 80079d2:	817b      	strh	r3, [r7, #10]
 80079d4:	4613      	mov	r3, r2
 80079d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079d8:	f7fe fd72 	bl	80064c0 <HAL_GetTick>
 80079dc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	f040 820b 	bne.w	8007e02 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ee:	9300      	str	r3, [sp, #0]
 80079f0:	2319      	movs	r3, #25
 80079f2:	2201      	movs	r2, #1
 80079f4:	497c      	ldr	r1, [pc, #496]	@ (8007be8 <HAL_I2C_Master_Receive+0x224>)
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f000 fff8 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d001      	beq.n	8007a06 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007a02:	2302      	movs	r3, #2
 8007a04:	e1fe      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d101      	bne.n	8007a14 <HAL_I2C_Master_Receive+0x50>
 8007a10:	2302      	movs	r3, #2
 8007a12:	e1f7      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d007      	beq.n	8007a3a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0201 	orr.w	r2, r2, #1
 8007a38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2222      	movs	r2, #34	@ 0x22
 8007a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2210      	movs	r2, #16
 8007a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	893a      	ldrh	r2, [r7, #8]
 8007a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	4a5c      	ldr	r2, [pc, #368]	@ (8007bec <HAL_I2C_Master_Receive+0x228>)
 8007a7a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a7c:	8979      	ldrh	r1, [r7, #10]
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	f000 fd66 	bl	8008554 <I2C_MasterRequestRead>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d001      	beq.n	8007a92 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e1b8      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d113      	bne.n	8007ac2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	623b      	str	r3, [r7, #32]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	695b      	ldr	r3, [r3, #20]
 8007aa4:	623b      	str	r3, [r7, #32]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	623b      	str	r3, [r7, #32]
 8007aae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007abe:	601a      	str	r2, [r3, #0]
 8007ac0:	e18c      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d11b      	bne.n	8007b02 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ad8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ada:	2300      	movs	r3, #0
 8007adc:	61fb      	str	r3, [r7, #28]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	695b      	ldr	r3, [r3, #20]
 8007ae4:	61fb      	str	r3, [r7, #28]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	61fb      	str	r3, [r7, #28]
 8007aee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007afe:	601a      	str	r2, [r3, #0]
 8007b00:	e16c      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d11b      	bne.n	8007b42 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b18:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	61bb      	str	r3, [r7, #24]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	61bb      	str	r3, [r7, #24]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	61bb      	str	r3, [r7, #24]
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	e14c      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007b50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b52:	2300      	movs	r3, #0
 8007b54:	617b      	str	r3, [r7, #20]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	695b      	ldr	r3, [r3, #20]
 8007b5c:	617b      	str	r3, [r7, #20]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	617b      	str	r3, [r7, #20]
 8007b66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007b68:	e138      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b6e:	2b03      	cmp	r3, #3
 8007b70:	f200 80f1 	bhi.w	8007d56 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d123      	bne.n	8007bc4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f001 f88b 	bl	8008c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d001      	beq.n	8007b90 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e139      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691a      	ldr	r2, [r3, #16]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b9a:	b2d2      	uxtb	r2, r2
 8007b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ba2:	1c5a      	adds	r2, r3, #1
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bac:	3b01      	subs	r3, #1
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007bc2:	e10b      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d14e      	bne.n	8007c6a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bce:	9300      	str	r3, [sp, #0]
 8007bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	4906      	ldr	r1, [pc, #24]	@ (8007bf0 <HAL_I2C_Master_Receive+0x22c>)
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 ff08 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d008      	beq.n	8007bf4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e10e      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
 8007be6:	bf00      	nop
 8007be8:	00100002 	.word	0x00100002
 8007bec:	ffff0000 	.word	0xffff0000
 8007bf0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	691a      	ldr	r2, [r3, #16]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0e:	b2d2      	uxtb	r2, r2
 8007c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c16:	1c5a      	adds	r2, r3, #1
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c20:	3b01      	subs	r3, #1
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	691a      	ldr	r2, [r3, #16]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c52:	3b01      	subs	r3, #1
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	3b01      	subs	r3, #1
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007c68:	e0b8      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c70:	2200      	movs	r2, #0
 8007c72:	4966      	ldr	r1, [pc, #408]	@ (8007e0c <HAL_I2C_Master_Receive+0x448>)
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 feb9 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d001      	beq.n	8007c84 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e0bf      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	691a      	ldr	r2, [r3, #16]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c9e:	b2d2      	uxtb	r2, r2
 8007ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc8:	9300      	str	r3, [sp, #0]
 8007cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ccc:	2200      	movs	r2, #0
 8007cce:	494f      	ldr	r1, [pc, #316]	@ (8007e0c <HAL_I2C_Master_Receive+0x448>)
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 fe8b 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e091      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	691a      	ldr	r2, [r3, #16]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfa:	b2d2      	uxtb	r2, r2
 8007cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	b29a      	uxth	r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	691a      	ldr	r2, [r3, #16]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2c:	b2d2      	uxtb	r2, r2
 8007d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d34:	1c5a      	adds	r2, r3, #1
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d3e:	3b01      	subs	r3, #1
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007d54:	e042      	b.n	8007ddc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f000 ff9e 	bl	8008c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e04c      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	691a      	ldr	r2, [r3, #16]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d74:	b2d2      	uxtb	r2, r2
 8007d76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d86:	3b01      	subs	r3, #1
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	3b01      	subs	r3, #1
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	695b      	ldr	r3, [r3, #20]
 8007da2:	f003 0304 	and.w	r3, r3, #4
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d118      	bne.n	8007ddc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	691a      	ldr	r2, [r3, #16]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db4:	b2d2      	uxtb	r2, r2
 8007db6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f47f aec2 	bne.w	8007b6a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2220      	movs	r2, #32
 8007dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2200      	movs	r2, #0
 8007df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e000      	b.n	8007e04 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007e02:	2302      	movs	r3, #2
  }
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3728      	adds	r7, #40	@ 0x28
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	00010004 	.word	0x00010004

08007e10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b088      	sub	sp, #32
 8007e14:	af02      	add	r7, sp, #8
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	4608      	mov	r0, r1
 8007e1a:	4611      	mov	r1, r2
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	4603      	mov	r3, r0
 8007e20:	817b      	strh	r3, [r7, #10]
 8007e22:	460b      	mov	r3, r1
 8007e24:	813b      	strh	r3, [r7, #8]
 8007e26:	4613      	mov	r3, r2
 8007e28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007e2a:	f7fe fb49 	bl	80064c0 <HAL_GetTick>
 8007e2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b20      	cmp	r3, #32
 8007e3a:	f040 80d9 	bne.w	8007ff0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	2319      	movs	r3, #25
 8007e44:	2201      	movs	r2, #1
 8007e46:	496d      	ldr	r1, [pc, #436]	@ (8007ffc <HAL_I2C_Mem_Write+0x1ec>)
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f000 fdcf 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d001      	beq.n	8007e58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007e54:	2302      	movs	r3, #2
 8007e56:	e0cc      	b.n	8007ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d101      	bne.n	8007e66 <HAL_I2C_Mem_Write+0x56>
 8007e62:	2302      	movs	r3, #2
 8007e64:	e0c5      	b.n	8007ff2 <HAL_I2C_Mem_Write+0x1e2>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d007      	beq.n	8007e8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0201 	orr.w	r2, r2, #1
 8007e8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2221      	movs	r2, #33	@ 0x21
 8007ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2240      	movs	r2, #64	@ 0x40
 8007ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6a3a      	ldr	r2, [r7, #32]
 8007eb6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	4a4d      	ldr	r2, [pc, #308]	@ (8008000 <HAL_I2C_Mem_Write+0x1f0>)
 8007ecc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ece:	88f8      	ldrh	r0, [r7, #6]
 8007ed0:	893a      	ldrh	r2, [r7, #8]
 8007ed2:	8979      	ldrh	r1, [r7, #10]
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eda:	9300      	str	r3, [sp, #0]
 8007edc:	4603      	mov	r3, r0
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f000 fc06 	bl	80086f0 <I2C_RequestMemoryWrite>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d052      	beq.n	8007f90 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e081      	b.n	8007ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 fe50 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00d      	beq.n	8007f1a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f02:	2b04      	cmp	r3, #4
 8007f04:	d107      	bne.n	8007f16 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e06b      	b.n	8007ff2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1e:	781a      	ldrb	r2, [r3, #0]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f34:	3b01      	subs	r3, #1
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	3b01      	subs	r3, #1
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	f003 0304 	and.w	r3, r3, #4
 8007f54:	2b04      	cmp	r3, #4
 8007f56:	d11b      	bne.n	8007f90 <HAL_I2C_Mem_Write+0x180>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d017      	beq.n	8007f90 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f64:	781a      	ldrb	r2, [r3, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f70:	1c5a      	adds	r2, r3, #1
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d1aa      	bne.n	8007eee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f000 fe3c 	bl	8008c1a <I2C_WaitOnBTFFlagUntilTimeout>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d00d      	beq.n	8007fc4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	d107      	bne.n	8007fc0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fbe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e016      	b.n	8007ff2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007fec:	2300      	movs	r3, #0
 8007fee:	e000      	b.n	8007ff2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007ff0:	2302      	movs	r3, #2
  }
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3718      	adds	r7, #24
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	00100002 	.word	0x00100002
 8008000:	ffff0000 	.word	0xffff0000

08008004 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b08c      	sub	sp, #48	@ 0x30
 8008008:	af02      	add	r7, sp, #8
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	4608      	mov	r0, r1
 800800e:	4611      	mov	r1, r2
 8008010:	461a      	mov	r2, r3
 8008012:	4603      	mov	r3, r0
 8008014:	817b      	strh	r3, [r7, #10]
 8008016:	460b      	mov	r3, r1
 8008018:	813b      	strh	r3, [r7, #8]
 800801a:	4613      	mov	r3, r2
 800801c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800801e:	f7fe fa4f 	bl	80064c0 <HAL_GetTick>
 8008022:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800802a:	b2db      	uxtb	r3, r3
 800802c:	2b20      	cmp	r3, #32
 800802e:	f040 8208 	bne.w	8008442 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008034:	9300      	str	r3, [sp, #0]
 8008036:	2319      	movs	r3, #25
 8008038:	2201      	movs	r2, #1
 800803a:	497b      	ldr	r1, [pc, #492]	@ (8008228 <HAL_I2C_Mem_Read+0x224>)
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	f000 fcd5 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d001      	beq.n	800804c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008048:	2302      	movs	r3, #2
 800804a:	e1fb      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008052:	2b01      	cmp	r3, #1
 8008054:	d101      	bne.n	800805a <HAL_I2C_Mem_Read+0x56>
 8008056:	2302      	movs	r3, #2
 8008058:	e1f4      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b01      	cmp	r3, #1
 800806e:	d007      	beq.n	8008080 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f042 0201 	orr.w	r2, r2, #1
 800807e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800808e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2222      	movs	r2, #34	@ 0x22
 8008094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2240      	movs	r2, #64	@ 0x40
 800809c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2200      	movs	r2, #0
 80080a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80080b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080b6:	b29a      	uxth	r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	4a5b      	ldr	r2, [pc, #364]	@ (800822c <HAL_I2C_Mem_Read+0x228>)
 80080c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80080c2:	88f8      	ldrh	r0, [r7, #6]
 80080c4:	893a      	ldrh	r2, [r7, #8]
 80080c6:	8979      	ldrh	r1, [r7, #10]
 80080c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ca:	9301      	str	r3, [sp, #4]
 80080cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	4603      	mov	r3, r0
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f000 fba2 	bl	800881c <I2C_RequestMemoryRead>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d001      	beq.n	80080e2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e1b0      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d113      	bne.n	8008112 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080ea:	2300      	movs	r3, #0
 80080ec:	623b      	str	r3, [r7, #32]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	695b      	ldr	r3, [r3, #20]
 80080f4:	623b      	str	r3, [r7, #32]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	623b      	str	r3, [r7, #32]
 80080fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800810e:	601a      	str	r2, [r3, #0]
 8008110:	e184      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008116:	2b01      	cmp	r3, #1
 8008118:	d11b      	bne.n	8008152 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008128:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800812a:	2300      	movs	r3, #0
 800812c:	61fb      	str	r3, [r7, #28]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	695b      	ldr	r3, [r3, #20]
 8008134:	61fb      	str	r3, [r7, #28]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	61fb      	str	r3, [r7, #28]
 800813e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	e164      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008156:	2b02      	cmp	r3, #2
 8008158:	d11b      	bne.n	8008192 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008168:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800817a:	2300      	movs	r3, #0
 800817c:	61bb      	str	r3, [r7, #24]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	61bb      	str	r3, [r7, #24]
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	699b      	ldr	r3, [r3, #24]
 800818c:	61bb      	str	r3, [r7, #24]
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	e144      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008192:	2300      	movs	r3, #0
 8008194:	617b      	str	r3, [r7, #20]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	695b      	ldr	r3, [r3, #20]
 800819c:	617b      	str	r3, [r7, #20]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	617b      	str	r3, [r7, #20]
 80081a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80081a8:	e138      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	f200 80f1 	bhi.w	8008396 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d123      	bne.n	8008204 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 fd6b 	bl	8008c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d001      	beq.n	80081d0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e139      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081da:	b2d2      	uxtb	r2, r2
 80081dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e2:	1c5a      	adds	r2, r3, #1
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081ec:	3b01      	subs	r3, #1
 80081ee:	b29a      	uxth	r2, r3
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	3b01      	subs	r3, #1
 80081fc:	b29a      	uxth	r2, r3
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008202:	e10b      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008208:	2b02      	cmp	r3, #2
 800820a:	d14e      	bne.n	80082aa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008212:	2200      	movs	r2, #0
 8008214:	4906      	ldr	r1, [pc, #24]	@ (8008230 <HAL_I2C_Mem_Read+0x22c>)
 8008216:	68f8      	ldr	r0, [r7, #12]
 8008218:	f000 fbe8 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d008      	beq.n	8008234 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e10e      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
 8008226:	bf00      	nop
 8008228:	00100002 	.word	0x00100002
 800822c:	ffff0000 	.word	0xffff0000
 8008230:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008242:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	691a      	ldr	r2, [r3, #16]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800824e:	b2d2      	uxtb	r2, r2
 8008250:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008256:	1c5a      	adds	r2, r3, #1
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008260:	3b01      	subs	r3, #1
 8008262:	b29a      	uxth	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800826c:	b29b      	uxth	r3, r3
 800826e:	3b01      	subs	r3, #1
 8008270:	b29a      	uxth	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	691a      	ldr	r2, [r3, #16]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008280:	b2d2      	uxtb	r2, r2
 8008282:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008288:	1c5a      	adds	r2, r3, #1
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008292:	3b01      	subs	r3, #1
 8008294:	b29a      	uxth	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800829e:	b29b      	uxth	r3, r3
 80082a0:	3b01      	subs	r3, #1
 80082a2:	b29a      	uxth	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80082a8:	e0b8      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80082aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ac:	9300      	str	r3, [sp, #0]
 80082ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b0:	2200      	movs	r2, #0
 80082b2:	4966      	ldr	r1, [pc, #408]	@ (800844c <HAL_I2C_Mem_Read+0x448>)
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f000 fb99 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e0bf      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	691a      	ldr	r2, [r3, #16]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082f0:	3b01      	subs	r3, #1
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	3b01      	subs	r3, #1
 8008300:	b29a      	uxth	r2, r3
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800830c:	2200      	movs	r2, #0
 800830e:	494f      	ldr	r1, [pc, #316]	@ (800844c <HAL_I2C_Mem_Read+0x448>)
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f000 fb6b 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8008316:	4603      	mov	r3, r0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d001      	beq.n	8008320 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	e091      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800832e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	691a      	ldr	r2, [r3, #16]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800833a:	b2d2      	uxtb	r2, r2
 800833c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008342:	1c5a      	adds	r2, r3, #1
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800834c:	3b01      	subs	r3, #1
 800834e:	b29a      	uxth	r2, r3
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008358:	b29b      	uxth	r3, r3
 800835a:	3b01      	subs	r3, #1
 800835c:	b29a      	uxth	r2, r3
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	691a      	ldr	r2, [r3, #16]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836c:	b2d2      	uxtb	r2, r2
 800836e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008374:	1c5a      	adds	r2, r3, #1
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800837e:	3b01      	subs	r3, #1
 8008380:	b29a      	uxth	r2, r3
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800838a:	b29b      	uxth	r3, r3
 800838c:	3b01      	subs	r3, #1
 800838e:	b29a      	uxth	r2, r3
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008394:	e042      	b.n	800841c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008398:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800839a:	68f8      	ldr	r0, [r7, #12]
 800839c:	f000 fc7e 	bl	8008c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e04c      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	691a      	ldr	r2, [r3, #16]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b4:	b2d2      	uxtb	r2, r2
 80083b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083c6:	3b01      	subs	r3, #1
 80083c8:	b29a      	uxth	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	3b01      	subs	r3, #1
 80083d6:	b29a      	uxth	r2, r3
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	f003 0304 	and.w	r3, r3, #4
 80083e6:	2b04      	cmp	r3, #4
 80083e8:	d118      	bne.n	800841c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	691a      	ldr	r2, [r3, #16]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083f4:	b2d2      	uxtb	r2, r2
 80083f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083fc:	1c5a      	adds	r2, r3, #1
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008406:	3b01      	subs	r3, #1
 8008408:	b29a      	uxth	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008412:	b29b      	uxth	r3, r3
 8008414:	3b01      	subs	r3, #1
 8008416:	b29a      	uxth	r2, r3
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008420:	2b00      	cmp	r3, #0
 8008422:	f47f aec2 	bne.w	80081aa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2220      	movs	r2, #32
 800842a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800843e:	2300      	movs	r3, #0
 8008440:	e000      	b.n	8008444 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008442:	2302      	movs	r3, #2
  }
}
 8008444:	4618      	mov	r0, r3
 8008446:	3728      	adds	r7, #40	@ 0x28
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	00010004 	.word	0x00010004

08008450 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b088      	sub	sp, #32
 8008454:	af02      	add	r7, sp, #8
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	607a      	str	r2, [r7, #4]
 800845a:	603b      	str	r3, [r7, #0]
 800845c:	460b      	mov	r3, r1
 800845e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008464:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	2b08      	cmp	r3, #8
 800846a:	d006      	beq.n	800847a <I2C_MasterRequestWrite+0x2a>
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	2b01      	cmp	r3, #1
 8008470:	d003      	beq.n	800847a <I2C_MasterRequestWrite+0x2a>
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008478:	d108      	bne.n	800848c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008488:	601a      	str	r2, [r3, #0]
 800848a:	e00b      	b.n	80084a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008490:	2b12      	cmp	r3, #18
 8008492:	d107      	bne.n	80084a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f000 fa9b 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00d      	beq.n	80084d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084ca:	d103      	bne.n	80084d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80084d4:	2303      	movs	r3, #3
 80084d6:	e035      	b.n	8008544 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084e0:	d108      	bne.n	80084f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80084e2:	897b      	ldrh	r3, [r7, #10]
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	461a      	mov	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80084f0:	611a      	str	r2, [r3, #16]
 80084f2:	e01b      	b.n	800852c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80084f4:	897b      	ldrh	r3, [r7, #10]
 80084f6:	11db      	asrs	r3, r3, #7
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	f003 0306 	and.w	r3, r3, #6
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	f063 030f 	orn	r3, r3, #15
 8008504:	b2da      	uxtb	r2, r3
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	490e      	ldr	r1, [pc, #56]	@ (800854c <I2C_MasterRequestWrite+0xfc>)
 8008512:	68f8      	ldr	r0, [r7, #12]
 8008514:	f000 fac1 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008518:	4603      	mov	r3, r0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d001      	beq.n	8008522 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	e010      	b.n	8008544 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008522:	897b      	ldrh	r3, [r7, #10]
 8008524:	b2da      	uxtb	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	4907      	ldr	r1, [pc, #28]	@ (8008550 <I2C_MasterRequestWrite+0x100>)
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f000 fab1 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008538:	4603      	mov	r3, r0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d001      	beq.n	8008542 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e000      	b.n	8008544 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008542:	2300      	movs	r3, #0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3718      	adds	r7, #24
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	00010008 	.word	0x00010008
 8008550:	00010002 	.word	0x00010002

08008554 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b088      	sub	sp, #32
 8008558:	af02      	add	r7, sp, #8
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	607a      	str	r2, [r7, #4]
 800855e:	603b      	str	r3, [r7, #0]
 8008560:	460b      	mov	r3, r1
 8008562:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008568:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008578:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	2b08      	cmp	r3, #8
 800857e:	d006      	beq.n	800858e <I2C_MasterRequestRead+0x3a>
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	2b01      	cmp	r3, #1
 8008584:	d003      	beq.n	800858e <I2C_MasterRequestRead+0x3a>
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800858c:	d108      	bne.n	80085a0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800859c:	601a      	str	r2, [r3, #0]
 800859e:	e00b      	b.n	80085b8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085a4:	2b11      	cmp	r3, #17
 80085a6:	d107      	bne.n	80085b8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f000 fa11 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00d      	beq.n	80085ec <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085de:	d103      	bne.n	80085e8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e079      	b.n	80086e0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085f4:	d108      	bne.n	8008608 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80085f6:	897b      	ldrh	r3, [r7, #10]
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	f043 0301 	orr.w	r3, r3, #1
 80085fe:	b2da      	uxtb	r2, r3
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	611a      	str	r2, [r3, #16]
 8008606:	e05f      	b.n	80086c8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008608:	897b      	ldrh	r3, [r7, #10]
 800860a:	11db      	asrs	r3, r3, #7
 800860c:	b2db      	uxtb	r3, r3
 800860e:	f003 0306 	and.w	r3, r3, #6
 8008612:	b2db      	uxtb	r3, r3
 8008614:	f063 030f 	orn	r3, r3, #15
 8008618:	b2da      	uxtb	r2, r3
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	4930      	ldr	r1, [pc, #192]	@ (80086e8 <I2C_MasterRequestRead+0x194>)
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f000 fa37 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d001      	beq.n	8008636 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e054      	b.n	80086e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008636:	897b      	ldrh	r3, [r7, #10]
 8008638:	b2da      	uxtb	r2, r3
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	687a      	ldr	r2, [r7, #4]
 8008644:	4929      	ldr	r1, [pc, #164]	@ (80086ec <I2C_MasterRequestRead+0x198>)
 8008646:	68f8      	ldr	r0, [r7, #12]
 8008648:	f000 fa27 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800864c:	4603      	mov	r3, r0
 800864e:	2b00      	cmp	r3, #0
 8008650:	d001      	beq.n	8008656 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e044      	b.n	80086e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008656:	2300      	movs	r3, #0
 8008658:	613b      	str	r3, [r7, #16]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	695b      	ldr	r3, [r3, #20]
 8008660:	613b      	str	r3, [r7, #16]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	699b      	ldr	r3, [r3, #24]
 8008668:	613b      	str	r3, [r7, #16]
 800866a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800867a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f000 f9af 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 800868e:	4603      	mov	r3, r0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d00d      	beq.n	80086b0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800869e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086a2:	d103      	bne.n	80086ac <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086aa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e017      	b.n	80086e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80086b0:	897b      	ldrh	r3, [r7, #10]
 80086b2:	11db      	asrs	r3, r3, #7
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	f003 0306 	and.w	r3, r3, #6
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	f063 030e 	orn	r3, r3, #14
 80086c0:	b2da      	uxtb	r2, r3
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	4907      	ldr	r1, [pc, #28]	@ (80086ec <I2C_MasterRequestRead+0x198>)
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f000 f9e3 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e000      	b.n	80086e0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3718      	adds	r7, #24
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}
 80086e8:	00010008 	.word	0x00010008
 80086ec:	00010002 	.word	0x00010002

080086f0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b088      	sub	sp, #32
 80086f4:	af02      	add	r7, sp, #8
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	4608      	mov	r0, r1
 80086fa:	4611      	mov	r1, r2
 80086fc:	461a      	mov	r2, r3
 80086fe:	4603      	mov	r3, r0
 8008700:	817b      	strh	r3, [r7, #10]
 8008702:	460b      	mov	r3, r1
 8008704:	813b      	strh	r3, [r7, #8]
 8008706:	4613      	mov	r3, r2
 8008708:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008718:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	6a3b      	ldr	r3, [r7, #32]
 8008720:	2200      	movs	r2, #0
 8008722:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008726:	68f8      	ldr	r0, [r7, #12]
 8008728:	f000 f960 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00d      	beq.n	800874e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800873c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008740:	d103      	bne.n	800874a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008748:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800874a:	2303      	movs	r3, #3
 800874c:	e05f      	b.n	800880e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800874e:	897b      	ldrh	r3, [r7, #10]
 8008750:	b2db      	uxtb	r3, r3
 8008752:	461a      	mov	r2, r3
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800875c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800875e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008760:	6a3a      	ldr	r2, [r7, #32]
 8008762:	492d      	ldr	r1, [pc, #180]	@ (8008818 <I2C_RequestMemoryWrite+0x128>)
 8008764:	68f8      	ldr	r0, [r7, #12]
 8008766:	f000 f998 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e04c      	b.n	800880e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008774:	2300      	movs	r3, #0
 8008776:	617b      	str	r3, [r7, #20]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	695b      	ldr	r3, [r3, #20]
 800877e:	617b      	str	r3, [r7, #20]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	699b      	ldr	r3, [r3, #24]
 8008786:	617b      	str	r3, [r7, #20]
 8008788:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800878a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800878c:	6a39      	ldr	r1, [r7, #32]
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	f000 fa02 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00d      	beq.n	80087b6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879e:	2b04      	cmp	r3, #4
 80087a0:	d107      	bne.n	80087b2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e02b      	b.n	800880e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80087b6:	88fb      	ldrh	r3, [r7, #6]
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d105      	bne.n	80087c8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80087bc:	893b      	ldrh	r3, [r7, #8]
 80087be:	b2da      	uxtb	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	611a      	str	r2, [r3, #16]
 80087c6:	e021      	b.n	800880c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80087c8:	893b      	ldrh	r3, [r7, #8]
 80087ca:	0a1b      	lsrs	r3, r3, #8
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	b2da      	uxtb	r2, r3
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087d8:	6a39      	ldr	r1, [r7, #32]
 80087da:	68f8      	ldr	r0, [r7, #12]
 80087dc:	f000 f9dc 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00d      	beq.n	8008802 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ea:	2b04      	cmp	r3, #4
 80087ec:	d107      	bne.n	80087fe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e005      	b.n	800880e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008802:	893b      	ldrh	r3, [r7, #8]
 8008804:	b2da      	uxtb	r2, r3
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3718      	adds	r7, #24
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	00010002 	.word	0x00010002

0800881c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b088      	sub	sp, #32
 8008820:	af02      	add	r7, sp, #8
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	4608      	mov	r0, r1
 8008826:	4611      	mov	r1, r2
 8008828:	461a      	mov	r2, r3
 800882a:	4603      	mov	r3, r0
 800882c:	817b      	strh	r3, [r7, #10]
 800882e:	460b      	mov	r3, r1
 8008830:	813b      	strh	r3, [r7, #8]
 8008832:	4613      	mov	r3, r2
 8008834:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008844:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008854:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008858:	9300      	str	r3, [sp, #0]
 800885a:	6a3b      	ldr	r3, [r7, #32]
 800885c:	2200      	movs	r2, #0
 800885e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008862:	68f8      	ldr	r0, [r7, #12]
 8008864:	f000 f8c2 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00d      	beq.n	800888a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800887c:	d103      	bne.n	8008886 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008884:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e0aa      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800888a:	897b      	ldrh	r3, [r7, #10]
 800888c:	b2db      	uxtb	r3, r3
 800888e:	461a      	mov	r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008898:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800889a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889c:	6a3a      	ldr	r2, [r7, #32]
 800889e:	4952      	ldr	r1, [pc, #328]	@ (80089e8 <I2C_RequestMemoryRead+0x1cc>)
 80088a0:	68f8      	ldr	r0, [r7, #12]
 80088a2:	f000 f8fa 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d001      	beq.n	80088b0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e097      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088b0:	2300      	movs	r3, #0
 80088b2:	617b      	str	r3, [r7, #20]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	695b      	ldr	r3, [r3, #20]
 80088ba:	617b      	str	r3, [r7, #20]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80088c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088c8:	6a39      	ldr	r1, [r7, #32]
 80088ca:	68f8      	ldr	r0, [r7, #12]
 80088cc:	f000 f964 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00d      	beq.n	80088f2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088da:	2b04      	cmp	r3, #4
 80088dc:	d107      	bne.n	80088ee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	e076      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80088f2:	88fb      	ldrh	r3, [r7, #6]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d105      	bne.n	8008904 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80088f8:	893b      	ldrh	r3, [r7, #8]
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	611a      	str	r2, [r3, #16]
 8008902:	e021      	b.n	8008948 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008904:	893b      	ldrh	r3, [r7, #8]
 8008906:	0a1b      	lsrs	r3, r3, #8
 8008908:	b29b      	uxth	r3, r3
 800890a:	b2da      	uxtb	r2, r3
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008914:	6a39      	ldr	r1, [r7, #32]
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f000 f93e 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00d      	beq.n	800893e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008926:	2b04      	cmp	r3, #4
 8008928:	d107      	bne.n	800893a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008938:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	e050      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800893e:	893b      	ldrh	r3, [r7, #8]
 8008940:	b2da      	uxtb	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800894a:	6a39      	ldr	r1, [r7, #32]
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f000 f923 	bl	8008b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00d      	beq.n	8008974 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895c:	2b04      	cmp	r3, #4
 800895e:	d107      	bne.n	8008970 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800896e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	e035      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008982:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	2200      	movs	r2, #0
 800898c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f000 f82b 	bl	80089ec <I2C_WaitOnFlagUntilTimeout>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d00d      	beq.n	80089b8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089aa:	d103      	bne.n	80089b4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80089b4:	2303      	movs	r3, #3
 80089b6:	e013      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80089b8:	897b      	ldrh	r3, [r7, #10]
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	f043 0301 	orr.w	r3, r3, #1
 80089c0:	b2da      	uxtb	r2, r3
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	6a3a      	ldr	r2, [r7, #32]
 80089cc:	4906      	ldr	r1, [pc, #24]	@ (80089e8 <I2C_RequestMemoryRead+0x1cc>)
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	f000 f863 	bl	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d001      	beq.n	80089de <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e000      	b.n	80089e0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80089de:	2300      	movs	r3, #0
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3718      	adds	r7, #24
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	00010002 	.word	0x00010002

080089ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	60f8      	str	r0, [r7, #12]
 80089f4:	60b9      	str	r1, [r7, #8]
 80089f6:	603b      	str	r3, [r7, #0]
 80089f8:	4613      	mov	r3, r2
 80089fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80089fc:	e025      	b.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a04:	d021      	beq.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a06:	f7fd fd5b 	bl	80064c0 <HAL_GetTick>
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	1ad3      	subs	r3, r2, r3
 8008a10:	683a      	ldr	r2, [r7, #0]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d302      	bcc.n	8008a1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d116      	bne.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2220      	movs	r2, #32
 8008a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a36:	f043 0220 	orr.w	r2, r3, #32
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e023      	b.n	8008a92 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	0c1b      	lsrs	r3, r3, #16
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d10d      	bne.n	8008a70 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	43da      	mvns	r2, r3
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	4013      	ands	r3, r2
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	bf0c      	ite	eq
 8008a66:	2301      	moveq	r3, #1
 8008a68:	2300      	movne	r3, #0
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	e00c      	b.n	8008a8a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	43da      	mvns	r2, r3
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	bf0c      	ite	eq
 8008a82:	2301      	moveq	r3, #1
 8008a84:	2300      	movne	r3, #0
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	461a      	mov	r2, r3
 8008a8a:	79fb      	ldrb	r3, [r7, #7]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d0b6      	beq.n	80089fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3710      	adds	r7, #16
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}

08008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008a9a:	b580      	push	{r7, lr}
 8008a9c:	b084      	sub	sp, #16
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	60f8      	str	r0, [r7, #12]
 8008aa2:	60b9      	str	r1, [r7, #8]
 8008aa4:	607a      	str	r2, [r7, #4]
 8008aa6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008aa8:	e051      	b.n	8008b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	695b      	ldr	r3, [r3, #20]
 8008ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ab4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ab8:	d123      	bne.n	8008b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ac8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008ad2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2220      	movs	r2, #32
 8008ade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aee:	f043 0204 	orr.w	r2, r3, #4
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e046      	b.n	8008b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b08:	d021      	beq.n	8008b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b0a:	f7fd fcd9 	bl	80064c0 <HAL_GetTick>
 8008b0e:	4602      	mov	r2, r0
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	1ad3      	subs	r3, r2, r3
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d302      	bcc.n	8008b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d116      	bne.n	8008b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2220      	movs	r2, #32
 8008b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3a:	f043 0220 	orr.w	r2, r3, #32
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e020      	b.n	8008b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	0c1b      	lsrs	r3, r3, #16
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d10c      	bne.n	8008b72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	695b      	ldr	r3, [r3, #20]
 8008b5e:	43da      	mvns	r2, r3
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	4013      	ands	r3, r2
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	bf14      	ite	ne
 8008b6a:	2301      	movne	r3, #1
 8008b6c:	2300      	moveq	r3, #0
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	e00b      	b.n	8008b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	699b      	ldr	r3, [r3, #24]
 8008b78:	43da      	mvns	r2, r3
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	bf14      	ite	ne
 8008b84:	2301      	movne	r3, #1
 8008b86:	2300      	moveq	r3, #0
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d18d      	bne.n	8008aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ba4:	e02d      	b.n	8008c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 f8ce 	bl	8008d48 <I2C_IsAcknowledgeFailed>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e02d      	b.n	8008c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bbc:	d021      	beq.n	8008c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bbe:	f7fd fc7f 	bl	80064c0 <HAL_GetTick>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	1ad3      	subs	r3, r2, r3
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d302      	bcc.n	8008bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d116      	bne.n	8008c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bee:	f043 0220 	orr.w	r2, r3, #32
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e007      	b.n	8008c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	695b      	ldr	r3, [r3, #20]
 8008c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c0c:	2b80      	cmp	r3, #128	@ 0x80
 8008c0e:	d1ca      	bne.n	8008ba6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b084      	sub	sp, #16
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	60f8      	str	r0, [r7, #12]
 8008c22:	60b9      	str	r1, [r7, #8]
 8008c24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008c26:	e02d      	b.n	8008c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008c28:	68f8      	ldr	r0, [r7, #12]
 8008c2a:	f000 f88d 	bl	8008d48 <I2C_IsAcknowledgeFailed>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008c34:	2301      	movs	r3, #1
 8008c36:	e02d      	b.n	8008c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3e:	d021      	beq.n	8008c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c40:	f7fd fc3e 	bl	80064c0 <HAL_GetTick>
 8008c44:	4602      	mov	r2, r0
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d302      	bcc.n	8008c56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d116      	bne.n	8008c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2220      	movs	r2, #32
 8008c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c70:	f043 0220 	orr.w	r2, r3, #32
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	e007      	b.n	8008c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	695b      	ldr	r3, [r3, #20]
 8008c8a:	f003 0304 	and.w	r3, r3, #4
 8008c8e:	2b04      	cmp	r3, #4
 8008c90:	d1ca      	bne.n	8008c28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008ca8:	e042      	b.n	8008d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	695b      	ldr	r3, [r3, #20]
 8008cb0:	f003 0310 	and.w	r3, r3, #16
 8008cb4:	2b10      	cmp	r3, #16
 8008cb6:	d119      	bne.n	8008cec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f06f 0210 	mvn.w	r2, #16
 8008cc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2220      	movs	r2, #32
 8008ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e029      	b.n	8008d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cec:	f7fd fbe8 	bl	80064c0 <HAL_GetTick>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	1ad3      	subs	r3, r2, r3
 8008cf6:	68ba      	ldr	r2, [r7, #8]
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d302      	bcc.n	8008d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d116      	bne.n	8008d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2200      	movs	r2, #0
 8008d06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2220      	movs	r2, #32
 8008d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2200      	movs	r2, #0
 8008d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1c:	f043 0220 	orr.w	r2, r3, #32
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2200      	movs	r2, #0
 8008d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e007      	b.n	8008d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d3a:	2b40      	cmp	r3, #64	@ 0x40
 8008d3c:	d1b5      	bne.n	8008caa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	695b      	ldr	r3, [r3, #20]
 8008d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d5e:	d11b      	bne.n	8008d98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008d68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2220      	movs	r2, #32
 8008d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d84:	f043 0204 	orr.w	r2, r3, #4
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	e000      	b.n	8008d9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
	...

08008da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d101      	bne.n	8008dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	e0cc      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008dbc:	4b68      	ldr	r3, [pc, #416]	@ (8008f60 <HAL_RCC_ClockConfig+0x1b8>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 030f 	and.w	r3, r3, #15
 8008dc4:	683a      	ldr	r2, [r7, #0]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d90c      	bls.n	8008de4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dca:	4b65      	ldr	r3, [pc, #404]	@ (8008f60 <HAL_RCC_ClockConfig+0x1b8>)
 8008dcc:	683a      	ldr	r2, [r7, #0]
 8008dce:	b2d2      	uxtb	r2, r2
 8008dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008dd2:	4b63      	ldr	r3, [pc, #396]	@ (8008f60 <HAL_RCC_ClockConfig+0x1b8>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 030f 	and.w	r3, r3, #15
 8008dda:	683a      	ldr	r2, [r7, #0]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d001      	beq.n	8008de4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e0b8      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f003 0302 	and.w	r3, r3, #2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d020      	beq.n	8008e32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0304 	and.w	r3, r3, #4
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d005      	beq.n	8008e08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008dfc:	4b59      	ldr	r3, [pc, #356]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	4a58      	ldr	r2, [pc, #352]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008e06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 0308 	and.w	r3, r3, #8
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d005      	beq.n	8008e20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008e14:	4b53      	ldr	r3, [pc, #332]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	4a52      	ldr	r2, [pc, #328]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008e1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e20:	4b50      	ldr	r3, [pc, #320]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	494d      	ldr	r1, [pc, #308]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0301 	and.w	r3, r3, #1
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d044      	beq.n	8008ec8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d107      	bne.n	8008e56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e46:	4b47      	ldr	r3, [pc, #284]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d119      	bne.n	8008e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e07f      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	2b02      	cmp	r3, #2
 8008e5c:	d003      	beq.n	8008e66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d107      	bne.n	8008e76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008e66:	4b3f      	ldr	r3, [pc, #252]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d109      	bne.n	8008e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e06f      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e76:	4b3b      	ldr	r3, [pc, #236]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 0302 	and.w	r3, r3, #2
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d101      	bne.n	8008e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e067      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008e86:	4b37      	ldr	r3, [pc, #220]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	f023 0203 	bic.w	r2, r3, #3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	4934      	ldr	r1, [pc, #208]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008e94:	4313      	orrs	r3, r2
 8008e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008e98:	f7fd fb12 	bl	80064c0 <HAL_GetTick>
 8008e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e9e:	e00a      	b.n	8008eb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ea0:	f7fd fb0e 	bl	80064c0 <HAL_GetTick>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d901      	bls.n	8008eb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e04f      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008eb6:	4b2b      	ldr	r3, [pc, #172]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f003 020c 	and.w	r2, r3, #12
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	009b      	lsls	r3, r3, #2
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d1eb      	bne.n	8008ea0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008ec8:	4b25      	ldr	r3, [pc, #148]	@ (8008f60 <HAL_RCC_ClockConfig+0x1b8>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 030f 	and.w	r3, r3, #15
 8008ed0:	683a      	ldr	r2, [r7, #0]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d20c      	bcs.n	8008ef0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ed6:	4b22      	ldr	r3, [pc, #136]	@ (8008f60 <HAL_RCC_ClockConfig+0x1b8>)
 8008ed8:	683a      	ldr	r2, [r7, #0]
 8008eda:	b2d2      	uxtb	r2, r2
 8008edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ede:	4b20      	ldr	r3, [pc, #128]	@ (8008f60 <HAL_RCC_ClockConfig+0x1b8>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f003 030f 	and.w	r3, r3, #15
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d001      	beq.n	8008ef0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	e032      	b.n	8008f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0304 	and.w	r3, r3, #4
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d008      	beq.n	8008f0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008efc:	4b19      	ldr	r3, [pc, #100]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	4916      	ldr	r1, [pc, #88]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f003 0308 	and.w	r3, r3, #8
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d009      	beq.n	8008f2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008f1a:	4b12      	ldr	r3, [pc, #72]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	00db      	lsls	r3, r3, #3
 8008f28:	490e      	ldr	r1, [pc, #56]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008f2e:	f000 f855 	bl	8008fdc <HAL_RCC_GetSysClockFreq>
 8008f32:	4602      	mov	r2, r0
 8008f34:	4b0b      	ldr	r3, [pc, #44]	@ (8008f64 <HAL_RCC_ClockConfig+0x1bc>)
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	091b      	lsrs	r3, r3, #4
 8008f3a:	f003 030f 	and.w	r3, r3, #15
 8008f3e:	490a      	ldr	r1, [pc, #40]	@ (8008f68 <HAL_RCC_ClockConfig+0x1c0>)
 8008f40:	5ccb      	ldrb	r3, [r1, r3]
 8008f42:	fa22 f303 	lsr.w	r3, r2, r3
 8008f46:	4a09      	ldr	r2, [pc, #36]	@ (8008f6c <HAL_RCC_ClockConfig+0x1c4>)
 8008f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008f4a:	4b09      	ldr	r3, [pc, #36]	@ (8008f70 <HAL_RCC_ClockConfig+0x1c8>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fd fa72 	bl	8006438 <HAL_InitTick>

  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	bf00      	nop
 8008f60:	40023c00 	.word	0x40023c00
 8008f64:	40023800 	.word	0x40023800
 8008f68:	08010068 	.word	0x08010068
 8008f6c:	20000044 	.word	0x20000044
 8008f70:	20000048 	.word	0x20000048

08008f74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f74:	b480      	push	{r7}
 8008f76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008f78:	4b03      	ldr	r3, [pc, #12]	@ (8008f88 <HAL_RCC_GetHCLKFreq+0x14>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	20000044 	.word	0x20000044

08008f8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008f90:	f7ff fff0 	bl	8008f74 <HAL_RCC_GetHCLKFreq>
 8008f94:	4602      	mov	r2, r0
 8008f96:	4b05      	ldr	r3, [pc, #20]	@ (8008fac <HAL_RCC_GetPCLK1Freq+0x20>)
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	0a9b      	lsrs	r3, r3, #10
 8008f9c:	f003 0307 	and.w	r3, r3, #7
 8008fa0:	4903      	ldr	r1, [pc, #12]	@ (8008fb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008fa2:	5ccb      	ldrb	r3, [r1, r3]
 8008fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	40023800 	.word	0x40023800
 8008fb0:	08010078 	.word	0x08010078

08008fb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008fb8:	f7ff ffdc 	bl	8008f74 <HAL_RCC_GetHCLKFreq>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	4b05      	ldr	r3, [pc, #20]	@ (8008fd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	0b5b      	lsrs	r3, r3, #13
 8008fc4:	f003 0307 	and.w	r3, r3, #7
 8008fc8:	4903      	ldr	r1, [pc, #12]	@ (8008fd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008fca:	5ccb      	ldrb	r3, [r1, r3]
 8008fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	40023800 	.word	0x40023800
 8008fd8:	08010078 	.word	0x08010078

08008fdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fe0:	b0ae      	sub	sp, #184	@ 0xb8
 8008fe2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8008fea:	2300      	movs	r3, #0
 8008fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009002:	4bcb      	ldr	r3, [pc, #812]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f003 030c 	and.w	r3, r3, #12
 800900a:	2b0c      	cmp	r3, #12
 800900c:	f200 8206 	bhi.w	800941c <HAL_RCC_GetSysClockFreq+0x440>
 8009010:	a201      	add	r2, pc, #4	@ (adr r2, 8009018 <HAL_RCC_GetSysClockFreq+0x3c>)
 8009012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009016:	bf00      	nop
 8009018:	0800904d 	.word	0x0800904d
 800901c:	0800941d 	.word	0x0800941d
 8009020:	0800941d 	.word	0x0800941d
 8009024:	0800941d 	.word	0x0800941d
 8009028:	08009055 	.word	0x08009055
 800902c:	0800941d 	.word	0x0800941d
 8009030:	0800941d 	.word	0x0800941d
 8009034:	0800941d 	.word	0x0800941d
 8009038:	0800905d 	.word	0x0800905d
 800903c:	0800941d 	.word	0x0800941d
 8009040:	0800941d 	.word	0x0800941d
 8009044:	0800941d 	.word	0x0800941d
 8009048:	0800924d 	.word	0x0800924d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800904c:	4bb9      	ldr	r3, [pc, #740]	@ (8009334 <HAL_RCC_GetSysClockFreq+0x358>)
 800904e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8009052:	e1e7      	b.n	8009424 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009054:	4bb8      	ldr	r3, [pc, #736]	@ (8009338 <HAL_RCC_GetSysClockFreq+0x35c>)
 8009056:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800905a:	e1e3      	b.n	8009424 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800905c:	4bb4      	ldr	r3, [pc, #720]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009064:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009068:	4bb1      	ldr	r3, [pc, #708]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009070:	2b00      	cmp	r3, #0
 8009072:	d071      	beq.n	8009158 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009074:	4bae      	ldr	r3, [pc, #696]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	099b      	lsrs	r3, r3, #6
 800907a:	2200      	movs	r2, #0
 800907c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009080:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8009084:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800908c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009090:	2300      	movs	r3, #0
 8009092:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009096:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800909a:	4622      	mov	r2, r4
 800909c:	462b      	mov	r3, r5
 800909e:	f04f 0000 	mov.w	r0, #0
 80090a2:	f04f 0100 	mov.w	r1, #0
 80090a6:	0159      	lsls	r1, r3, #5
 80090a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80090ac:	0150      	lsls	r0, r2, #5
 80090ae:	4602      	mov	r2, r0
 80090b0:	460b      	mov	r3, r1
 80090b2:	4621      	mov	r1, r4
 80090b4:	1a51      	subs	r1, r2, r1
 80090b6:	6439      	str	r1, [r7, #64]	@ 0x40
 80090b8:	4629      	mov	r1, r5
 80090ba:	eb63 0301 	sbc.w	r3, r3, r1
 80090be:	647b      	str	r3, [r7, #68]	@ 0x44
 80090c0:	f04f 0200 	mov.w	r2, #0
 80090c4:	f04f 0300 	mov.w	r3, #0
 80090c8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80090cc:	4649      	mov	r1, r9
 80090ce:	018b      	lsls	r3, r1, #6
 80090d0:	4641      	mov	r1, r8
 80090d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80090d6:	4641      	mov	r1, r8
 80090d8:	018a      	lsls	r2, r1, #6
 80090da:	4641      	mov	r1, r8
 80090dc:	1a51      	subs	r1, r2, r1
 80090de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80090e0:	4649      	mov	r1, r9
 80090e2:	eb63 0301 	sbc.w	r3, r3, r1
 80090e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090e8:	f04f 0200 	mov.w	r2, #0
 80090ec:	f04f 0300 	mov.w	r3, #0
 80090f0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80090f4:	4649      	mov	r1, r9
 80090f6:	00cb      	lsls	r3, r1, #3
 80090f8:	4641      	mov	r1, r8
 80090fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090fe:	4641      	mov	r1, r8
 8009100:	00ca      	lsls	r2, r1, #3
 8009102:	4610      	mov	r0, r2
 8009104:	4619      	mov	r1, r3
 8009106:	4603      	mov	r3, r0
 8009108:	4622      	mov	r2, r4
 800910a:	189b      	adds	r3, r3, r2
 800910c:	633b      	str	r3, [r7, #48]	@ 0x30
 800910e:	462b      	mov	r3, r5
 8009110:	460a      	mov	r2, r1
 8009112:	eb42 0303 	adc.w	r3, r2, r3
 8009116:	637b      	str	r3, [r7, #52]	@ 0x34
 8009118:	f04f 0200 	mov.w	r2, #0
 800911c:	f04f 0300 	mov.w	r3, #0
 8009120:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009124:	4629      	mov	r1, r5
 8009126:	024b      	lsls	r3, r1, #9
 8009128:	4621      	mov	r1, r4
 800912a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800912e:	4621      	mov	r1, r4
 8009130:	024a      	lsls	r2, r1, #9
 8009132:	4610      	mov	r0, r2
 8009134:	4619      	mov	r1, r3
 8009136:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800913a:	2200      	movs	r2, #0
 800913c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009140:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009144:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8009148:	f7f7 fe06 	bl	8000d58 <__aeabi_uldivmod>
 800914c:	4602      	mov	r2, r0
 800914e:	460b      	mov	r3, r1
 8009150:	4613      	mov	r3, r2
 8009152:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009156:	e067      	b.n	8009228 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009158:	4b75      	ldr	r3, [pc, #468]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	099b      	lsrs	r3, r3, #6
 800915e:	2200      	movs	r2, #0
 8009160:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009164:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8009168:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800916c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009170:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009172:	2300      	movs	r3, #0
 8009174:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009176:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800917a:	4622      	mov	r2, r4
 800917c:	462b      	mov	r3, r5
 800917e:	f04f 0000 	mov.w	r0, #0
 8009182:	f04f 0100 	mov.w	r1, #0
 8009186:	0159      	lsls	r1, r3, #5
 8009188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800918c:	0150      	lsls	r0, r2, #5
 800918e:	4602      	mov	r2, r0
 8009190:	460b      	mov	r3, r1
 8009192:	4621      	mov	r1, r4
 8009194:	1a51      	subs	r1, r2, r1
 8009196:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009198:	4629      	mov	r1, r5
 800919a:	eb63 0301 	sbc.w	r3, r3, r1
 800919e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091a0:	f04f 0200 	mov.w	r2, #0
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80091ac:	4649      	mov	r1, r9
 80091ae:	018b      	lsls	r3, r1, #6
 80091b0:	4641      	mov	r1, r8
 80091b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80091b6:	4641      	mov	r1, r8
 80091b8:	018a      	lsls	r2, r1, #6
 80091ba:	4641      	mov	r1, r8
 80091bc:	ebb2 0a01 	subs.w	sl, r2, r1
 80091c0:	4649      	mov	r1, r9
 80091c2:	eb63 0b01 	sbc.w	fp, r3, r1
 80091c6:	f04f 0200 	mov.w	r2, #0
 80091ca:	f04f 0300 	mov.w	r3, #0
 80091ce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091d2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091da:	4692      	mov	sl, r2
 80091dc:	469b      	mov	fp, r3
 80091de:	4623      	mov	r3, r4
 80091e0:	eb1a 0303 	adds.w	r3, sl, r3
 80091e4:	623b      	str	r3, [r7, #32]
 80091e6:	462b      	mov	r3, r5
 80091e8:	eb4b 0303 	adc.w	r3, fp, r3
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80091ee:	f04f 0200 	mov.w	r2, #0
 80091f2:	f04f 0300 	mov.w	r3, #0
 80091f6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80091fa:	4629      	mov	r1, r5
 80091fc:	028b      	lsls	r3, r1, #10
 80091fe:	4621      	mov	r1, r4
 8009200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009204:	4621      	mov	r1, r4
 8009206:	028a      	lsls	r2, r1, #10
 8009208:	4610      	mov	r0, r2
 800920a:	4619      	mov	r1, r3
 800920c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009210:	2200      	movs	r2, #0
 8009212:	673b      	str	r3, [r7, #112]	@ 0x70
 8009214:	677a      	str	r2, [r7, #116]	@ 0x74
 8009216:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800921a:	f7f7 fd9d 	bl	8000d58 <__aeabi_uldivmod>
 800921e:	4602      	mov	r2, r0
 8009220:	460b      	mov	r3, r1
 8009222:	4613      	mov	r3, r2
 8009224:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009228:	4b41      	ldr	r3, [pc, #260]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	0c1b      	lsrs	r3, r3, #16
 800922e:	f003 0303 	and.w	r3, r3, #3
 8009232:	3301      	adds	r3, #1
 8009234:	005b      	lsls	r3, r3, #1
 8009236:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800923a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800923e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009242:	fbb2 f3f3 	udiv	r3, r2, r3
 8009246:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800924a:	e0eb      	b.n	8009424 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800924c:	4b38      	ldr	r3, [pc, #224]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009254:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009258:	4b35      	ldr	r3, [pc, #212]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d06b      	beq.n	800933c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009264:	4b32      	ldr	r3, [pc, #200]	@ (8009330 <HAL_RCC_GetSysClockFreq+0x354>)
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	099b      	lsrs	r3, r3, #6
 800926a:	2200      	movs	r2, #0
 800926c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800926e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009270:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009276:	663b      	str	r3, [r7, #96]	@ 0x60
 8009278:	2300      	movs	r3, #0
 800927a:	667b      	str	r3, [r7, #100]	@ 0x64
 800927c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8009280:	4622      	mov	r2, r4
 8009282:	462b      	mov	r3, r5
 8009284:	f04f 0000 	mov.w	r0, #0
 8009288:	f04f 0100 	mov.w	r1, #0
 800928c:	0159      	lsls	r1, r3, #5
 800928e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009292:	0150      	lsls	r0, r2, #5
 8009294:	4602      	mov	r2, r0
 8009296:	460b      	mov	r3, r1
 8009298:	4621      	mov	r1, r4
 800929a:	1a51      	subs	r1, r2, r1
 800929c:	61b9      	str	r1, [r7, #24]
 800929e:	4629      	mov	r1, r5
 80092a0:	eb63 0301 	sbc.w	r3, r3, r1
 80092a4:	61fb      	str	r3, [r7, #28]
 80092a6:	f04f 0200 	mov.w	r2, #0
 80092aa:	f04f 0300 	mov.w	r3, #0
 80092ae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80092b2:	4659      	mov	r1, fp
 80092b4:	018b      	lsls	r3, r1, #6
 80092b6:	4651      	mov	r1, sl
 80092b8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80092bc:	4651      	mov	r1, sl
 80092be:	018a      	lsls	r2, r1, #6
 80092c0:	4651      	mov	r1, sl
 80092c2:	ebb2 0801 	subs.w	r8, r2, r1
 80092c6:	4659      	mov	r1, fp
 80092c8:	eb63 0901 	sbc.w	r9, r3, r1
 80092cc:	f04f 0200 	mov.w	r2, #0
 80092d0:	f04f 0300 	mov.w	r3, #0
 80092d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80092d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80092dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80092e0:	4690      	mov	r8, r2
 80092e2:	4699      	mov	r9, r3
 80092e4:	4623      	mov	r3, r4
 80092e6:	eb18 0303 	adds.w	r3, r8, r3
 80092ea:	613b      	str	r3, [r7, #16]
 80092ec:	462b      	mov	r3, r5
 80092ee:	eb49 0303 	adc.w	r3, r9, r3
 80092f2:	617b      	str	r3, [r7, #20]
 80092f4:	f04f 0200 	mov.w	r2, #0
 80092f8:	f04f 0300 	mov.w	r3, #0
 80092fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8009300:	4629      	mov	r1, r5
 8009302:	024b      	lsls	r3, r1, #9
 8009304:	4621      	mov	r1, r4
 8009306:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800930a:	4621      	mov	r1, r4
 800930c:	024a      	lsls	r2, r1, #9
 800930e:	4610      	mov	r0, r2
 8009310:	4619      	mov	r1, r3
 8009312:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009316:	2200      	movs	r2, #0
 8009318:	65bb      	str	r3, [r7, #88]	@ 0x58
 800931a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800931c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009320:	f7f7 fd1a 	bl	8000d58 <__aeabi_uldivmod>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	4613      	mov	r3, r2
 800932a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800932e:	e065      	b.n	80093fc <HAL_RCC_GetSysClockFreq+0x420>
 8009330:	40023800 	.word	0x40023800
 8009334:	00f42400 	.word	0x00f42400
 8009338:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800933c:	4b3d      	ldr	r3, [pc, #244]	@ (8009434 <HAL_RCC_GetSysClockFreq+0x458>)
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	099b      	lsrs	r3, r3, #6
 8009342:	2200      	movs	r2, #0
 8009344:	4618      	mov	r0, r3
 8009346:	4611      	mov	r1, r2
 8009348:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800934c:	653b      	str	r3, [r7, #80]	@ 0x50
 800934e:	2300      	movs	r3, #0
 8009350:	657b      	str	r3, [r7, #84]	@ 0x54
 8009352:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8009356:	4642      	mov	r2, r8
 8009358:	464b      	mov	r3, r9
 800935a:	f04f 0000 	mov.w	r0, #0
 800935e:	f04f 0100 	mov.w	r1, #0
 8009362:	0159      	lsls	r1, r3, #5
 8009364:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009368:	0150      	lsls	r0, r2, #5
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4641      	mov	r1, r8
 8009370:	1a51      	subs	r1, r2, r1
 8009372:	60b9      	str	r1, [r7, #8]
 8009374:	4649      	mov	r1, r9
 8009376:	eb63 0301 	sbc.w	r3, r3, r1
 800937a:	60fb      	str	r3, [r7, #12]
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	f04f 0300 	mov.w	r3, #0
 8009384:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8009388:	4659      	mov	r1, fp
 800938a:	018b      	lsls	r3, r1, #6
 800938c:	4651      	mov	r1, sl
 800938e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009392:	4651      	mov	r1, sl
 8009394:	018a      	lsls	r2, r1, #6
 8009396:	4651      	mov	r1, sl
 8009398:	1a54      	subs	r4, r2, r1
 800939a:	4659      	mov	r1, fp
 800939c:	eb63 0501 	sbc.w	r5, r3, r1
 80093a0:	f04f 0200 	mov.w	r2, #0
 80093a4:	f04f 0300 	mov.w	r3, #0
 80093a8:	00eb      	lsls	r3, r5, #3
 80093aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80093ae:	00e2      	lsls	r2, r4, #3
 80093b0:	4614      	mov	r4, r2
 80093b2:	461d      	mov	r5, r3
 80093b4:	4643      	mov	r3, r8
 80093b6:	18e3      	adds	r3, r4, r3
 80093b8:	603b      	str	r3, [r7, #0]
 80093ba:	464b      	mov	r3, r9
 80093bc:	eb45 0303 	adc.w	r3, r5, r3
 80093c0:	607b      	str	r3, [r7, #4]
 80093c2:	f04f 0200 	mov.w	r2, #0
 80093c6:	f04f 0300 	mov.w	r3, #0
 80093ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80093ce:	4629      	mov	r1, r5
 80093d0:	028b      	lsls	r3, r1, #10
 80093d2:	4621      	mov	r1, r4
 80093d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80093d8:	4621      	mov	r1, r4
 80093da:	028a      	lsls	r2, r1, #10
 80093dc:	4610      	mov	r0, r2
 80093de:	4619      	mov	r1, r3
 80093e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093e4:	2200      	movs	r2, #0
 80093e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80093ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80093ee:	f7f7 fcb3 	bl	8000d58 <__aeabi_uldivmod>
 80093f2:	4602      	mov	r2, r0
 80093f4:	460b      	mov	r3, r1
 80093f6:	4613      	mov	r3, r2
 80093f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80093fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009434 <HAL_RCC_GetSysClockFreq+0x458>)
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	0f1b      	lsrs	r3, r3, #28
 8009402:	f003 0307 	and.w	r3, r3, #7
 8009406:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800940a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800940e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009412:	fbb2 f3f3 	udiv	r3, r2, r3
 8009416:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800941a:	e003      	b.n	8009424 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800941c:	4b06      	ldr	r3, [pc, #24]	@ (8009438 <HAL_RCC_GetSysClockFreq+0x45c>)
 800941e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009422:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009424:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8009428:	4618      	mov	r0, r3
 800942a:	37b8      	adds	r7, #184	@ 0xb8
 800942c:	46bd      	mov	sp, r7
 800942e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009432:	bf00      	nop
 8009434:	40023800 	.word	0x40023800
 8009438:	00f42400 	.word	0x00f42400

0800943c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b086      	sub	sp, #24
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d101      	bne.n	800944e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	e28d      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	f000 8083 	beq.w	8009562 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800945c:	4b94      	ldr	r3, [pc, #592]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	f003 030c 	and.w	r3, r3, #12
 8009464:	2b04      	cmp	r3, #4
 8009466:	d019      	beq.n	800949c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009468:	4b91      	ldr	r3, [pc, #580]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009470:	2b08      	cmp	r3, #8
 8009472:	d106      	bne.n	8009482 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009474:	4b8e      	ldr	r3, [pc, #568]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800947c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009480:	d00c      	beq.n	800949c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009482:	4b8b      	ldr	r3, [pc, #556]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800948a:	2b0c      	cmp	r3, #12
 800948c:	d112      	bne.n	80094b4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800948e:	4b88      	ldr	r3, [pc, #544]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009496:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800949a:	d10b      	bne.n	80094b4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800949c:	4b84      	ldr	r3, [pc, #528]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d05b      	beq.n	8009560 <HAL_RCC_OscConfig+0x124>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d157      	bne.n	8009560 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80094b0:	2301      	movs	r3, #1
 80094b2:	e25a      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094bc:	d106      	bne.n	80094cc <HAL_RCC_OscConfig+0x90>
 80094be:	4b7c      	ldr	r3, [pc, #496]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a7b      	ldr	r2, [pc, #492]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094c8:	6013      	str	r3, [r2, #0]
 80094ca:	e01d      	b.n	8009508 <HAL_RCC_OscConfig+0xcc>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80094d4:	d10c      	bne.n	80094f0 <HAL_RCC_OscConfig+0xb4>
 80094d6:	4b76      	ldr	r3, [pc, #472]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a75      	ldr	r2, [pc, #468]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80094e0:	6013      	str	r3, [r2, #0]
 80094e2:	4b73      	ldr	r3, [pc, #460]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a72      	ldr	r2, [pc, #456]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094ec:	6013      	str	r3, [r2, #0]
 80094ee:	e00b      	b.n	8009508 <HAL_RCC_OscConfig+0xcc>
 80094f0:	4b6f      	ldr	r3, [pc, #444]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a6e      	ldr	r2, [pc, #440]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094fa:	6013      	str	r3, [r2, #0]
 80094fc:	4b6c      	ldr	r3, [pc, #432]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a6b      	ldr	r2, [pc, #428]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	685b      	ldr	r3, [r3, #4]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d013      	beq.n	8009538 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009510:	f7fc ffd6 	bl	80064c0 <HAL_GetTick>
 8009514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009516:	e008      	b.n	800952a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009518:	f7fc ffd2 	bl	80064c0 <HAL_GetTick>
 800951c:	4602      	mov	r2, r0
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	2b64      	cmp	r3, #100	@ 0x64
 8009524:	d901      	bls.n	800952a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009526:	2303      	movs	r3, #3
 8009528:	e21f      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800952a:	4b61      	ldr	r3, [pc, #388]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009532:	2b00      	cmp	r3, #0
 8009534:	d0f0      	beq.n	8009518 <HAL_RCC_OscConfig+0xdc>
 8009536:	e014      	b.n	8009562 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009538:	f7fc ffc2 	bl	80064c0 <HAL_GetTick>
 800953c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800953e:	e008      	b.n	8009552 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009540:	f7fc ffbe 	bl	80064c0 <HAL_GetTick>
 8009544:	4602      	mov	r2, r0
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	2b64      	cmp	r3, #100	@ 0x64
 800954c:	d901      	bls.n	8009552 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800954e:	2303      	movs	r3, #3
 8009550:	e20b      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009552:	4b57      	ldr	r3, [pc, #348]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1f0      	bne.n	8009540 <HAL_RCC_OscConfig+0x104>
 800955e:	e000      	b.n	8009562 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 0302 	and.w	r3, r3, #2
 800956a:	2b00      	cmp	r3, #0
 800956c:	d06f      	beq.n	800964e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800956e:	4b50      	ldr	r3, [pc, #320]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	f003 030c 	and.w	r3, r3, #12
 8009576:	2b00      	cmp	r3, #0
 8009578:	d017      	beq.n	80095aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800957a:	4b4d      	ldr	r3, [pc, #308]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009582:	2b08      	cmp	r3, #8
 8009584:	d105      	bne.n	8009592 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009586:	4b4a      	ldr	r3, [pc, #296]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00b      	beq.n	80095aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009592:	4b47      	ldr	r3, [pc, #284]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800959a:	2b0c      	cmp	r3, #12
 800959c:	d11c      	bne.n	80095d8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800959e:	4b44      	ldr	r3, [pc, #272]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d116      	bne.n	80095d8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095aa:	4b41      	ldr	r3, [pc, #260]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0302 	and.w	r3, r3, #2
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d005      	beq.n	80095c2 <HAL_RCC_OscConfig+0x186>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d001      	beq.n	80095c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80095be:	2301      	movs	r3, #1
 80095c0:	e1d3      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095c2:	4b3b      	ldr	r3, [pc, #236]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	00db      	lsls	r3, r3, #3
 80095d0:	4937      	ldr	r1, [pc, #220]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 80095d2:	4313      	orrs	r3, r2
 80095d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095d6:	e03a      	b.n	800964e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d020      	beq.n	8009622 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80095e0:	4b34      	ldr	r3, [pc, #208]	@ (80096b4 <HAL_RCC_OscConfig+0x278>)
 80095e2:	2201      	movs	r2, #1
 80095e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095e6:	f7fc ff6b 	bl	80064c0 <HAL_GetTick>
 80095ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095ec:	e008      	b.n	8009600 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80095ee:	f7fc ff67 	bl	80064c0 <HAL_GetTick>
 80095f2:	4602      	mov	r2, r0
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	1ad3      	subs	r3, r2, r3
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d901      	bls.n	8009600 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e1b4      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009600:	4b2b      	ldr	r3, [pc, #172]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f003 0302 	and.w	r3, r3, #2
 8009608:	2b00      	cmp	r3, #0
 800960a:	d0f0      	beq.n	80095ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800960c:	4b28      	ldr	r3, [pc, #160]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	00db      	lsls	r3, r3, #3
 800961a:	4925      	ldr	r1, [pc, #148]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 800961c:	4313      	orrs	r3, r2
 800961e:	600b      	str	r3, [r1, #0]
 8009620:	e015      	b.n	800964e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009622:	4b24      	ldr	r3, [pc, #144]	@ (80096b4 <HAL_RCC_OscConfig+0x278>)
 8009624:	2200      	movs	r2, #0
 8009626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009628:	f7fc ff4a 	bl	80064c0 <HAL_GetTick>
 800962c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800962e:	e008      	b.n	8009642 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009630:	f7fc ff46 	bl	80064c0 <HAL_GetTick>
 8009634:	4602      	mov	r2, r0
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	1ad3      	subs	r3, r2, r3
 800963a:	2b02      	cmp	r3, #2
 800963c:	d901      	bls.n	8009642 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800963e:	2303      	movs	r3, #3
 8009640:	e193      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009642:	4b1b      	ldr	r3, [pc, #108]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f003 0302 	and.w	r3, r3, #2
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1f0      	bne.n	8009630 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f003 0308 	and.w	r3, r3, #8
 8009656:	2b00      	cmp	r3, #0
 8009658:	d036      	beq.n	80096c8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d016      	beq.n	8009690 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009662:	4b15      	ldr	r3, [pc, #84]	@ (80096b8 <HAL_RCC_OscConfig+0x27c>)
 8009664:	2201      	movs	r2, #1
 8009666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009668:	f7fc ff2a 	bl	80064c0 <HAL_GetTick>
 800966c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800966e:	e008      	b.n	8009682 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009670:	f7fc ff26 	bl	80064c0 <HAL_GetTick>
 8009674:	4602      	mov	r2, r0
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	2b02      	cmp	r3, #2
 800967c:	d901      	bls.n	8009682 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	e173      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009682:	4b0b      	ldr	r3, [pc, #44]	@ (80096b0 <HAL_RCC_OscConfig+0x274>)
 8009684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009686:	f003 0302 	and.w	r3, r3, #2
 800968a:	2b00      	cmp	r3, #0
 800968c:	d0f0      	beq.n	8009670 <HAL_RCC_OscConfig+0x234>
 800968e:	e01b      	b.n	80096c8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009690:	4b09      	ldr	r3, [pc, #36]	@ (80096b8 <HAL_RCC_OscConfig+0x27c>)
 8009692:	2200      	movs	r2, #0
 8009694:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009696:	f7fc ff13 	bl	80064c0 <HAL_GetTick>
 800969a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800969c:	e00e      	b.n	80096bc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800969e:	f7fc ff0f 	bl	80064c0 <HAL_GetTick>
 80096a2:	4602      	mov	r2, r0
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	1ad3      	subs	r3, r2, r3
 80096a8:	2b02      	cmp	r3, #2
 80096aa:	d907      	bls.n	80096bc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80096ac:	2303      	movs	r3, #3
 80096ae:	e15c      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
 80096b0:	40023800 	.word	0x40023800
 80096b4:	42470000 	.word	0x42470000
 80096b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80096bc:	4b8a      	ldr	r3, [pc, #552]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80096be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80096c0:	f003 0302 	and.w	r3, r3, #2
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1ea      	bne.n	800969e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f003 0304 	and.w	r3, r3, #4
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f000 8097 	beq.w	8009804 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80096d6:	2300      	movs	r3, #0
 80096d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80096da:	4b83      	ldr	r3, [pc, #524]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80096dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d10f      	bne.n	8009706 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80096e6:	2300      	movs	r3, #0
 80096e8:	60bb      	str	r3, [r7, #8]
 80096ea:	4b7f      	ldr	r3, [pc, #508]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80096ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ee:	4a7e      	ldr	r2, [pc, #504]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80096f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80096f6:	4b7c      	ldr	r3, [pc, #496]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80096f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096fe:	60bb      	str	r3, [r7, #8]
 8009700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009702:	2301      	movs	r3, #1
 8009704:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009706:	4b79      	ldr	r3, [pc, #484]	@ (80098ec <HAL_RCC_OscConfig+0x4b0>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800970e:	2b00      	cmp	r3, #0
 8009710:	d118      	bne.n	8009744 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009712:	4b76      	ldr	r3, [pc, #472]	@ (80098ec <HAL_RCC_OscConfig+0x4b0>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a75      	ldr	r2, [pc, #468]	@ (80098ec <HAL_RCC_OscConfig+0x4b0>)
 8009718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800971c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800971e:	f7fc fecf 	bl	80064c0 <HAL_GetTick>
 8009722:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009724:	e008      	b.n	8009738 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009726:	f7fc fecb 	bl	80064c0 <HAL_GetTick>
 800972a:	4602      	mov	r2, r0
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	1ad3      	subs	r3, r2, r3
 8009730:	2b02      	cmp	r3, #2
 8009732:	d901      	bls.n	8009738 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009734:	2303      	movs	r3, #3
 8009736:	e118      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009738:	4b6c      	ldr	r3, [pc, #432]	@ (80098ec <HAL_RCC_OscConfig+0x4b0>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009740:	2b00      	cmp	r3, #0
 8009742:	d0f0      	beq.n	8009726 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	2b01      	cmp	r3, #1
 800974a:	d106      	bne.n	800975a <HAL_RCC_OscConfig+0x31e>
 800974c:	4b66      	ldr	r3, [pc, #408]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 800974e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009750:	4a65      	ldr	r2, [pc, #404]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009752:	f043 0301 	orr.w	r3, r3, #1
 8009756:	6713      	str	r3, [r2, #112]	@ 0x70
 8009758:	e01c      	b.n	8009794 <HAL_RCC_OscConfig+0x358>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	2b05      	cmp	r3, #5
 8009760:	d10c      	bne.n	800977c <HAL_RCC_OscConfig+0x340>
 8009762:	4b61      	ldr	r3, [pc, #388]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009766:	4a60      	ldr	r2, [pc, #384]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009768:	f043 0304 	orr.w	r3, r3, #4
 800976c:	6713      	str	r3, [r2, #112]	@ 0x70
 800976e:	4b5e      	ldr	r3, [pc, #376]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009772:	4a5d      	ldr	r2, [pc, #372]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009774:	f043 0301 	orr.w	r3, r3, #1
 8009778:	6713      	str	r3, [r2, #112]	@ 0x70
 800977a:	e00b      	b.n	8009794 <HAL_RCC_OscConfig+0x358>
 800977c:	4b5a      	ldr	r3, [pc, #360]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 800977e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009780:	4a59      	ldr	r2, [pc, #356]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009782:	f023 0301 	bic.w	r3, r3, #1
 8009786:	6713      	str	r3, [r2, #112]	@ 0x70
 8009788:	4b57      	ldr	r3, [pc, #348]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 800978a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800978c:	4a56      	ldr	r2, [pc, #344]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 800978e:	f023 0304 	bic.w	r3, r3, #4
 8009792:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d015      	beq.n	80097c8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800979c:	f7fc fe90 	bl	80064c0 <HAL_GetTick>
 80097a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80097a2:	e00a      	b.n	80097ba <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80097a4:	f7fc fe8c 	bl	80064c0 <HAL_GetTick>
 80097a8:	4602      	mov	r2, r0
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	1ad3      	subs	r3, r2, r3
 80097ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d901      	bls.n	80097ba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80097b6:	2303      	movs	r3, #3
 80097b8:	e0d7      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80097ba:	4b4b      	ldr	r3, [pc, #300]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80097bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097be:	f003 0302 	and.w	r3, r3, #2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d0ee      	beq.n	80097a4 <HAL_RCC_OscConfig+0x368>
 80097c6:	e014      	b.n	80097f2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097c8:	f7fc fe7a 	bl	80064c0 <HAL_GetTick>
 80097cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80097ce:	e00a      	b.n	80097e6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80097d0:	f7fc fe76 	bl	80064c0 <HAL_GetTick>
 80097d4:	4602      	mov	r2, r0
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	1ad3      	subs	r3, r2, r3
 80097da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097de:	4293      	cmp	r3, r2
 80097e0:	d901      	bls.n	80097e6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80097e2:	2303      	movs	r3, #3
 80097e4:	e0c1      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80097e6:	4b40      	ldr	r3, [pc, #256]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80097e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097ea:	f003 0302 	and.w	r3, r3, #2
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d1ee      	bne.n	80097d0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80097f2:	7dfb      	ldrb	r3, [r7, #23]
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d105      	bne.n	8009804 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80097f8:	4b3b      	ldr	r3, [pc, #236]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80097fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097fc:	4a3a      	ldr	r2, [pc, #232]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80097fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009802:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	2b00      	cmp	r3, #0
 800980a:	f000 80ad 	beq.w	8009968 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800980e:	4b36      	ldr	r3, [pc, #216]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	f003 030c 	and.w	r3, r3, #12
 8009816:	2b08      	cmp	r3, #8
 8009818:	d060      	beq.n	80098dc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	699b      	ldr	r3, [r3, #24]
 800981e:	2b02      	cmp	r3, #2
 8009820:	d145      	bne.n	80098ae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009822:	4b33      	ldr	r3, [pc, #204]	@ (80098f0 <HAL_RCC_OscConfig+0x4b4>)
 8009824:	2200      	movs	r2, #0
 8009826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009828:	f7fc fe4a 	bl	80064c0 <HAL_GetTick>
 800982c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800982e:	e008      	b.n	8009842 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009830:	f7fc fe46 	bl	80064c0 <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	2b02      	cmp	r3, #2
 800983c:	d901      	bls.n	8009842 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800983e:	2303      	movs	r3, #3
 8009840:	e093      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009842:	4b29      	ldr	r3, [pc, #164]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1f0      	bne.n	8009830 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	69da      	ldr	r2, [r3, #28]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6a1b      	ldr	r3, [r3, #32]
 8009856:	431a      	orrs	r2, r3
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985c:	019b      	lsls	r3, r3, #6
 800985e:	431a      	orrs	r2, r3
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009864:	085b      	lsrs	r3, r3, #1
 8009866:	3b01      	subs	r3, #1
 8009868:	041b      	lsls	r3, r3, #16
 800986a:	431a      	orrs	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009870:	061b      	lsls	r3, r3, #24
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009878:	071b      	lsls	r3, r3, #28
 800987a:	491b      	ldr	r1, [pc, #108]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 800987c:	4313      	orrs	r3, r2
 800987e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009880:	4b1b      	ldr	r3, [pc, #108]	@ (80098f0 <HAL_RCC_OscConfig+0x4b4>)
 8009882:	2201      	movs	r2, #1
 8009884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009886:	f7fc fe1b 	bl	80064c0 <HAL_GetTick>
 800988a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800988c:	e008      	b.n	80098a0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800988e:	f7fc fe17 	bl	80064c0 <HAL_GetTick>
 8009892:	4602      	mov	r2, r0
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	1ad3      	subs	r3, r2, r3
 8009898:	2b02      	cmp	r3, #2
 800989a:	d901      	bls.n	80098a0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800989c:	2303      	movs	r3, #3
 800989e:	e064      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80098a0:	4b11      	ldr	r3, [pc, #68]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d0f0      	beq.n	800988e <HAL_RCC_OscConfig+0x452>
 80098ac:	e05c      	b.n	8009968 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098ae:	4b10      	ldr	r3, [pc, #64]	@ (80098f0 <HAL_RCC_OscConfig+0x4b4>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098b4:	f7fc fe04 	bl	80064c0 <HAL_GetTick>
 80098b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098ba:	e008      	b.n	80098ce <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80098bc:	f7fc fe00 	bl	80064c0 <HAL_GetTick>
 80098c0:	4602      	mov	r2, r0
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	1ad3      	subs	r3, r2, r3
 80098c6:	2b02      	cmp	r3, #2
 80098c8:	d901      	bls.n	80098ce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80098ca:	2303      	movs	r3, #3
 80098cc:	e04d      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098ce:	4b06      	ldr	r3, [pc, #24]	@ (80098e8 <HAL_RCC_OscConfig+0x4ac>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d1f0      	bne.n	80098bc <HAL_RCC_OscConfig+0x480>
 80098da:	e045      	b.n	8009968 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	699b      	ldr	r3, [r3, #24]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d107      	bne.n	80098f4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80098e4:	2301      	movs	r3, #1
 80098e6:	e040      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
 80098e8:	40023800 	.word	0x40023800
 80098ec:	40007000 	.word	0x40007000
 80098f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80098f4:	4b1f      	ldr	r3, [pc, #124]	@ (8009974 <HAL_RCC_OscConfig+0x538>)
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	699b      	ldr	r3, [r3, #24]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d030      	beq.n	8009964 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800990c:	429a      	cmp	r2, r3
 800990e:	d129      	bne.n	8009964 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800991a:	429a      	cmp	r2, r3
 800991c:	d122      	bne.n	8009964 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009924:	4013      	ands	r3, r2
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800992a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800992c:	4293      	cmp	r3, r2
 800992e:	d119      	bne.n	8009964 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800993a:	085b      	lsrs	r3, r3, #1
 800993c:	3b01      	subs	r3, #1
 800993e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009940:	429a      	cmp	r2, r3
 8009942:	d10f      	bne.n	8009964 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800994e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009950:	429a      	cmp	r2, r3
 8009952:	d107      	bne.n	8009964 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800995e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009960:	429a      	cmp	r2, r3
 8009962:	d001      	beq.n	8009968 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	e000      	b.n	800996a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009968:	2300      	movs	r3, #0
}
 800996a:	4618      	mov	r0, r3
 800996c:	3718      	adds	r7, #24
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	40023800 	.word	0x40023800

08009978 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e07b      	b.n	8009a82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800998e:	2b00      	cmp	r3, #0
 8009990:	d108      	bne.n	80099a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800999a:	d009      	beq.n	80099b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	61da      	str	r2, [r3, #28]
 80099a2:	e005      	b.n	80099b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2200      	movs	r2, #0
 80099ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d106      	bne.n	80099d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7fc f982 	bl	8005cd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2202      	movs	r2, #2
 80099d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80099f8:	431a      	orrs	r2, r3
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a02:	431a      	orrs	r2, r3
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	f003 0302 	and.w	r3, r3, #2
 8009a0c:	431a      	orrs	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	695b      	ldr	r3, [r3, #20]
 8009a12:	f003 0301 	and.w	r3, r3, #1
 8009a16:	431a      	orrs	r2, r3
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	699b      	ldr	r3, [r3, #24]
 8009a1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a20:	431a      	orrs	r2, r3
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	69db      	ldr	r3, [r3, #28]
 8009a26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a2a:	431a      	orrs	r2, r3
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6a1b      	ldr	r3, [r3, #32]
 8009a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a34:	ea42 0103 	orr.w	r1, r2, r3
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	430a      	orrs	r2, r1
 8009a46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	0c1b      	lsrs	r3, r3, #16
 8009a4e:	f003 0104 	and.w	r1, r3, #4
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a56:	f003 0210 	and.w	r2, r3, #16
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	430a      	orrs	r2, r1
 8009a60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	69da      	ldr	r2, [r3, #28]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009a70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2200      	movs	r2, #0
 8009a76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3708      	adds	r7, #8
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}

08009a8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a8a:	b580      	push	{r7, lr}
 8009a8c:	b088      	sub	sp, #32
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	60f8      	str	r0, [r7, #12]
 8009a92:	60b9      	str	r1, [r7, #8]
 8009a94:	603b      	str	r3, [r7, #0]
 8009a96:	4613      	mov	r3, r2
 8009a98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d101      	bne.n	8009aac <HAL_SPI_Transmit+0x22>
 8009aa8:	2302      	movs	r3, #2
 8009aaa:	e126      	b.n	8009cfa <HAL_SPI_Transmit+0x270>
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ab4:	f7fc fd04 	bl	80064c0 <HAL_GetTick>
 8009ab8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009aba:	88fb      	ldrh	r3, [r7, #6]
 8009abc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009ac4:	b2db      	uxtb	r3, r3
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d002      	beq.n	8009ad0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009aca:	2302      	movs	r3, #2
 8009acc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009ace:	e10b      	b.n	8009ce8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d002      	beq.n	8009adc <HAL_SPI_Transmit+0x52>
 8009ad6:	88fb      	ldrh	r3, [r7, #6]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d102      	bne.n	8009ae2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009ae0:	e102      	b.n	8009ce8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2203      	movs	r2, #3
 8009ae6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2200      	movs	r2, #0
 8009aee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	68ba      	ldr	r2, [r7, #8]
 8009af4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	88fa      	ldrh	r2, [r7, #6]
 8009afa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	88fa      	ldrh	r2, [r7, #6]
 8009b00:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2200      	movs	r2, #0
 8009b06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2200      	movs	r2, #0
 8009b12:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2200      	movs	r2, #0
 8009b18:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b28:	d10f      	bne.n	8009b4a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009b48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b54:	2b40      	cmp	r3, #64	@ 0x40
 8009b56:	d007      	beq.n	8009b68 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b70:	d14b      	bne.n	8009c0a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	685b      	ldr	r3, [r3, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d002      	beq.n	8009b80 <HAL_SPI_Transmit+0xf6>
 8009b7a:	8afb      	ldrh	r3, [r7, #22]
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d13e      	bne.n	8009bfe <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b84:	881a      	ldrh	r2, [r3, #0]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b90:	1c9a      	adds	r2, r3, #2
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b9a:	b29b      	uxth	r3, r3
 8009b9c:	3b01      	subs	r3, #1
 8009b9e:	b29a      	uxth	r2, r3
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009ba4:	e02b      	b.n	8009bfe <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	f003 0302 	and.w	r3, r3, #2
 8009bb0:	2b02      	cmp	r3, #2
 8009bb2:	d112      	bne.n	8009bda <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bb8:	881a      	ldrh	r2, [r3, #0]
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bc4:	1c9a      	adds	r2, r3, #2
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	3b01      	subs	r3, #1
 8009bd2:	b29a      	uxth	r2, r3
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009bd8:	e011      	b.n	8009bfe <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bda:	f7fc fc71 	bl	80064c0 <HAL_GetTick>
 8009bde:	4602      	mov	r2, r0
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	683a      	ldr	r2, [r7, #0]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d803      	bhi.n	8009bf2 <HAL_SPI_Transmit+0x168>
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bf0:	d102      	bne.n	8009bf8 <HAL_SPI_Transmit+0x16e>
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d102      	bne.n	8009bfe <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009bf8:	2303      	movs	r3, #3
 8009bfa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009bfc:	e074      	b.n	8009ce8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1ce      	bne.n	8009ba6 <HAL_SPI_Transmit+0x11c>
 8009c08:	e04c      	b.n	8009ca4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d002      	beq.n	8009c18 <HAL_SPI_Transmit+0x18e>
 8009c12:	8afb      	ldrh	r3, [r7, #22]
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d140      	bne.n	8009c9a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	330c      	adds	r3, #12
 8009c22:	7812      	ldrb	r2, [r2, #0]
 8009c24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c2a:	1c5a      	adds	r2, r3, #1
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	3b01      	subs	r3, #1
 8009c38:	b29a      	uxth	r2, r3
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009c3e:	e02c      	b.n	8009c9a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	689b      	ldr	r3, [r3, #8]
 8009c46:	f003 0302 	and.w	r3, r3, #2
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d113      	bne.n	8009c76 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	330c      	adds	r3, #12
 8009c58:	7812      	ldrb	r2, [r2, #0]
 8009c5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c60:	1c5a      	adds	r2, r3, #1
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	b29a      	uxth	r2, r3
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009c74:	e011      	b.n	8009c9a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c76:	f7fc fc23 	bl	80064c0 <HAL_GetTick>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	1ad3      	subs	r3, r2, r3
 8009c80:	683a      	ldr	r2, [r7, #0]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d803      	bhi.n	8009c8e <HAL_SPI_Transmit+0x204>
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c8c:	d102      	bne.n	8009c94 <HAL_SPI_Transmit+0x20a>
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d102      	bne.n	8009c9a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009c94:	2303      	movs	r3, #3
 8009c96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009c98:	e026      	b.n	8009ce8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d1cd      	bne.n	8009c40 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009ca4:	69ba      	ldr	r2, [r7, #24]
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f000 fbcb 	bl	800a444 <SPI_EndRxTxTransaction>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d002      	beq.n	8009cba <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2220      	movs	r2, #32
 8009cb8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d10a      	bne.n	8009cd8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	613b      	str	r3, [r7, #16]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	613b      	str	r3, [r7, #16]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	613b      	str	r3, [r7, #16]
 8009cd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d002      	beq.n	8009ce6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	77fb      	strb	r3, [r7, #31]
 8009ce4:	e000      	b.n	8009ce8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009ce6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8009cf8:	7ffb      	ldrb	r3, [r7, #31]
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3720      	adds	r7, #32
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b088      	sub	sp, #32
 8009d06:	af02      	add	r7, sp, #8
 8009d08:	60f8      	str	r0, [r7, #12]
 8009d0a:	60b9      	str	r1, [r7, #8]
 8009d0c:	603b      	str	r3, [r7, #0]
 8009d0e:	4613      	mov	r3, r2
 8009d10:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009d12:	2300      	movs	r3, #0
 8009d14:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d1e:	d112      	bne.n	8009d46 <HAL_SPI_Receive+0x44>
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	689b      	ldr	r3, [r3, #8]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d10e      	bne.n	8009d46 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2204      	movs	r2, #4
 8009d2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009d30:	88fa      	ldrh	r2, [r7, #6]
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	9300      	str	r3, [sp, #0]
 8009d36:	4613      	mov	r3, r2
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	68b9      	ldr	r1, [r7, #8]
 8009d3c:	68f8      	ldr	r0, [r7, #12]
 8009d3e:	f000 f8f1 	bl	8009f24 <HAL_SPI_TransmitReceive>
 8009d42:	4603      	mov	r3, r0
 8009d44:	e0ea      	b.n	8009f1c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d101      	bne.n	8009d54 <HAL_SPI_Receive+0x52>
 8009d50:	2302      	movs	r3, #2
 8009d52:	e0e3      	b.n	8009f1c <HAL_SPI_Receive+0x21a>
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d5c:	f7fc fbb0 	bl	80064c0 <HAL_GetTick>
 8009d60:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d002      	beq.n	8009d74 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009d6e:	2302      	movs	r3, #2
 8009d70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009d72:	e0ca      	b.n	8009f0a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d002      	beq.n	8009d80 <HAL_SPI_Receive+0x7e>
 8009d7a:	88fb      	ldrh	r3, [r7, #6]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d102      	bne.n	8009d86 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009d84:	e0c1      	b.n	8009f0a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2204      	movs	r2, #4
 8009d8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	68ba      	ldr	r2, [r7, #8]
 8009d98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	88fa      	ldrh	r2, [r7, #6]
 8009d9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	88fa      	ldrh	r2, [r7, #6]
 8009da4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2200      	movs	r2, #0
 8009daa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2200      	movs	r2, #0
 8009db0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009dcc:	d10f      	bne.n	8009dee <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	681a      	ldr	r2, [r3, #0]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ddc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681a      	ldr	r2, [r3, #0]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009dec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df8:	2b40      	cmp	r3, #64	@ 0x40
 8009dfa:	d007      	beq.n	8009e0c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e0a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d162      	bne.n	8009eda <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009e14:	e02e      	b.n	8009e74 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	f003 0301 	and.w	r3, r3, #1
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d115      	bne.n	8009e50 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f103 020c 	add.w	r2, r3, #12
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e30:	7812      	ldrb	r2, [r2, #0]
 8009e32:	b2d2      	uxtb	r2, r2
 8009e34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	3b01      	subs	r3, #1
 8009e48:	b29a      	uxth	r2, r3
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009e4e:	e011      	b.n	8009e74 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e50:	f7fc fb36 	bl	80064c0 <HAL_GetTick>
 8009e54:	4602      	mov	r2, r0
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	683a      	ldr	r2, [r7, #0]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d803      	bhi.n	8009e68 <HAL_SPI_Receive+0x166>
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e66:	d102      	bne.n	8009e6e <HAL_SPI_Receive+0x16c>
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d102      	bne.n	8009e74 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009e6e:	2303      	movs	r3, #3
 8009e70:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009e72:	e04a      	b.n	8009f0a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1cb      	bne.n	8009e16 <HAL_SPI_Receive+0x114>
 8009e7e:	e031      	b.n	8009ee4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	f003 0301 	and.w	r3, r3, #1
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d113      	bne.n	8009eb6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	68da      	ldr	r2, [r3, #12]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e98:	b292      	uxth	r2, r2
 8009e9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea0:	1c9a      	adds	r2, r3, #2
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	3b01      	subs	r3, #1
 8009eae:	b29a      	uxth	r2, r3
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009eb4:	e011      	b.n	8009eda <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009eb6:	f7fc fb03 	bl	80064c0 <HAL_GetTick>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	1ad3      	subs	r3, r2, r3
 8009ec0:	683a      	ldr	r2, [r7, #0]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d803      	bhi.n	8009ece <HAL_SPI_Receive+0x1cc>
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ecc:	d102      	bne.n	8009ed4 <HAL_SPI_Receive+0x1d2>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d102      	bne.n	8009eda <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009ed8:	e017      	b.n	8009f0a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1cd      	bne.n	8009e80 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009ee4:	693a      	ldr	r2, [r7, #16]
 8009ee6:	6839      	ldr	r1, [r7, #0]
 8009ee8:	68f8      	ldr	r0, [r7, #12]
 8009eea:	f000 fa45 	bl	800a378 <SPI_EndRxTransaction>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d002      	beq.n	8009efa <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2220      	movs	r2, #32
 8009ef8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d002      	beq.n	8009f08 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	75fb      	strb	r3, [r7, #23]
 8009f06:	e000      	b.n	8009f0a <HAL_SPI_Receive+0x208>
  }

error :
 8009f08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8009f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3718      	adds	r7, #24
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b08c      	sub	sp, #48	@ 0x30
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
 8009f30:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009f32:	2301      	movs	r3, #1
 8009f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009f36:	2300      	movs	r3, #0
 8009f38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d101      	bne.n	8009f4a <HAL_SPI_TransmitReceive+0x26>
 8009f46:	2302      	movs	r3, #2
 8009f48:	e18a      	b.n	800a260 <HAL_SPI_TransmitReceive+0x33c>
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009f52:	f7fc fab5 	bl	80064c0 <HAL_GetTick>
 8009f56:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009f68:	887b      	ldrh	r3, [r7, #2]
 8009f6a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009f6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d00f      	beq.n	8009f94 <HAL_SPI_TransmitReceive+0x70>
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f7a:	d107      	bne.n	8009f8c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d103      	bne.n	8009f8c <HAL_SPI_TransmitReceive+0x68>
 8009f84:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009f88:	2b04      	cmp	r3, #4
 8009f8a:	d003      	beq.n	8009f94 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009f8c:	2302      	movs	r3, #2
 8009f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8009f92:	e15b      	b.n	800a24c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d005      	beq.n	8009fa6 <HAL_SPI_TransmitReceive+0x82>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d002      	beq.n	8009fa6 <HAL_SPI_TransmitReceive+0x82>
 8009fa0:	887b      	ldrh	r3, [r7, #2]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d103      	bne.n	8009fae <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8009fac:	e14e      	b.n	800a24c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	2b04      	cmp	r3, #4
 8009fb8:	d003      	beq.n	8009fc2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2205      	movs	r2, #5
 8009fbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	887a      	ldrh	r2, [r7, #2]
 8009fd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	887a      	ldrh	r2, [r7, #2]
 8009fd8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	68ba      	ldr	r2, [r7, #8]
 8009fde:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	887a      	ldrh	r2, [r7, #2]
 8009fe4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	887a      	ldrh	r2, [r7, #2]
 8009fea:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a002:	2b40      	cmp	r3, #64	@ 0x40
 800a004:	d007      	beq.n	800a016 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a014:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a01e:	d178      	bne.n	800a112 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d002      	beq.n	800a02e <HAL_SPI_TransmitReceive+0x10a>
 800a028:	8b7b      	ldrh	r3, [r7, #26]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d166      	bne.n	800a0fc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a032:	881a      	ldrh	r2, [r3, #0]
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a03e:	1c9a      	adds	r2, r3, #2
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a048:	b29b      	uxth	r3, r3
 800a04a:	3b01      	subs	r3, #1
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a052:	e053      	b.n	800a0fc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	f003 0302 	and.w	r3, r3, #2
 800a05e:	2b02      	cmp	r3, #2
 800a060:	d11b      	bne.n	800a09a <HAL_SPI_TransmitReceive+0x176>
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a066:	b29b      	uxth	r3, r3
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d016      	beq.n	800a09a <HAL_SPI_TransmitReceive+0x176>
 800a06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d113      	bne.n	800a09a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a076:	881a      	ldrh	r2, [r3, #0]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a082:	1c9a      	adds	r2, r3, #2
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	3b01      	subs	r3, #1
 800a090:	b29a      	uxth	r2, r3
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a096:	2300      	movs	r3, #0
 800a098:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	f003 0301 	and.w	r3, r3, #1
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d119      	bne.n	800a0dc <HAL_SPI_TransmitReceive+0x1b8>
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0ac:	b29b      	uxth	r3, r3
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d014      	beq.n	800a0dc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	68da      	ldr	r2, [r3, #12]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0bc:	b292      	uxth	r2, r2
 800a0be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c4:	1c9a      	adds	r2, r3, #2
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	3b01      	subs	r3, #1
 800a0d2:	b29a      	uxth	r2, r3
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a0dc:	f7fc f9f0 	bl	80064c0 <HAL_GetTick>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e4:	1ad3      	subs	r3, r2, r3
 800a0e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d807      	bhi.n	800a0fc <HAL_SPI_TransmitReceive+0x1d8>
 800a0ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0f2:	d003      	beq.n	800a0fc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a0f4:	2303      	movs	r3, #3
 800a0f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800a0fa:	e0a7      	b.n	800a24c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a100:	b29b      	uxth	r3, r3
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1a6      	bne.n	800a054 <HAL_SPI_TransmitReceive+0x130>
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1a1      	bne.n	800a054 <HAL_SPI_TransmitReceive+0x130>
 800a110:	e07c      	b.n	800a20c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d002      	beq.n	800a120 <HAL_SPI_TransmitReceive+0x1fc>
 800a11a:	8b7b      	ldrh	r3, [r7, #26]
 800a11c:	2b01      	cmp	r3, #1
 800a11e:	d16b      	bne.n	800a1f8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	330c      	adds	r3, #12
 800a12a:	7812      	ldrb	r2, [r2, #0]
 800a12c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a132:	1c5a      	adds	r2, r3, #1
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	3b01      	subs	r3, #1
 800a140:	b29a      	uxth	r2, r3
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a146:	e057      	b.n	800a1f8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	f003 0302 	and.w	r3, r3, #2
 800a152:	2b02      	cmp	r3, #2
 800a154:	d11c      	bne.n	800a190 <HAL_SPI_TransmitReceive+0x26c>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d017      	beq.n	800a190 <HAL_SPI_TransmitReceive+0x26c>
 800a160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a162:	2b01      	cmp	r3, #1
 800a164:	d114      	bne.n	800a190 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	330c      	adds	r3, #12
 800a170:	7812      	ldrb	r2, [r2, #0]
 800a172:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a178:	1c5a      	adds	r2, r3, #1
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a182:	b29b      	uxth	r3, r3
 800a184:	3b01      	subs	r3, #1
 800a186:	b29a      	uxth	r2, r3
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a18c:	2300      	movs	r3, #0
 800a18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	f003 0301 	and.w	r3, r3, #1
 800a19a:	2b01      	cmp	r3, #1
 800a19c:	d119      	bne.n	800a1d2 <HAL_SPI_TransmitReceive+0x2ae>
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1a2:	b29b      	uxth	r3, r3
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d014      	beq.n	800a1d2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68da      	ldr	r2, [r3, #12]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1b2:	b2d2      	uxtb	r2, r2
 800a1b4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	b29a      	uxth	r2, r3
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a1d2:	f7fc f975 	bl	80064c0 <HAL_GetTick>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1da:	1ad3      	subs	r3, r2, r3
 800a1dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d803      	bhi.n	800a1ea <HAL_SPI_TransmitReceive+0x2c6>
 800a1e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e8:	d102      	bne.n	800a1f0 <HAL_SPI_TransmitReceive+0x2cc>
 800a1ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d103      	bne.n	800a1f8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a1f0:	2303      	movs	r3, #3
 800a1f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800a1f6:	e029      	b.n	800a24c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d1a2      	bne.n	800a148 <HAL_SPI_TransmitReceive+0x224>
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a206:	b29b      	uxth	r3, r3
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d19d      	bne.n	800a148 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a20c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a20e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a210:	68f8      	ldr	r0, [r7, #12]
 800a212:	f000 f917 	bl	800a444 <SPI_EndRxTxTransaction>
 800a216:	4603      	mov	r3, r0
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d006      	beq.n	800a22a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a21c:	2301      	movs	r3, #1
 800a21e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2220      	movs	r2, #32
 800a226:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800a228:	e010      	b.n	800a24c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d10b      	bne.n	800a24a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a232:	2300      	movs	r3, #0
 800a234:	617b      	str	r3, [r7, #20]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	68db      	ldr	r3, [r3, #12]
 800a23c:	617b      	str	r3, [r7, #20]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	617b      	str	r3, [r7, #20]
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	e000      	b.n	800a24c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a24a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2201      	movs	r2, #1
 800a250:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800a25c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800a260:	4618      	mov	r0, r3
 800a262:	3730      	adds	r7, #48	@ 0x30
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}

0800a268 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b088      	sub	sp, #32
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	60f8      	str	r0, [r7, #12]
 800a270:	60b9      	str	r1, [r7, #8]
 800a272:	603b      	str	r3, [r7, #0]
 800a274:	4613      	mov	r3, r2
 800a276:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a278:	f7fc f922 	bl	80064c0 <HAL_GetTick>
 800a27c:	4602      	mov	r2, r0
 800a27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a280:	1a9b      	subs	r3, r3, r2
 800a282:	683a      	ldr	r2, [r7, #0]
 800a284:	4413      	add	r3, r2
 800a286:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a288:	f7fc f91a 	bl	80064c0 <HAL_GetTick>
 800a28c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a28e:	4b39      	ldr	r3, [pc, #228]	@ (800a374 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	015b      	lsls	r3, r3, #5
 800a294:	0d1b      	lsrs	r3, r3, #20
 800a296:	69fa      	ldr	r2, [r7, #28]
 800a298:	fb02 f303 	mul.w	r3, r2, r3
 800a29c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a29e:	e054      	b.n	800a34a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a6:	d050      	beq.n	800a34a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a2a8:	f7fc f90a 	bl	80064c0 <HAL_GetTick>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	69bb      	ldr	r3, [r7, #24]
 800a2b0:	1ad3      	subs	r3, r2, r3
 800a2b2:	69fa      	ldr	r2, [r7, #28]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d902      	bls.n	800a2be <SPI_WaitFlagStateUntilTimeout+0x56>
 800a2b8:	69fb      	ldr	r3, [r7, #28]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d13d      	bne.n	800a33a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	685a      	ldr	r2, [r3, #4]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a2cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2d6:	d111      	bne.n	800a2fc <SPI_WaitFlagStateUntilTimeout+0x94>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2e0:	d004      	beq.n	800a2ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	689b      	ldr	r3, [r3, #8]
 800a2e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2ea:	d107      	bne.n	800a2fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	681a      	ldr	r2, [r3, #0]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a2fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a300:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a304:	d10f      	bne.n	800a326 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	681a      	ldr	r2, [r3, #0]
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a324:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2201      	movs	r2, #1
 800a32a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2200      	movs	r2, #0
 800a332:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a336:	2303      	movs	r3, #3
 800a338:	e017      	b.n	800a36a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d101      	bne.n	800a344 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a340:	2300      	movs	r3, #0
 800a342:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	3b01      	subs	r3, #1
 800a348:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	689a      	ldr	r2, [r3, #8]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	4013      	ands	r3, r2
 800a354:	68ba      	ldr	r2, [r7, #8]
 800a356:	429a      	cmp	r2, r3
 800a358:	bf0c      	ite	eq
 800a35a:	2301      	moveq	r3, #1
 800a35c:	2300      	movne	r3, #0
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	461a      	mov	r2, r3
 800a362:	79fb      	ldrb	r3, [r7, #7]
 800a364:	429a      	cmp	r2, r3
 800a366:	d19b      	bne.n	800a2a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3720      	adds	r7, #32
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	20000044 	.word	0x20000044

0800a378 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af02      	add	r7, sp, #8
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a38c:	d111      	bne.n	800a3b2 <SPI_EndRxTransaction+0x3a>
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a396:	d004      	beq.n	800a3a2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3a0:	d107      	bne.n	800a3b2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3b0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3ba:	d12a      	bne.n	800a412 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3c4:	d012      	beq.n	800a3ec <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	9300      	str	r3, [sp, #0]
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	2180      	movs	r1, #128	@ 0x80
 800a3d0:	68f8      	ldr	r0, [r7, #12]
 800a3d2:	f7ff ff49 	bl	800a268 <SPI_WaitFlagStateUntilTimeout>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d02d      	beq.n	800a438 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3e0:	f043 0220 	orr.w	r2, r3, #32
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a3e8:	2303      	movs	r3, #3
 800a3ea:	e026      	b.n	800a43a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	9300      	str	r3, [sp, #0]
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	2101      	movs	r1, #1
 800a3f6:	68f8      	ldr	r0, [r7, #12]
 800a3f8:	f7ff ff36 	bl	800a268 <SPI_WaitFlagStateUntilTimeout>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d01a      	beq.n	800a438 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a406:	f043 0220 	orr.w	r2, r3, #32
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a40e:	2303      	movs	r3, #3
 800a410:	e013      	b.n	800a43a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	9300      	str	r3, [sp, #0]
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2200      	movs	r2, #0
 800a41a:	2101      	movs	r1, #1
 800a41c:	68f8      	ldr	r0, [r7, #12]
 800a41e:	f7ff ff23 	bl	800a268 <SPI_WaitFlagStateUntilTimeout>
 800a422:	4603      	mov	r3, r0
 800a424:	2b00      	cmp	r3, #0
 800a426:	d007      	beq.n	800a438 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a42c:	f043 0220 	orr.w	r2, r3, #32
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a434:	2303      	movs	r3, #3
 800a436:	e000      	b.n	800a43a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
	...

0800a444 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b088      	sub	sp, #32
 800a448:	af02      	add	r7, sp, #8
 800a44a:	60f8      	str	r0, [r7, #12]
 800a44c:	60b9      	str	r1, [r7, #8]
 800a44e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a450:	4b1b      	ldr	r3, [pc, #108]	@ (800a4c0 <SPI_EndRxTxTransaction+0x7c>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a1b      	ldr	r2, [pc, #108]	@ (800a4c4 <SPI_EndRxTxTransaction+0x80>)
 800a456:	fba2 2303 	umull	r2, r3, r2, r3
 800a45a:	0d5b      	lsrs	r3, r3, #21
 800a45c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a460:	fb02 f303 	mul.w	r3, r2, r3
 800a464:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a46e:	d112      	bne.n	800a496 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	9300      	str	r3, [sp, #0]
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	2200      	movs	r2, #0
 800a478:	2180      	movs	r1, #128	@ 0x80
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f7ff fef4 	bl	800a268 <SPI_WaitFlagStateUntilTimeout>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d016      	beq.n	800a4b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a48a:	f043 0220 	orr.w	r2, r3, #32
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	e00f      	b.n	800a4b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d00a      	beq.n	800a4b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	689b      	ldr	r3, [r3, #8]
 800a4a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ac:	2b80      	cmp	r3, #128	@ 0x80
 800a4ae:	d0f2      	beq.n	800a496 <SPI_EndRxTxTransaction+0x52>
 800a4b0:	e000      	b.n	800a4b4 <SPI_EndRxTxTransaction+0x70>
        break;
 800a4b2:	bf00      	nop
  }

  return HAL_OK;
 800a4b4:	2300      	movs	r3, #0
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3718      	adds	r7, #24
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	bf00      	nop
 800a4c0:	20000044 	.word	0x20000044
 800a4c4:	165e9f81 	.word	0x165e9f81

0800a4c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d101      	bne.n	800a4da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e041      	b.n	800a55e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4e0:	b2db      	uxtb	r3, r3
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d106      	bne.n	800a4f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f7fb fc38 	bl	8005d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2202      	movs	r2, #2
 800a4f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	3304      	adds	r3, #4
 800a504:	4619      	mov	r1, r3
 800a506:	4610      	mov	r0, r2
 800a508:	f000 fb2c 	bl	800ab64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2201      	movs	r2, #1
 800a518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2201      	movs	r2, #1
 800a530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a55c:	2300      	movs	r3, #0
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3708      	adds	r7, #8
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
	...

0800a568 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a568:	b480      	push	{r7}
 800a56a:	b085      	sub	sp, #20
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a576:	b2db      	uxtb	r3, r3
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d001      	beq.n	800a580 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a57c:	2301      	movs	r3, #1
 800a57e:	e046      	b.n	800a60e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2202      	movs	r2, #2
 800a584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4a23      	ldr	r2, [pc, #140]	@ (800a61c <HAL_TIM_Base_Start+0xb4>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d022      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a59a:	d01d      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a1f      	ldr	r2, [pc, #124]	@ (800a620 <HAL_TIM_Base_Start+0xb8>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d018      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4a1e      	ldr	r2, [pc, #120]	@ (800a624 <HAL_TIM_Base_Start+0xbc>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d013      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4a1c      	ldr	r2, [pc, #112]	@ (800a628 <HAL_TIM_Base_Start+0xc0>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d00e      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a1b      	ldr	r2, [pc, #108]	@ (800a62c <HAL_TIM_Base_Start+0xc4>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d009      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a19      	ldr	r2, [pc, #100]	@ (800a630 <HAL_TIM_Base_Start+0xc8>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d004      	beq.n	800a5d8 <HAL_TIM_Base_Start+0x70>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a18      	ldr	r2, [pc, #96]	@ (800a634 <HAL_TIM_Base_Start+0xcc>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d111      	bne.n	800a5fc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	689b      	ldr	r3, [r3, #8]
 800a5de:	f003 0307 	and.w	r3, r3, #7
 800a5e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2b06      	cmp	r3, #6
 800a5e8:	d010      	beq.n	800a60c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	681a      	ldr	r2, [r3, #0]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f042 0201 	orr.w	r2, r2, #1
 800a5f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5fa:	e007      	b.n	800a60c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f042 0201 	orr.w	r2, r2, #1
 800a60a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3714      	adds	r7, #20
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr
 800a61a:	bf00      	nop
 800a61c:	40010000 	.word	0x40010000
 800a620:	40000400 	.word	0x40000400
 800a624:	40000800 	.word	0x40000800
 800a628:	40000c00 	.word	0x40000c00
 800a62c:	40010400 	.word	0x40010400
 800a630:	40014000 	.word	0x40014000
 800a634:	40001800 	.word	0x40001800

0800a638 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a638:	b480      	push	{r7}
 800a63a:	b085      	sub	sp, #20
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a646:	b2db      	uxtb	r3, r3
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d001      	beq.n	800a650 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	e04e      	b.n	800a6ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2202      	movs	r2, #2
 800a654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	68da      	ldr	r2, [r3, #12]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f042 0201 	orr.w	r2, r2, #1
 800a666:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a23      	ldr	r2, [pc, #140]	@ (800a6fc <HAL_TIM_Base_Start_IT+0xc4>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d022      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a67a:	d01d      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a1f      	ldr	r2, [pc, #124]	@ (800a700 <HAL_TIM_Base_Start_IT+0xc8>)
 800a682:	4293      	cmp	r3, r2
 800a684:	d018      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	4a1e      	ldr	r2, [pc, #120]	@ (800a704 <HAL_TIM_Base_Start_IT+0xcc>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d013      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a1c      	ldr	r2, [pc, #112]	@ (800a708 <HAL_TIM_Base_Start_IT+0xd0>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d00e      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	4a1b      	ldr	r2, [pc, #108]	@ (800a70c <HAL_TIM_Base_Start_IT+0xd4>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d009      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4a19      	ldr	r2, [pc, #100]	@ (800a710 <HAL_TIM_Base_Start_IT+0xd8>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d004      	beq.n	800a6b8 <HAL_TIM_Base_Start_IT+0x80>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	4a18      	ldr	r2, [pc, #96]	@ (800a714 <HAL_TIM_Base_Start_IT+0xdc>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d111      	bne.n	800a6dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	f003 0307 	and.w	r3, r3, #7
 800a6c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2b06      	cmp	r3, #6
 800a6c8:	d010      	beq.n	800a6ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f042 0201 	orr.w	r2, r2, #1
 800a6d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6da:	e007      	b.n	800a6ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	681a      	ldr	r2, [r3, #0]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f042 0201 	orr.w	r2, r2, #1
 800a6ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3714      	adds	r7, #20
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	40010000 	.word	0x40010000
 800a700:	40000400 	.word	0x40000400
 800a704:	40000800 	.word	0x40000800
 800a708:	40000c00 	.word	0x40000c00
 800a70c:	40010400 	.word	0x40010400
 800a710:	40014000 	.word	0x40014000
 800a714:	40001800 	.word	0x40001800

0800a718 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	68da      	ldr	r2, [r3, #12]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f022 0201 	bic.w	r2, r2, #1
 800a72e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	6a1a      	ldr	r2, [r3, #32]
 800a736:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a73a:	4013      	ands	r3, r2
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d10f      	bne.n	800a760 <HAL_TIM_Base_Stop_IT+0x48>
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	6a1a      	ldr	r2, [r3, #32]
 800a746:	f240 4344 	movw	r3, #1092	@ 0x444
 800a74a:	4013      	ands	r3, r2
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d107      	bne.n	800a760 <HAL_TIM_Base_Stop_IT+0x48>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f022 0201 	bic.w	r2, r2, #1
 800a75e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2201      	movs	r2, #1
 800a764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800a768:	2300      	movs	r3, #0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	370c      	adds	r7, #12
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr

0800a776 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a776:	b580      	push	{r7, lr}
 800a778:	b082      	sub	sp, #8
 800a77a:	af00      	add	r7, sp, #0
 800a77c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	691b      	ldr	r3, [r3, #16]
 800a784:	f003 0302 	and.w	r3, r3, #2
 800a788:	2b02      	cmp	r3, #2
 800a78a:	d122      	bne.n	800a7d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	68db      	ldr	r3, [r3, #12]
 800a792:	f003 0302 	and.w	r3, r3, #2
 800a796:	2b02      	cmp	r3, #2
 800a798:	d11b      	bne.n	800a7d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f06f 0202 	mvn.w	r2, #2
 800a7a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	699b      	ldr	r3, [r3, #24]
 800a7b0:	f003 0303 	and.w	r3, r3, #3
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d003      	beq.n	800a7c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 f9b5 	bl	800ab28 <HAL_TIM_IC_CaptureCallback>
 800a7be:	e005      	b.n	800a7cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 f9a7 	bl	800ab14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f9b8 	bl	800ab3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	691b      	ldr	r3, [r3, #16]
 800a7d8:	f003 0304 	and.w	r3, r3, #4
 800a7dc:	2b04      	cmp	r3, #4
 800a7de:	d122      	bne.n	800a826 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	68db      	ldr	r3, [r3, #12]
 800a7e6:	f003 0304 	and.w	r3, r3, #4
 800a7ea:	2b04      	cmp	r3, #4
 800a7ec:	d11b      	bne.n	800a826 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f06f 0204 	mvn.w	r2, #4
 800a7f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2202      	movs	r2, #2
 800a7fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	699b      	ldr	r3, [r3, #24]
 800a804:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d003      	beq.n	800a814 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 f98b 	bl	800ab28 <HAL_TIM_IC_CaptureCallback>
 800a812:	e005      	b.n	800a820 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 f97d 	bl	800ab14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 f98e 	bl	800ab3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	f003 0308 	and.w	r3, r3, #8
 800a830:	2b08      	cmp	r3, #8
 800a832:	d122      	bne.n	800a87a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	f003 0308 	and.w	r3, r3, #8
 800a83e:	2b08      	cmp	r3, #8
 800a840:	d11b      	bne.n	800a87a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f06f 0208 	mvn.w	r2, #8
 800a84a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2204      	movs	r2, #4
 800a850:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	69db      	ldr	r3, [r3, #28]
 800a858:	f003 0303 	and.w	r3, r3, #3
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d003      	beq.n	800a868 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f961 	bl	800ab28 <HAL_TIM_IC_CaptureCallback>
 800a866:	e005      	b.n	800a874 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f000 f953 	bl	800ab14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 f964 	bl	800ab3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	f003 0310 	and.w	r3, r3, #16
 800a884:	2b10      	cmp	r3, #16
 800a886:	d122      	bne.n	800a8ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	68db      	ldr	r3, [r3, #12]
 800a88e:	f003 0310 	and.w	r3, r3, #16
 800a892:	2b10      	cmp	r3, #16
 800a894:	d11b      	bne.n	800a8ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f06f 0210 	mvn.w	r2, #16
 800a89e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2208      	movs	r2, #8
 800a8a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	69db      	ldr	r3, [r3, #28]
 800a8ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d003      	beq.n	800a8bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f000 f937 	bl	800ab28 <HAL_TIM_IC_CaptureCallback>
 800a8ba:	e005      	b.n	800a8c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 f929 	bl	800ab14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f000 f93a 	bl	800ab3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	691b      	ldr	r3, [r3, #16]
 800a8d4:	f003 0301 	and.w	r3, r3, #1
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d10e      	bne.n	800a8fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	f003 0301 	and.w	r3, r3, #1
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d107      	bne.n	800a8fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f06f 0201 	mvn.w	r2, #1
 800a8f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f7f9 fbfb 	bl	80040f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	691b      	ldr	r3, [r3, #16]
 800a900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a904:	2b80      	cmp	r3, #128	@ 0x80
 800a906:	d10e      	bne.n	800a926 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a912:	2b80      	cmp	r3, #128	@ 0x80
 800a914:	d107      	bne.n	800a926 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a91e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 fadf 	bl	800aee4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a930:	2b40      	cmp	r3, #64	@ 0x40
 800a932:	d10e      	bne.n	800a952 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a93e:	2b40      	cmp	r3, #64	@ 0x40
 800a940:	d107      	bne.n	800a952 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a94a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 f8ff 	bl	800ab50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	691b      	ldr	r3, [r3, #16]
 800a958:	f003 0320 	and.w	r3, r3, #32
 800a95c:	2b20      	cmp	r3, #32
 800a95e:	d10e      	bne.n	800a97e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	68db      	ldr	r3, [r3, #12]
 800a966:	f003 0320 	and.w	r3, r3, #32
 800a96a:	2b20      	cmp	r3, #32
 800a96c:	d107      	bne.n	800a97e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f06f 0220 	mvn.w	r2, #32
 800a976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f000 faa9 	bl	800aed0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a97e:	bf00      	nop
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}

0800a986 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a986:	b580      	push	{r7, lr}
 800a988:	b084      	sub	sp, #16
 800a98a:	af00      	add	r7, sp, #0
 800a98c:	6078      	str	r0, [r7, #4]
 800a98e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a990:	2300      	movs	r3, #0
 800a992:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d101      	bne.n	800a9a2 <HAL_TIM_ConfigClockSource+0x1c>
 800a99e:	2302      	movs	r3, #2
 800a9a0:	e0b4      	b.n	800ab0c <HAL_TIM_ConfigClockSource+0x186>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2202      	movs	r2, #2
 800a9ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	689b      	ldr	r3, [r3, #8]
 800a9b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a9c0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a9c8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	68ba      	ldr	r2, [r7, #8]
 800a9d0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9da:	d03e      	beq.n	800aa5a <HAL_TIM_ConfigClockSource+0xd4>
 800a9dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9e0:	f200 8087 	bhi.w	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800a9e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9e8:	f000 8086 	beq.w	800aaf8 <HAL_TIM_ConfigClockSource+0x172>
 800a9ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9f0:	d87f      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800a9f2:	2b70      	cmp	r3, #112	@ 0x70
 800a9f4:	d01a      	beq.n	800aa2c <HAL_TIM_ConfigClockSource+0xa6>
 800a9f6:	2b70      	cmp	r3, #112	@ 0x70
 800a9f8:	d87b      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800a9fa:	2b60      	cmp	r3, #96	@ 0x60
 800a9fc:	d050      	beq.n	800aaa0 <HAL_TIM_ConfigClockSource+0x11a>
 800a9fe:	2b60      	cmp	r3, #96	@ 0x60
 800aa00:	d877      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800aa02:	2b50      	cmp	r3, #80	@ 0x50
 800aa04:	d03c      	beq.n	800aa80 <HAL_TIM_ConfigClockSource+0xfa>
 800aa06:	2b50      	cmp	r3, #80	@ 0x50
 800aa08:	d873      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800aa0a:	2b40      	cmp	r3, #64	@ 0x40
 800aa0c:	d058      	beq.n	800aac0 <HAL_TIM_ConfigClockSource+0x13a>
 800aa0e:	2b40      	cmp	r3, #64	@ 0x40
 800aa10:	d86f      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800aa12:	2b30      	cmp	r3, #48	@ 0x30
 800aa14:	d064      	beq.n	800aae0 <HAL_TIM_ConfigClockSource+0x15a>
 800aa16:	2b30      	cmp	r3, #48	@ 0x30
 800aa18:	d86b      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800aa1a:	2b20      	cmp	r3, #32
 800aa1c:	d060      	beq.n	800aae0 <HAL_TIM_ConfigClockSource+0x15a>
 800aa1e:	2b20      	cmp	r3, #32
 800aa20:	d867      	bhi.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d05c      	beq.n	800aae0 <HAL_TIM_ConfigClockSource+0x15a>
 800aa26:	2b10      	cmp	r3, #16
 800aa28:	d05a      	beq.n	800aae0 <HAL_TIM_ConfigClockSource+0x15a>
 800aa2a:	e062      	b.n	800aaf2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6818      	ldr	r0, [r3, #0]
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	6899      	ldr	r1, [r3, #8]
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	68db      	ldr	r3, [r3, #12]
 800aa3c:	f000 f9ac 	bl	800ad98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aa4e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68ba      	ldr	r2, [r7, #8]
 800aa56:	609a      	str	r2, [r3, #8]
      break;
 800aa58:	e04f      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6818      	ldr	r0, [r3, #0]
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	6899      	ldr	r1, [r3, #8]
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	685a      	ldr	r2, [r3, #4]
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	f000 f995 	bl	800ad98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	689a      	ldr	r2, [r3, #8]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aa7c:	609a      	str	r2, [r3, #8]
      break;
 800aa7e:	e03c      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6818      	ldr	r0, [r3, #0]
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	6859      	ldr	r1, [r3, #4]
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	68db      	ldr	r3, [r3, #12]
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	f000 f909 	bl	800aca4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2150      	movs	r1, #80	@ 0x50
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f000 f962 	bl	800ad62 <TIM_ITRx_SetConfig>
      break;
 800aa9e:	e02c      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6818      	ldr	r0, [r3, #0]
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	6859      	ldr	r1, [r3, #4]
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	461a      	mov	r2, r3
 800aaae:	f000 f928 	bl	800ad02 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2160      	movs	r1, #96	@ 0x60
 800aab8:	4618      	mov	r0, r3
 800aaba:	f000 f952 	bl	800ad62 <TIM_ITRx_SetConfig>
      break;
 800aabe:	e01c      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6818      	ldr	r0, [r3, #0]
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	6859      	ldr	r1, [r3, #4]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	461a      	mov	r2, r3
 800aace:	f000 f8e9 	bl	800aca4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2140      	movs	r1, #64	@ 0x40
 800aad8:	4618      	mov	r0, r3
 800aada:	f000 f942 	bl	800ad62 <TIM_ITRx_SetConfig>
      break;
 800aade:	e00c      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681a      	ldr	r2, [r3, #0]
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4619      	mov	r1, r3
 800aaea:	4610      	mov	r0, r2
 800aaec:	f000 f939 	bl	800ad62 <TIM_ITRx_SetConfig>
      break;
 800aaf0:	e003      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	73fb      	strb	r3, [r7, #15]
      break;
 800aaf6:	e000      	b.n	800aafa <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aaf8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ab0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab1c:	bf00      	nop
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab30:	bf00      	nop
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab44:	bf00      	nop
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b083      	sub	sp, #12
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab58:	bf00      	nop
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b085      	sub	sp, #20
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a40      	ldr	r2, [pc, #256]	@ (800ac78 <TIM_Base_SetConfig+0x114>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d013      	beq.n	800aba4 <TIM_Base_SetConfig+0x40>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab82:	d00f      	beq.n	800aba4 <TIM_Base_SetConfig+0x40>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	4a3d      	ldr	r2, [pc, #244]	@ (800ac7c <TIM_Base_SetConfig+0x118>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d00b      	beq.n	800aba4 <TIM_Base_SetConfig+0x40>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a3c      	ldr	r2, [pc, #240]	@ (800ac80 <TIM_Base_SetConfig+0x11c>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d007      	beq.n	800aba4 <TIM_Base_SetConfig+0x40>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	4a3b      	ldr	r2, [pc, #236]	@ (800ac84 <TIM_Base_SetConfig+0x120>)
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d003      	beq.n	800aba4 <TIM_Base_SetConfig+0x40>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	4a3a      	ldr	r2, [pc, #232]	@ (800ac88 <TIM_Base_SetConfig+0x124>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d108      	bne.n	800abb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	4313      	orrs	r3, r2
 800abb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	4a2f      	ldr	r2, [pc, #188]	@ (800ac78 <TIM_Base_SetConfig+0x114>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d02b      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abc4:	d027      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	4a2c      	ldr	r2, [pc, #176]	@ (800ac7c <TIM_Base_SetConfig+0x118>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d023      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a2b      	ldr	r2, [pc, #172]	@ (800ac80 <TIM_Base_SetConfig+0x11c>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d01f      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4a2a      	ldr	r2, [pc, #168]	@ (800ac84 <TIM_Base_SetConfig+0x120>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d01b      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	4a29      	ldr	r2, [pc, #164]	@ (800ac88 <TIM_Base_SetConfig+0x124>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d017      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	4a28      	ldr	r2, [pc, #160]	@ (800ac8c <TIM_Base_SetConfig+0x128>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d013      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4a27      	ldr	r2, [pc, #156]	@ (800ac90 <TIM_Base_SetConfig+0x12c>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d00f      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	4a26      	ldr	r2, [pc, #152]	@ (800ac94 <TIM_Base_SetConfig+0x130>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d00b      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	4a25      	ldr	r2, [pc, #148]	@ (800ac98 <TIM_Base_SetConfig+0x134>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d007      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a24      	ldr	r2, [pc, #144]	@ (800ac9c <TIM_Base_SetConfig+0x138>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d003      	beq.n	800ac16 <TIM_Base_SetConfig+0xb2>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	4a23      	ldr	r2, [pc, #140]	@ (800aca0 <TIM_Base_SetConfig+0x13c>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d108      	bne.n	800ac28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	68db      	ldr	r3, [r3, #12]
 800ac22:	68fa      	ldr	r2, [r7, #12]
 800ac24:	4313      	orrs	r3, r2
 800ac26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	695b      	ldr	r3, [r3, #20]
 800ac32:	4313      	orrs	r3, r2
 800ac34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	689a      	ldr	r2, [r3, #8]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	4a0a      	ldr	r2, [pc, #40]	@ (800ac78 <TIM_Base_SetConfig+0x114>)
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d003      	beq.n	800ac5c <TIM_Base_SetConfig+0xf8>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	4a0c      	ldr	r2, [pc, #48]	@ (800ac88 <TIM_Base_SetConfig+0x124>)
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d103      	bne.n	800ac64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	691a      	ldr	r2, [r3, #16]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2201      	movs	r2, #1
 800ac68:	615a      	str	r2, [r3, #20]
}
 800ac6a:	bf00      	nop
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	40010000 	.word	0x40010000
 800ac7c:	40000400 	.word	0x40000400
 800ac80:	40000800 	.word	0x40000800
 800ac84:	40000c00 	.word	0x40000c00
 800ac88:	40010400 	.word	0x40010400
 800ac8c:	40014000 	.word	0x40014000
 800ac90:	40014400 	.word	0x40014400
 800ac94:	40014800 	.word	0x40014800
 800ac98:	40001800 	.word	0x40001800
 800ac9c:	40001c00 	.word	0x40001c00
 800aca0:	40002000 	.word	0x40002000

0800aca4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b087      	sub	sp, #28
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	60b9      	str	r1, [r7, #8]
 800acae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6a1b      	ldr	r3, [r3, #32]
 800acb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	6a1b      	ldr	r3, [r3, #32]
 800acba:	f023 0201 	bic.w	r2, r3, #1
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	699b      	ldr	r3, [r3, #24]
 800acc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800acce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	011b      	lsls	r3, r3, #4
 800acd4:	693a      	ldr	r2, [r7, #16]
 800acd6:	4313      	orrs	r3, r2
 800acd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f023 030a 	bic.w	r3, r3, #10
 800ace0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ace2:	697a      	ldr	r2, [r7, #20]
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	4313      	orrs	r3, r2
 800ace8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	697a      	ldr	r2, [r7, #20]
 800acf4:	621a      	str	r2, [r3, #32]
}
 800acf6:	bf00      	nop
 800acf8:	371c      	adds	r7, #28
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr

0800ad02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad02:	b480      	push	{r7}
 800ad04:	b087      	sub	sp, #28
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	60f8      	str	r0, [r7, #12]
 800ad0a:	60b9      	str	r1, [r7, #8]
 800ad0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	6a1b      	ldr	r3, [r3, #32]
 800ad12:	f023 0210 	bic.w	r2, r3, #16
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6a1b      	ldr	r3, [r3, #32]
 800ad24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ad2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	031b      	lsls	r3, r3, #12
 800ad32:	697a      	ldr	r2, [r7, #20]
 800ad34:	4313      	orrs	r3, r2
 800ad36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ad3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	011b      	lsls	r3, r3, #4
 800ad44:	693a      	ldr	r2, [r7, #16]
 800ad46:	4313      	orrs	r3, r2
 800ad48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	697a      	ldr	r2, [r7, #20]
 800ad4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	693a      	ldr	r2, [r7, #16]
 800ad54:	621a      	str	r2, [r3, #32]
}
 800ad56:	bf00      	nop
 800ad58:	371c      	adds	r7, #28
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad60:	4770      	bx	lr

0800ad62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ad62:	b480      	push	{r7}
 800ad64:	b085      	sub	sp, #20
 800ad66:	af00      	add	r7, sp, #0
 800ad68:	6078      	str	r0, [r7, #4]
 800ad6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	689b      	ldr	r3, [r3, #8]
 800ad70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad7a:	683a      	ldr	r2, [r7, #0]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	f043 0307 	orr.w	r3, r3, #7
 800ad84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	68fa      	ldr	r2, [r7, #12]
 800ad8a:	609a      	str	r2, [r3, #8]
}
 800ad8c:	bf00      	nop
 800ad8e:	3714      	adds	r7, #20
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	607a      	str	r2, [r7, #4]
 800ada4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800adb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	021a      	lsls	r2, r3, #8
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	431a      	orrs	r2, r3
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	697a      	ldr	r2, [r7, #20]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	697a      	ldr	r2, [r7, #20]
 800adca:	609a      	str	r2, [r3, #8]
}
 800adcc:	bf00      	nop
 800adce:	371c      	adds	r7, #28
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr

0800add8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d101      	bne.n	800adf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800adec:	2302      	movs	r3, #2
 800adee:	e05a      	b.n	800aea6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2202      	movs	r2, #2
 800adfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	689b      	ldr	r3, [r3, #8]
 800ae0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	4a21      	ldr	r2, [pc, #132]	@ (800aeb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d022      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae3c:	d01d      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	4a1d      	ldr	r2, [pc, #116]	@ (800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d018      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4a1b      	ldr	r2, [pc, #108]	@ (800aebc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d013      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4a1a      	ldr	r2, [pc, #104]	@ (800aec0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d00e      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a18      	ldr	r2, [pc, #96]	@ (800aec4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d009      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a17      	ldr	r2, [pc, #92]	@ (800aec8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d004      	beq.n	800ae7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a15      	ldr	r2, [pc, #84]	@ (800aecc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d10c      	bne.n	800ae94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	68ba      	ldr	r2, [r7, #8]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	68ba      	ldr	r2, [r7, #8]
 800ae92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2201      	movs	r2, #1
 800ae98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aea4:	2300      	movs	r3, #0
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3714      	adds	r7, #20
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	40010000 	.word	0x40010000
 800aeb8:	40000400 	.word	0x40000400
 800aebc:	40000800 	.word	0x40000800
 800aec0:	40000c00 	.word	0x40000c00
 800aec4:	40010400 	.word	0x40010400
 800aec8:	40014000 	.word	0x40014000
 800aecc:	40001800 	.word	0x40001800

0800aed0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aed8:	bf00      	nop
 800aeda:	370c      	adds	r7, #12
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr

0800aee4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aeec:	bf00      	nop
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d101      	bne.n	800af0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800af06:	2301      	movs	r3, #1
 800af08:	e03f      	b.n	800af8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af10:	b2db      	uxtb	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	d106      	bne.n	800af24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2200      	movs	r2, #0
 800af1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f7fa ffbe 	bl	8005ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2224      	movs	r2, #36	@ 0x24
 800af28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	68da      	ldr	r2, [r3, #12]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800af3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 fe23 	bl	800bb88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	691a      	ldr	r2, [r3, #16]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800af50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	695a      	ldr	r2, [r3, #20]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800af60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	68da      	ldr	r2, [r3, #12]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800af70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2200      	movs	r2, #0
 800af76:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2220      	movs	r2, #32
 800af7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2220      	movs	r2, #32
 800af84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800af88:	2300      	movs	r3, #0
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}

0800af92 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b08a      	sub	sp, #40	@ 0x28
 800af96:	af02      	add	r7, sp, #8
 800af98:	60f8      	str	r0, [r7, #12]
 800af9a:	60b9      	str	r1, [r7, #8]
 800af9c:	603b      	str	r3, [r7, #0]
 800af9e:	4613      	mov	r3, r2
 800afa0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800afa2:	2300      	movs	r3, #0
 800afa4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afac:	b2db      	uxtb	r3, r3
 800afae:	2b20      	cmp	r3, #32
 800afb0:	d17c      	bne.n	800b0ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d002      	beq.n	800afbe <HAL_UART_Transmit+0x2c>
 800afb8:	88fb      	ldrh	r3, [r7, #6]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d101      	bne.n	800afc2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800afbe:	2301      	movs	r3, #1
 800afc0:	e075      	b.n	800b0ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d101      	bne.n	800afd0 <HAL_UART_Transmit+0x3e>
 800afcc:	2302      	movs	r3, #2
 800afce:	e06e      	b.n	800b0ae <HAL_UART_Transmit+0x11c>
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2200      	movs	r2, #0
 800afdc:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2221      	movs	r2, #33	@ 0x21
 800afe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800afe6:	f7fb fa6b 	bl	80064c0 <HAL_GetTick>
 800afea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	88fa      	ldrh	r2, [r7, #6]
 800aff0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	88fa      	ldrh	r2, [r7, #6]
 800aff6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b000:	d108      	bne.n	800b014 <HAL_UART_Transmit+0x82>
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	691b      	ldr	r3, [r3, #16]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d104      	bne.n	800b014 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b00a:	2300      	movs	r3, #0
 800b00c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	61bb      	str	r3, [r7, #24]
 800b012:	e003      	b.n	800b01c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b018:	2300      	movs	r3, #0
 800b01a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	2200      	movs	r2, #0
 800b020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 800b024:	e02a      	b.n	800b07c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	9300      	str	r3, [sp, #0]
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	2200      	movs	r2, #0
 800b02e:	2180      	movs	r1, #128	@ 0x80
 800b030:	68f8      	ldr	r0, [r7, #12]
 800b032:	f000 fb63 	bl	800b6fc <UART_WaitOnFlagUntilTimeout>
 800b036:	4603      	mov	r3, r0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d001      	beq.n	800b040 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b03c:	2303      	movs	r3, #3
 800b03e:	e036      	b.n	800b0ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b040:	69fb      	ldr	r3, [r7, #28]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10b      	bne.n	800b05e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b046:	69bb      	ldr	r3, [r7, #24]
 800b048:	881b      	ldrh	r3, [r3, #0]
 800b04a:	461a      	mov	r2, r3
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b054:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	3302      	adds	r3, #2
 800b05a:	61bb      	str	r3, [r7, #24]
 800b05c:	e007      	b.n	800b06e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b05e:	69fb      	ldr	r3, [r7, #28]
 800b060:	781a      	ldrb	r2, [r3, #0]
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b068:	69fb      	ldr	r3, [r7, #28]
 800b06a:	3301      	adds	r3, #1
 800b06c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b072:	b29b      	uxth	r3, r3
 800b074:	3b01      	subs	r3, #1
 800b076:	b29a      	uxth	r2, r3
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b080:	b29b      	uxth	r3, r3
 800b082:	2b00      	cmp	r3, #0
 800b084:	d1cf      	bne.n	800b026 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	9300      	str	r3, [sp, #0]
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	2200      	movs	r2, #0
 800b08e:	2140      	movs	r1, #64	@ 0x40
 800b090:	68f8      	ldr	r0, [r7, #12]
 800b092:	f000 fb33 	bl	800b6fc <UART_WaitOnFlagUntilTimeout>
 800b096:	4603      	mov	r3, r0
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d001      	beq.n	800b0a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b09c:	2303      	movs	r3, #3
 800b09e:	e006      	b.n	800b0ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	2220      	movs	r2, #32
 800b0a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	e000      	b.n	800b0ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b0ac:	2302      	movs	r3, #2
  }
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3720      	adds	r7, #32
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}

0800b0b6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b0b6:	b480      	push	{r7}
 800b0b8:	b085      	sub	sp, #20
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	60f8      	str	r0, [r7, #12]
 800b0be:	60b9      	str	r1, [r7, #8]
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	2b20      	cmp	r3, #32
 800b0ce:	d130      	bne.n	800b132 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d002      	beq.n	800b0dc <HAL_UART_Transmit_IT+0x26>
 800b0d6:	88fb      	ldrh	r3, [r7, #6]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d101      	bne.n	800b0e0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e029      	b.n	800b134 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d101      	bne.n	800b0ee <HAL_UART_Transmit_IT+0x38>
 800b0ea:	2302      	movs	r3, #2
 800b0ec:	e022      	b.n	800b134 <HAL_UART_Transmit_IT+0x7e>
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	68ba      	ldr	r2, [r7, #8]
 800b0fa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	88fa      	ldrh	r2, [r7, #6]
 800b100:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	88fa      	ldrh	r2, [r7, #6]
 800b106:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2200      	movs	r2, #0
 800b10c:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	2221      	movs	r2, #33	@ 0x21
 800b112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2200      	movs	r2, #0
 800b11a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	68da      	ldr	r2, [r3, #12]
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b12c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800b12e:	2300      	movs	r3, #0
 800b130:	e000      	b.n	800b134 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800b132:	2302      	movs	r3, #2
  }
}
 800b134:	4618      	mov	r0, r3
 800b136:	3714      	adds	r7, #20
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr

0800b140 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	4613      	mov	r3, r2
 800b14c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b154:	b2db      	uxtb	r3, r3
 800b156:	2b20      	cmp	r3, #32
 800b158:	d11d      	bne.n	800b196 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d002      	beq.n	800b166 <HAL_UART_Receive_IT+0x26>
 800b160:	88fb      	ldrh	r3, [r7, #6]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d101      	bne.n	800b16a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	e016      	b.n	800b198 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b170:	2b01      	cmp	r3, #1
 800b172:	d101      	bne.n	800b178 <HAL_UART_Receive_IT+0x38>
 800b174:	2302      	movs	r3, #2
 800b176:	e00f      	b.n	800b198 <HAL_UART_Receive_IT+0x58>
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2200      	movs	r2, #0
 800b184:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b186:	88fb      	ldrh	r3, [r7, #6]
 800b188:	461a      	mov	r2, r3
 800b18a:	68b9      	ldr	r1, [r7, #8]
 800b18c:	68f8      	ldr	r0, [r7, #12]
 800b18e:	f000 fb23 	bl	800b7d8 <UART_Start_Receive_IT>
 800b192:	4603      	mov	r3, r0
 800b194:	e000      	b.n	800b198 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b196:	2302      	movs	r3, #2
  }
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b0ba      	sub	sp, #232	@ 0xe8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	68db      	ldr	r3, [r3, #12]
 800b1b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	695b      	ldr	r3, [r3, #20]
 800b1c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b1d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1d6:	f003 030f 	and.w	r3, r3, #15
 800b1da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b1de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d10f      	bne.n	800b206 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b1e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1ea:	f003 0320 	and.w	r3, r3, #32
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d009      	beq.n	800b206 <HAL_UART_IRQHandler+0x66>
 800b1f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1f6:	f003 0320 	and.w	r3, r3, #32
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d003      	beq.n	800b206 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f000 fc07 	bl	800ba12 <UART_Receive_IT>
      return;
 800b204:	e256      	b.n	800b6b4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f000 80de 	beq.w	800b3cc <HAL_UART_IRQHandler+0x22c>
 800b210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b214:	f003 0301 	and.w	r3, r3, #1
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d106      	bne.n	800b22a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b21c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b220:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b224:	2b00      	cmp	r3, #0
 800b226:	f000 80d1 	beq.w	800b3cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b22a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b22e:	f003 0301 	and.w	r3, r3, #1
 800b232:	2b00      	cmp	r3, #0
 800b234:	d00b      	beq.n	800b24e <HAL_UART_IRQHandler+0xae>
 800b236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b23a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d005      	beq.n	800b24e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b246:	f043 0201 	orr.w	r2, r3, #1
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b24e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b252:	f003 0304 	and.w	r3, r3, #4
 800b256:	2b00      	cmp	r3, #0
 800b258:	d00b      	beq.n	800b272 <HAL_UART_IRQHandler+0xd2>
 800b25a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b25e:	f003 0301 	and.w	r3, r3, #1
 800b262:	2b00      	cmp	r3, #0
 800b264:	d005      	beq.n	800b272 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b26a:	f043 0202 	orr.w	r2, r3, #2
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b276:	f003 0302 	and.w	r3, r3, #2
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d00b      	beq.n	800b296 <HAL_UART_IRQHandler+0xf6>
 800b27e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b282:	f003 0301 	and.w	r3, r3, #1
 800b286:	2b00      	cmp	r3, #0
 800b288:	d005      	beq.n	800b296 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b28e:	f043 0204 	orr.w	r2, r3, #4
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b29a:	f003 0308 	and.w	r3, r3, #8
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d011      	beq.n	800b2c6 <HAL_UART_IRQHandler+0x126>
 800b2a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2a6:	f003 0320 	and.w	r3, r3, #32
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d105      	bne.n	800b2ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b2ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b2b2:	f003 0301 	and.w	r3, r3, #1
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d005      	beq.n	800b2c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2be:	f043 0208 	orr.w	r2, r3, #8
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f000 81ed 	beq.w	800b6aa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b2d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2d4:	f003 0320 	and.w	r3, r3, #32
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d008      	beq.n	800b2ee <HAL_UART_IRQHandler+0x14e>
 800b2dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2e0:	f003 0320 	and.w	r3, r3, #32
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d002      	beq.n	800b2ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 fb92 	bl	800ba12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	695b      	ldr	r3, [r3, #20]
 800b2f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2f8:	2b40      	cmp	r3, #64	@ 0x40
 800b2fa:	bf0c      	ite	eq
 800b2fc:	2301      	moveq	r3, #1
 800b2fe:	2300      	movne	r3, #0
 800b300:	b2db      	uxtb	r3, r3
 800b302:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b30a:	f003 0308 	and.w	r3, r3, #8
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d103      	bne.n	800b31a <HAL_UART_IRQHandler+0x17a>
 800b312:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b316:	2b00      	cmp	r3, #0
 800b318:	d04f      	beq.n	800b3ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 fa9a 	bl	800b854 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	695b      	ldr	r3, [r3, #20]
 800b326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b32a:	2b40      	cmp	r3, #64	@ 0x40
 800b32c:	d141      	bne.n	800b3b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	3314      	adds	r3, #20
 800b334:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b338:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b33c:	e853 3f00 	ldrex	r3, [r3]
 800b340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b344:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b348:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b34c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	3314      	adds	r3, #20
 800b356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b35a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b35e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b36a:	e841 2300 	strex	r3, r2, [r1]
 800b36e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d1d9      	bne.n	800b32e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d013      	beq.n	800b3aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b386:	4a7d      	ldr	r2, [pc, #500]	@ (800b57c <HAL_UART_IRQHandler+0x3dc>)
 800b388:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b38e:	4618      	mov	r0, r3
 800b390:	f7fb fed3 	bl	800713a <HAL_DMA_Abort_IT>
 800b394:	4603      	mov	r3, r0
 800b396:	2b00      	cmp	r3, #0
 800b398:	d016      	beq.n	800b3c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b39e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b3a4:	4610      	mov	r0, r2
 800b3a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3a8:	e00e      	b.n	800b3c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f000 f990 	bl	800b6d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3b0:	e00a      	b.n	800b3c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 f98c 	bl	800b6d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3b8:	e006      	b.n	800b3c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 f988 	bl	800b6d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800b3c6:	e170      	b.n	800b6aa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3c8:	bf00      	nop
    return;
 800b3ca:	e16e      	b.n	800b6aa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	f040 814a 	bne.w	800b66a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b3d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3da:	f003 0310 	and.w	r3, r3, #16
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	f000 8143 	beq.w	800b66a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b3e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3e8:	f003 0310 	and.w	r3, r3, #16
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	f000 813c 	beq.w	800b66a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	60bb      	str	r3, [r7, #8]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	60bb      	str	r3, [r7, #8]
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	60bb      	str	r3, [r7, #8]
 800b406:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	695b      	ldr	r3, [r3, #20]
 800b40e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b412:	2b40      	cmp	r3, #64	@ 0x40
 800b414:	f040 80b4 	bne.w	800b580 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	685b      	ldr	r3, [r3, #4]
 800b420:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b424:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b428:	2b00      	cmp	r3, #0
 800b42a:	f000 8140 	beq.w	800b6ae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b436:	429a      	cmp	r2, r3
 800b438:	f080 8139 	bcs.w	800b6ae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b442:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b448:	69db      	ldr	r3, [r3, #28]
 800b44a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b44e:	f000 8088 	beq.w	800b562 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	330c      	adds	r3, #12
 800b458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b460:	e853 3f00 	ldrex	r3, [r3]
 800b464:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b468:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b46c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	330c      	adds	r3, #12
 800b47a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b47e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b482:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b486:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b48a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b48e:	e841 2300 	strex	r3, r2, [r1]
 800b492:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b496:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d1d9      	bne.n	800b452 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	3314      	adds	r3, #20
 800b4a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4a8:	e853 3f00 	ldrex	r3, [r3]
 800b4ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b4ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4b0:	f023 0301 	bic.w	r3, r3, #1
 800b4b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	3314      	adds	r3, #20
 800b4be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b4c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b4c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b4ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b4ce:	e841 2300 	strex	r3, r2, [r1]
 800b4d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b4d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d1e1      	bne.n	800b49e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	3314      	adds	r3, #20
 800b4e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4e4:	e853 3f00 	ldrex	r3, [r3]
 800b4e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b4ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	3314      	adds	r3, #20
 800b4fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b4fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b500:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b502:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b504:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b506:	e841 2300 	strex	r3, r2, [r1]
 800b50a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b50c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1e3      	bne.n	800b4da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2220      	movs	r2, #32
 800b516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	330c      	adds	r3, #12
 800b526:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b52a:	e853 3f00 	ldrex	r3, [r3]
 800b52e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b532:	f023 0310 	bic.w	r3, r3, #16
 800b536:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	330c      	adds	r3, #12
 800b540:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b544:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b546:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b548:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b54a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b54c:	e841 2300 	strex	r3, r2, [r1]
 800b550:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b554:	2b00      	cmp	r3, #0
 800b556:	d1e3      	bne.n	800b520 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b55c:	4618      	mov	r0, r3
 800b55e:	f7fb fd7c 	bl	800705a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b56a:	b29b      	uxth	r3, r3
 800b56c:	1ad3      	subs	r3, r2, r3
 800b56e:	b29b      	uxth	r3, r3
 800b570:	4619      	mov	r1, r3
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 f8b6 	bl	800b6e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b578:	e099      	b.n	800b6ae <HAL_UART_IRQHandler+0x50e>
 800b57a:	bf00      	nop
 800b57c:	0800b91b 	.word	0x0800b91b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b588:	b29b      	uxth	r3, r3
 800b58a:	1ad3      	subs	r3, r2, r3
 800b58c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b594:	b29b      	uxth	r3, r3
 800b596:	2b00      	cmp	r3, #0
 800b598:	f000 808b 	beq.w	800b6b2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b59c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	f000 8086 	beq.w	800b6b2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	330c      	adds	r3, #12
 800b5ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b0:	e853 3f00 	ldrex	r3, [r3]
 800b5b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	330c      	adds	r3, #12
 800b5c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b5ca:	647a      	str	r2, [r7, #68]	@ 0x44
 800b5cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b5d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b5d2:	e841 2300 	strex	r3, r2, [r1]
 800b5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b5d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d1e3      	bne.n	800b5a6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	3314      	adds	r3, #20
 800b5e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e8:	e853 3f00 	ldrex	r3, [r3]
 800b5ec:	623b      	str	r3, [r7, #32]
   return(result);
 800b5ee:	6a3b      	ldr	r3, [r7, #32]
 800b5f0:	f023 0301 	bic.w	r3, r3, #1
 800b5f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	3314      	adds	r3, #20
 800b5fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b602:	633a      	str	r2, [r7, #48]	@ 0x30
 800b604:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b606:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b60a:	e841 2300 	strex	r3, r2, [r1]
 800b60e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b612:	2b00      	cmp	r3, #0
 800b614:	d1e3      	bne.n	800b5de <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2220      	movs	r2, #32
 800b61a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2200      	movs	r2, #0
 800b622:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	330c      	adds	r3, #12
 800b62a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	e853 3f00 	ldrex	r3, [r3]
 800b632:	60fb      	str	r3, [r7, #12]
   return(result);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f023 0310 	bic.w	r3, r3, #16
 800b63a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	330c      	adds	r3, #12
 800b644:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b648:	61fa      	str	r2, [r7, #28]
 800b64a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b64c:	69b9      	ldr	r1, [r7, #24]
 800b64e:	69fa      	ldr	r2, [r7, #28]
 800b650:	e841 2300 	strex	r3, r2, [r1]
 800b654:	617b      	str	r3, [r7, #20]
   return(result);
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1e3      	bne.n	800b624 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b65c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b660:	4619      	mov	r1, r3
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f000 f83e 	bl	800b6e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b668:	e023      	b.n	800b6b2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b66a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b66e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b672:	2b00      	cmp	r3, #0
 800b674:	d009      	beq.n	800b68a <HAL_UART_IRQHandler+0x4ea>
 800b676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b67a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d003      	beq.n	800b68a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f000 f95d 	bl	800b942 <UART_Transmit_IT>
    return;
 800b688:	e014      	b.n	800b6b4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b68a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b68e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b692:	2b00      	cmp	r3, #0
 800b694:	d00e      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x514>
 800b696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b69a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d008      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 f99d 	bl	800b9e2 <UART_EndTransmit_IT>
    return;
 800b6a8:	e004      	b.n	800b6b4 <HAL_UART_IRQHandler+0x514>
    return;
 800b6aa:	bf00      	nop
 800b6ac:	e002      	b.n	800b6b4 <HAL_UART_IRQHandler+0x514>
      return;
 800b6ae:	bf00      	nop
 800b6b0:	e000      	b.n	800b6b4 <HAL_UART_IRQHandler+0x514>
      return;
 800b6b2:	bf00      	nop
  }
}
 800b6b4:	37e8      	adds	r7, #232	@ 0xe8
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
 800b6ba:	bf00      	nop

0800b6bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b083      	sub	sp, #12
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b6c4:	bf00      	nop
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b083      	sub	sp, #12
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b6d8:	bf00      	nop
 800b6da:	370c      	adds	r7, #12
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr

0800b6e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b6f0:	bf00      	nop
 800b6f2:	370c      	adds	r7, #12
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr

0800b6fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b090      	sub	sp, #64	@ 0x40
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	60b9      	str	r1, [r7, #8]
 800b706:	603b      	str	r3, [r7, #0]
 800b708:	4613      	mov	r3, r2
 800b70a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b70c:	e050      	b.n	800b7b0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b70e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b714:	d04c      	beq.n	800b7b0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d007      	beq.n	800b72c <UART_WaitOnFlagUntilTimeout+0x30>
 800b71c:	f7fa fed0 	bl	80064c0 <HAL_GetTick>
 800b720:	4602      	mov	r2, r0
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	1ad3      	subs	r3, r2, r3
 800b726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b728:	429a      	cmp	r2, r3
 800b72a:	d241      	bcs.n	800b7b0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	330c      	adds	r3, #12
 800b732:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b736:	e853 3f00 	ldrex	r3, [r3]
 800b73a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b742:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	330c      	adds	r3, #12
 800b74a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b74c:	637a      	str	r2, [r7, #52]	@ 0x34
 800b74e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b750:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b752:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b754:	e841 2300 	strex	r3, r2, [r1]
 800b758:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d1e5      	bne.n	800b72c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	3314      	adds	r3, #20
 800b766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	e853 3f00 	ldrex	r3, [r3]
 800b76e:	613b      	str	r3, [r7, #16]
   return(result);
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	f023 0301 	bic.w	r3, r3, #1
 800b776:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	3314      	adds	r3, #20
 800b77e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b780:	623a      	str	r2, [r7, #32]
 800b782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b784:	69f9      	ldr	r1, [r7, #28]
 800b786:	6a3a      	ldr	r2, [r7, #32]
 800b788:	e841 2300 	strex	r3, r2, [r1]
 800b78c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b78e:	69bb      	ldr	r3, [r7, #24]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d1e5      	bne.n	800b760 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2220      	movs	r2, #32
 800b798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	2220      	movs	r2, #32
 800b7a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800b7ac:	2303      	movs	r3, #3
 800b7ae:	e00f      	b.n	800b7d0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	681a      	ldr	r2, [r3, #0]
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	68ba      	ldr	r2, [r7, #8]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	bf0c      	ite	eq
 800b7c0:	2301      	moveq	r3, #1
 800b7c2:	2300      	movne	r3, #0
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	79fb      	ldrb	r3, [r7, #7]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d09f      	beq.n	800b70e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b7ce:	2300      	movs	r3, #0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3740      	adds	r7, #64	@ 0x40
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}

0800b7d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b085      	sub	sp, #20
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	68ba      	ldr	r2, [r7, #8]
 800b7ea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	88fa      	ldrh	r2, [r7, #6]
 800b7f0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	88fa      	ldrh	r2, [r7, #6]
 800b7f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2222      	movs	r2, #34	@ 0x22
 800b802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	2200      	movs	r2, #0
 800b80a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	691b      	ldr	r3, [r3, #16]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d007      	beq.n	800b826 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	68da      	ldr	r2, [r3, #12]
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b824:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	695a      	ldr	r2, [r3, #20]
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	f042 0201 	orr.w	r2, r2, #1
 800b834:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	68da      	ldr	r2, [r3, #12]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f042 0220 	orr.w	r2, r2, #32
 800b844:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b846:	2300      	movs	r3, #0
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3714      	adds	r7, #20
 800b84c:	46bd      	mov	sp, r7
 800b84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b852:	4770      	bx	lr

0800b854 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b854:	b480      	push	{r7}
 800b856:	b095      	sub	sp, #84	@ 0x54
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	330c      	adds	r3, #12
 800b862:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b866:	e853 3f00 	ldrex	r3, [r3]
 800b86a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b86e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b872:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	330c      	adds	r3, #12
 800b87a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b87c:	643a      	str	r2, [r7, #64]	@ 0x40
 800b87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b880:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b882:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b884:	e841 2300 	strex	r3, r2, [r1]
 800b888:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d1e5      	bne.n	800b85c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	3314      	adds	r3, #20
 800b896:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	e853 3f00 	ldrex	r3, [r3]
 800b89e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8a0:	69fb      	ldr	r3, [r7, #28]
 800b8a2:	f023 0301 	bic.w	r3, r3, #1
 800b8a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	3314      	adds	r3, #20
 800b8ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b8b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8b8:	e841 2300 	strex	r3, r2, [r1]
 800b8bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d1e5      	bne.n	800b890 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d119      	bne.n	800b900 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	330c      	adds	r3, #12
 800b8d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	e853 3f00 	ldrex	r3, [r3]
 800b8da:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	f023 0310 	bic.w	r3, r3, #16
 800b8e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	330c      	adds	r3, #12
 800b8ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b8ec:	61ba      	str	r2, [r7, #24]
 800b8ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f0:	6979      	ldr	r1, [r7, #20]
 800b8f2:	69ba      	ldr	r2, [r7, #24]
 800b8f4:	e841 2300 	strex	r3, r2, [r1]
 800b8f8:	613b      	str	r3, [r7, #16]
   return(result);
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d1e5      	bne.n	800b8cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2220      	movs	r2, #32
 800b904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2200      	movs	r2, #0
 800b90c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b90e:	bf00      	nop
 800b910:	3754      	adds	r7, #84	@ 0x54
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr

0800b91a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b91a:	b580      	push	{r7, lr}
 800b91c:	b084      	sub	sp, #16
 800b91e:	af00      	add	r7, sp, #0
 800b920:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b926:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2200      	movs	r2, #0
 800b92c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	2200      	movs	r2, #0
 800b932:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b934:	68f8      	ldr	r0, [r7, #12]
 800b936:	f7ff fecb 	bl	800b6d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b93a:	bf00      	nop
 800b93c:	3710      	adds	r7, #16
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}

0800b942 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b942:	b480      	push	{r7}
 800b944:	b085      	sub	sp, #20
 800b946:	af00      	add	r7, sp, #0
 800b948:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b950:	b2db      	uxtb	r3, r3
 800b952:	2b21      	cmp	r3, #33	@ 0x21
 800b954:	d13e      	bne.n	800b9d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	689b      	ldr	r3, [r3, #8]
 800b95a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b95e:	d114      	bne.n	800b98a <UART_Transmit_IT+0x48>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d110      	bne.n	800b98a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6a1b      	ldr	r3, [r3, #32]
 800b96c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	881b      	ldrh	r3, [r3, #0]
 800b972:	461a      	mov	r2, r3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b97c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	1c9a      	adds	r2, r3, #2
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	621a      	str	r2, [r3, #32]
 800b988:	e008      	b.n	800b99c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6a1b      	ldr	r3, [r3, #32]
 800b98e:	1c59      	adds	r1, r3, #1
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	6211      	str	r1, [r2, #32]
 800b994:	781a      	ldrb	r2, [r3, #0]
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	3b01      	subs	r3, #1
 800b9a4:	b29b      	uxth	r3, r3
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10f      	bne.n	800b9d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	68da      	ldr	r2, [r3, #12]
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b9be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	68da      	ldr	r2, [r3, #12]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b9ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	e000      	b.n	800b9d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b9d4:	2302      	movs	r3, #2
  }
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	3714      	adds	r7, #20
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e0:	4770      	bx	lr

0800b9e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b9e2:	b580      	push	{r7, lr}
 800b9e4:	b082      	sub	sp, #8
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	68da      	ldr	r2, [r3, #12]
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b9f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2220      	movs	r2, #32
 800b9fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f7ff fe5a 	bl	800b6bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ba08:	2300      	movs	r3, #0
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3708      	adds	r7, #8
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}

0800ba12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ba12:	b580      	push	{r7, lr}
 800ba14:	b08c      	sub	sp, #48	@ 0x30
 800ba16:	af00      	add	r7, sp, #0
 800ba18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	2b22      	cmp	r3, #34	@ 0x22
 800ba24:	f040 80ab 	bne.w	800bb7e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba30:	d117      	bne.n	800ba62 <UART_Receive_IT+0x50>
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	691b      	ldr	r3, [r3, #16]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d113      	bne.n	800ba62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba42:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	685b      	ldr	r3, [r3, #4]
 800ba4a:	b29b      	uxth	r3, r3
 800ba4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba50:	b29a      	uxth	r2, r3
 800ba52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba5a:	1c9a      	adds	r2, r3, #2
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	629a      	str	r2, [r3, #40]	@ 0x28
 800ba60:	e026      	b.n	800bab0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba66:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800ba68:	2300      	movs	r3, #0
 800ba6a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	689b      	ldr	r3, [r3, #8]
 800ba70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba74:	d007      	beq.n	800ba86 <UART_Receive_IT+0x74>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	689b      	ldr	r3, [r3, #8]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d10a      	bne.n	800ba94 <UART_Receive_IT+0x82>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	691b      	ldr	r3, [r3, #16]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d106      	bne.n	800ba94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba90:	701a      	strb	r2, [r3, #0]
 800ba92:	e008      	b.n	800baa6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	685b      	ldr	r3, [r3, #4]
 800ba9a:	b2db      	uxtb	r3, r3
 800ba9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800baa0:	b2da      	uxtb	r2, r3
 800baa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baa4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baaa:	1c5a      	adds	r2, r3, #1
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	3b01      	subs	r3, #1
 800bab8:	b29b      	uxth	r3, r3
 800baba:	687a      	ldr	r2, [r7, #4]
 800babc:	4619      	mov	r1, r3
 800babe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d15a      	bne.n	800bb7a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	68da      	ldr	r2, [r3, #12]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f022 0220 	bic.w	r2, r2, #32
 800bad2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	68da      	ldr	r2, [r3, #12]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	695a      	ldr	r2, [r3, #20]
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f022 0201 	bic.w	r2, r2, #1
 800baf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2220      	movs	r2, #32
 800baf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	d135      	bne.n	800bb70 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	330c      	adds	r3, #12
 800bb10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	e853 3f00 	ldrex	r3, [r3]
 800bb18:	613b      	str	r3, [r7, #16]
   return(result);
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	f023 0310 	bic.w	r3, r3, #16
 800bb20:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	330c      	adds	r3, #12
 800bb28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb2a:	623a      	str	r2, [r7, #32]
 800bb2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb2e:	69f9      	ldr	r1, [r7, #28]
 800bb30:	6a3a      	ldr	r2, [r7, #32]
 800bb32:	e841 2300 	strex	r3, r2, [r1]
 800bb36:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb38:	69bb      	ldr	r3, [r7, #24]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d1e5      	bne.n	800bb0a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f003 0310 	and.w	r3, r3, #16
 800bb48:	2b10      	cmp	r3, #16
 800bb4a:	d10a      	bne.n	800bb62 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	60fb      	str	r3, [r7, #12]
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	60fb      	str	r3, [r7, #12]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	60fb      	str	r3, [r7, #12]
 800bb60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bb66:	4619      	mov	r1, r3
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f7ff fdbb 	bl	800b6e4 <HAL_UARTEx_RxEventCallback>
 800bb6e:	e002      	b.n	800bb76 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f7f8 fa53 	bl	800401c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bb76:	2300      	movs	r3, #0
 800bb78:	e002      	b.n	800bb80 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	e000      	b.n	800bb80 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800bb7e:	2302      	movs	r3, #2
  }
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3730      	adds	r7, #48	@ 0x30
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb8c:	b0c0      	sub	sp, #256	@ 0x100
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	691b      	ldr	r3, [r3, #16]
 800bb9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bba4:	68d9      	ldr	r1, [r3, #12]
 800bba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	ea40 0301 	orr.w	r3, r0, r1
 800bbb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bbb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbb6:	689a      	ldr	r2, [r3, #8]
 800bbb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbbc:	691b      	ldr	r3, [r3, #16]
 800bbbe:	431a      	orrs	r2, r3
 800bbc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbc4:	695b      	ldr	r3, [r3, #20]
 800bbc6:	431a      	orrs	r2, r3
 800bbc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbcc:	69db      	ldr	r3, [r3, #28]
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bbd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	68db      	ldr	r3, [r3, #12]
 800bbdc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800bbe0:	f021 010c 	bic.w	r1, r1, #12
 800bbe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800bbee:	430b      	orrs	r3, r1
 800bbf0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bbf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	695b      	ldr	r3, [r3, #20]
 800bbfa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800bbfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc02:	6999      	ldr	r1, [r3, #24]
 800bc04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc08:	681a      	ldr	r2, [r3, #0]
 800bc0a:	ea40 0301 	orr.w	r3, r0, r1
 800bc0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bc10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc14:	681a      	ldr	r2, [r3, #0]
 800bc16:	4b8f      	ldr	r3, [pc, #572]	@ (800be54 <UART_SetConfig+0x2cc>)
 800bc18:	429a      	cmp	r2, r3
 800bc1a:	d005      	beq.n	800bc28 <UART_SetConfig+0xa0>
 800bc1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc20:	681a      	ldr	r2, [r3, #0]
 800bc22:	4b8d      	ldr	r3, [pc, #564]	@ (800be58 <UART_SetConfig+0x2d0>)
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d104      	bne.n	800bc32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bc28:	f7fd f9c4 	bl	8008fb4 <HAL_RCC_GetPCLK2Freq>
 800bc2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800bc30:	e003      	b.n	800bc3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc32:	f7fd f9ab 	bl	8008f8c <HAL_RCC_GetPCLK1Freq>
 800bc36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc3e:	69db      	ldr	r3, [r3, #28]
 800bc40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc44:	f040 810c 	bne.w	800be60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bc48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bc52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800bc56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800bc5a:	4622      	mov	r2, r4
 800bc5c:	462b      	mov	r3, r5
 800bc5e:	1891      	adds	r1, r2, r2
 800bc60:	65b9      	str	r1, [r7, #88]	@ 0x58
 800bc62:	415b      	adcs	r3, r3
 800bc64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bc66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800bc6a:	4621      	mov	r1, r4
 800bc6c:	eb12 0801 	adds.w	r8, r2, r1
 800bc70:	4629      	mov	r1, r5
 800bc72:	eb43 0901 	adc.w	r9, r3, r1
 800bc76:	f04f 0200 	mov.w	r2, #0
 800bc7a:	f04f 0300 	mov.w	r3, #0
 800bc7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bc82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bc86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bc8a:	4690      	mov	r8, r2
 800bc8c:	4699      	mov	r9, r3
 800bc8e:	4623      	mov	r3, r4
 800bc90:	eb18 0303 	adds.w	r3, r8, r3
 800bc94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bc98:	462b      	mov	r3, r5
 800bc9a:	eb49 0303 	adc.w	r3, r9, r3
 800bc9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bcae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800bcb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bcb6:	460b      	mov	r3, r1
 800bcb8:	18db      	adds	r3, r3, r3
 800bcba:	653b      	str	r3, [r7, #80]	@ 0x50
 800bcbc:	4613      	mov	r3, r2
 800bcbe:	eb42 0303 	adc.w	r3, r2, r3
 800bcc2:	657b      	str	r3, [r7, #84]	@ 0x54
 800bcc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bcc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800bccc:	f7f5 f844 	bl	8000d58 <__aeabi_uldivmod>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	4b61      	ldr	r3, [pc, #388]	@ (800be5c <UART_SetConfig+0x2d4>)
 800bcd6:	fba3 2302 	umull	r2, r3, r3, r2
 800bcda:	095b      	lsrs	r3, r3, #5
 800bcdc:	011c      	lsls	r4, r3, #4
 800bcde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bce2:	2200      	movs	r2, #0
 800bce4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bce8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bcec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bcf0:	4642      	mov	r2, r8
 800bcf2:	464b      	mov	r3, r9
 800bcf4:	1891      	adds	r1, r2, r2
 800bcf6:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bcf8:	415b      	adcs	r3, r3
 800bcfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bcfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bd00:	4641      	mov	r1, r8
 800bd02:	eb12 0a01 	adds.w	sl, r2, r1
 800bd06:	4649      	mov	r1, r9
 800bd08:	eb43 0b01 	adc.w	fp, r3, r1
 800bd0c:	f04f 0200 	mov.w	r2, #0
 800bd10:	f04f 0300 	mov.w	r3, #0
 800bd14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bd18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bd1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bd20:	4692      	mov	sl, r2
 800bd22:	469b      	mov	fp, r3
 800bd24:	4643      	mov	r3, r8
 800bd26:	eb1a 0303 	adds.w	r3, sl, r3
 800bd2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bd2e:	464b      	mov	r3, r9
 800bd30:	eb4b 0303 	adc.w	r3, fp, r3
 800bd34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bd38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd3c:	685b      	ldr	r3, [r3, #4]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bd44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bd48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	18db      	adds	r3, r3, r3
 800bd50:	643b      	str	r3, [r7, #64]	@ 0x40
 800bd52:	4613      	mov	r3, r2
 800bd54:	eb42 0303 	adc.w	r3, r2, r3
 800bd58:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800bd5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800bd62:	f7f4 fff9 	bl	8000d58 <__aeabi_uldivmod>
 800bd66:	4602      	mov	r2, r0
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4611      	mov	r1, r2
 800bd6c:	4b3b      	ldr	r3, [pc, #236]	@ (800be5c <UART_SetConfig+0x2d4>)
 800bd6e:	fba3 2301 	umull	r2, r3, r3, r1
 800bd72:	095b      	lsrs	r3, r3, #5
 800bd74:	2264      	movs	r2, #100	@ 0x64
 800bd76:	fb02 f303 	mul.w	r3, r2, r3
 800bd7a:	1acb      	subs	r3, r1, r3
 800bd7c:	00db      	lsls	r3, r3, #3
 800bd7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800bd82:	4b36      	ldr	r3, [pc, #216]	@ (800be5c <UART_SetConfig+0x2d4>)
 800bd84:	fba3 2302 	umull	r2, r3, r3, r2
 800bd88:	095b      	lsrs	r3, r3, #5
 800bd8a:	005b      	lsls	r3, r3, #1
 800bd8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800bd90:	441c      	add	r4, r3
 800bd92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bd96:	2200      	movs	r2, #0
 800bd98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bd9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800bda0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800bda4:	4642      	mov	r2, r8
 800bda6:	464b      	mov	r3, r9
 800bda8:	1891      	adds	r1, r2, r2
 800bdaa:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bdac:	415b      	adcs	r3, r3
 800bdae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bdb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800bdb4:	4641      	mov	r1, r8
 800bdb6:	1851      	adds	r1, r2, r1
 800bdb8:	6339      	str	r1, [r7, #48]	@ 0x30
 800bdba:	4649      	mov	r1, r9
 800bdbc:	414b      	adcs	r3, r1
 800bdbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdc0:	f04f 0200 	mov.w	r2, #0
 800bdc4:	f04f 0300 	mov.w	r3, #0
 800bdc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800bdcc:	4659      	mov	r1, fp
 800bdce:	00cb      	lsls	r3, r1, #3
 800bdd0:	4651      	mov	r1, sl
 800bdd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bdd6:	4651      	mov	r1, sl
 800bdd8:	00ca      	lsls	r2, r1, #3
 800bdda:	4610      	mov	r0, r2
 800bddc:	4619      	mov	r1, r3
 800bdde:	4603      	mov	r3, r0
 800bde0:	4642      	mov	r2, r8
 800bde2:	189b      	adds	r3, r3, r2
 800bde4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bde8:	464b      	mov	r3, r9
 800bdea:	460a      	mov	r2, r1
 800bdec:	eb42 0303 	adc.w	r3, r2, r3
 800bdf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bdf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdf8:	685b      	ldr	r3, [r3, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800be00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800be04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800be08:	460b      	mov	r3, r1
 800be0a:	18db      	adds	r3, r3, r3
 800be0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be0e:	4613      	mov	r3, r2
 800be10:	eb42 0303 	adc.w	r3, r2, r3
 800be14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800be1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800be1e:	f7f4 ff9b 	bl	8000d58 <__aeabi_uldivmod>
 800be22:	4602      	mov	r2, r0
 800be24:	460b      	mov	r3, r1
 800be26:	4b0d      	ldr	r3, [pc, #52]	@ (800be5c <UART_SetConfig+0x2d4>)
 800be28:	fba3 1302 	umull	r1, r3, r3, r2
 800be2c:	095b      	lsrs	r3, r3, #5
 800be2e:	2164      	movs	r1, #100	@ 0x64
 800be30:	fb01 f303 	mul.w	r3, r1, r3
 800be34:	1ad3      	subs	r3, r2, r3
 800be36:	00db      	lsls	r3, r3, #3
 800be38:	3332      	adds	r3, #50	@ 0x32
 800be3a:	4a08      	ldr	r2, [pc, #32]	@ (800be5c <UART_SetConfig+0x2d4>)
 800be3c:	fba2 2303 	umull	r2, r3, r2, r3
 800be40:	095b      	lsrs	r3, r3, #5
 800be42:	f003 0207 	and.w	r2, r3, #7
 800be46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	4422      	add	r2, r4
 800be4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800be50:	e106      	b.n	800c060 <UART_SetConfig+0x4d8>
 800be52:	bf00      	nop
 800be54:	40011000 	.word	0x40011000
 800be58:	40011400 	.word	0x40011400
 800be5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800be60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800be64:	2200      	movs	r2, #0
 800be66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800be6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800be6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800be72:	4642      	mov	r2, r8
 800be74:	464b      	mov	r3, r9
 800be76:	1891      	adds	r1, r2, r2
 800be78:	6239      	str	r1, [r7, #32]
 800be7a:	415b      	adcs	r3, r3
 800be7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800be7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be82:	4641      	mov	r1, r8
 800be84:	1854      	adds	r4, r2, r1
 800be86:	4649      	mov	r1, r9
 800be88:	eb43 0501 	adc.w	r5, r3, r1
 800be8c:	f04f 0200 	mov.w	r2, #0
 800be90:	f04f 0300 	mov.w	r3, #0
 800be94:	00eb      	lsls	r3, r5, #3
 800be96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800be9a:	00e2      	lsls	r2, r4, #3
 800be9c:	4614      	mov	r4, r2
 800be9e:	461d      	mov	r5, r3
 800bea0:	4643      	mov	r3, r8
 800bea2:	18e3      	adds	r3, r4, r3
 800bea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bea8:	464b      	mov	r3, r9
 800beaa:	eb45 0303 	adc.w	r3, r5, r3
 800beae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800beb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	2200      	movs	r2, #0
 800beba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bebe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bec2:	f04f 0200 	mov.w	r2, #0
 800bec6:	f04f 0300 	mov.w	r3, #0
 800beca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800bece:	4629      	mov	r1, r5
 800bed0:	008b      	lsls	r3, r1, #2
 800bed2:	4621      	mov	r1, r4
 800bed4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bed8:	4621      	mov	r1, r4
 800beda:	008a      	lsls	r2, r1, #2
 800bedc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800bee0:	f7f4 ff3a 	bl	8000d58 <__aeabi_uldivmod>
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	4b60      	ldr	r3, [pc, #384]	@ (800c06c <UART_SetConfig+0x4e4>)
 800beea:	fba3 2302 	umull	r2, r3, r3, r2
 800beee:	095b      	lsrs	r3, r3, #5
 800bef0:	011c      	lsls	r4, r3, #4
 800bef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bef6:	2200      	movs	r2, #0
 800bef8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800befc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800bf00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800bf04:	4642      	mov	r2, r8
 800bf06:	464b      	mov	r3, r9
 800bf08:	1891      	adds	r1, r2, r2
 800bf0a:	61b9      	str	r1, [r7, #24]
 800bf0c:	415b      	adcs	r3, r3
 800bf0e:	61fb      	str	r3, [r7, #28]
 800bf10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bf14:	4641      	mov	r1, r8
 800bf16:	1851      	adds	r1, r2, r1
 800bf18:	6139      	str	r1, [r7, #16]
 800bf1a:	4649      	mov	r1, r9
 800bf1c:	414b      	adcs	r3, r1
 800bf1e:	617b      	str	r3, [r7, #20]
 800bf20:	f04f 0200 	mov.w	r2, #0
 800bf24:	f04f 0300 	mov.w	r3, #0
 800bf28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bf2c:	4659      	mov	r1, fp
 800bf2e:	00cb      	lsls	r3, r1, #3
 800bf30:	4651      	mov	r1, sl
 800bf32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bf36:	4651      	mov	r1, sl
 800bf38:	00ca      	lsls	r2, r1, #3
 800bf3a:	4610      	mov	r0, r2
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	4603      	mov	r3, r0
 800bf40:	4642      	mov	r2, r8
 800bf42:	189b      	adds	r3, r3, r2
 800bf44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf48:	464b      	mov	r3, r9
 800bf4a:	460a      	mov	r2, r1
 800bf4c:	eb42 0303 	adc.w	r3, r2, r3
 800bf50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bf5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800bf60:	f04f 0200 	mov.w	r2, #0
 800bf64:	f04f 0300 	mov.w	r3, #0
 800bf68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800bf6c:	4649      	mov	r1, r9
 800bf6e:	008b      	lsls	r3, r1, #2
 800bf70:	4641      	mov	r1, r8
 800bf72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf76:	4641      	mov	r1, r8
 800bf78:	008a      	lsls	r2, r1, #2
 800bf7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800bf7e:	f7f4 feeb 	bl	8000d58 <__aeabi_uldivmod>
 800bf82:	4602      	mov	r2, r0
 800bf84:	460b      	mov	r3, r1
 800bf86:	4611      	mov	r1, r2
 800bf88:	4b38      	ldr	r3, [pc, #224]	@ (800c06c <UART_SetConfig+0x4e4>)
 800bf8a:	fba3 2301 	umull	r2, r3, r3, r1
 800bf8e:	095b      	lsrs	r3, r3, #5
 800bf90:	2264      	movs	r2, #100	@ 0x64
 800bf92:	fb02 f303 	mul.w	r3, r2, r3
 800bf96:	1acb      	subs	r3, r1, r3
 800bf98:	011b      	lsls	r3, r3, #4
 800bf9a:	3332      	adds	r3, #50	@ 0x32
 800bf9c:	4a33      	ldr	r2, [pc, #204]	@ (800c06c <UART_SetConfig+0x4e4>)
 800bf9e:	fba2 2303 	umull	r2, r3, r2, r3
 800bfa2:	095b      	lsrs	r3, r3, #5
 800bfa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bfa8:	441c      	add	r4, r3
 800bfaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bfae:	2200      	movs	r2, #0
 800bfb0:	673b      	str	r3, [r7, #112]	@ 0x70
 800bfb2:	677a      	str	r2, [r7, #116]	@ 0x74
 800bfb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800bfb8:	4642      	mov	r2, r8
 800bfba:	464b      	mov	r3, r9
 800bfbc:	1891      	adds	r1, r2, r2
 800bfbe:	60b9      	str	r1, [r7, #8]
 800bfc0:	415b      	adcs	r3, r3
 800bfc2:	60fb      	str	r3, [r7, #12]
 800bfc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bfc8:	4641      	mov	r1, r8
 800bfca:	1851      	adds	r1, r2, r1
 800bfcc:	6039      	str	r1, [r7, #0]
 800bfce:	4649      	mov	r1, r9
 800bfd0:	414b      	adcs	r3, r1
 800bfd2:	607b      	str	r3, [r7, #4]
 800bfd4:	f04f 0200 	mov.w	r2, #0
 800bfd8:	f04f 0300 	mov.w	r3, #0
 800bfdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bfe0:	4659      	mov	r1, fp
 800bfe2:	00cb      	lsls	r3, r1, #3
 800bfe4:	4651      	mov	r1, sl
 800bfe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bfea:	4651      	mov	r1, sl
 800bfec:	00ca      	lsls	r2, r1, #3
 800bfee:	4610      	mov	r0, r2
 800bff0:	4619      	mov	r1, r3
 800bff2:	4603      	mov	r3, r0
 800bff4:	4642      	mov	r2, r8
 800bff6:	189b      	adds	r3, r3, r2
 800bff8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bffa:	464b      	mov	r3, r9
 800bffc:	460a      	mov	r2, r1
 800bffe:	eb42 0303 	adc.w	r3, r2, r3
 800c002:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	2200      	movs	r2, #0
 800c00c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c00e:	667a      	str	r2, [r7, #100]	@ 0x64
 800c010:	f04f 0200 	mov.w	r2, #0
 800c014:	f04f 0300 	mov.w	r3, #0
 800c018:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c01c:	4649      	mov	r1, r9
 800c01e:	008b      	lsls	r3, r1, #2
 800c020:	4641      	mov	r1, r8
 800c022:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c026:	4641      	mov	r1, r8
 800c028:	008a      	lsls	r2, r1, #2
 800c02a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c02e:	f7f4 fe93 	bl	8000d58 <__aeabi_uldivmod>
 800c032:	4602      	mov	r2, r0
 800c034:	460b      	mov	r3, r1
 800c036:	4b0d      	ldr	r3, [pc, #52]	@ (800c06c <UART_SetConfig+0x4e4>)
 800c038:	fba3 1302 	umull	r1, r3, r3, r2
 800c03c:	095b      	lsrs	r3, r3, #5
 800c03e:	2164      	movs	r1, #100	@ 0x64
 800c040:	fb01 f303 	mul.w	r3, r1, r3
 800c044:	1ad3      	subs	r3, r2, r3
 800c046:	011b      	lsls	r3, r3, #4
 800c048:	3332      	adds	r3, #50	@ 0x32
 800c04a:	4a08      	ldr	r2, [pc, #32]	@ (800c06c <UART_SetConfig+0x4e4>)
 800c04c:	fba2 2303 	umull	r2, r3, r2, r3
 800c050:	095b      	lsrs	r3, r3, #5
 800c052:	f003 020f 	and.w	r2, r3, #15
 800c056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	4422      	add	r2, r4
 800c05e:	609a      	str	r2, [r3, #8]
}
 800c060:	bf00      	nop
 800c062:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c066:	46bd      	mov	sp, r7
 800c068:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c06c:	51eb851f 	.word	0x51eb851f

0800c070 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800c074:	4904      	ldr	r1, [pc, #16]	@ (800c088 <MX_FATFS_Init+0x18>)
 800c076:	4805      	ldr	r0, [pc, #20]	@ (800c08c <MX_FATFS_Init+0x1c>)
 800c078:	f000 f8b0 	bl	800c1dc <FATFS_LinkDriver>
 800c07c:	4603      	mov	r3, r0
 800c07e:	461a      	mov	r2, r3
 800c080:	4b03      	ldr	r3, [pc, #12]	@ (800c090 <MX_FATFS_Init+0x20>)
 800c082:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c084:	bf00      	nop
 800c086:	bd80      	pop	{r7, pc}
 800c088:	20002694 	.word	0x20002694
 800c08c:	20000050 	.word	0x20000050
 800c090:	20002690 	.word	0x20002690

0800c094 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
 800c09a:	4603      	mov	r3, r0
 800c09c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800c09e:	4b06      	ldr	r3, [pc, #24]	@ (800c0b8 <USER_initialize+0x24>)
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c0a4:	4b04      	ldr	r3, [pc, #16]	@ (800c0b8 <USER_initialize+0x24>)
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	370c      	adds	r7, #12
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b4:	4770      	bx	lr
 800c0b6:	bf00      	nop
 800c0b8:	2000004d 	.word	0x2000004d

0800c0bc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b083      	sub	sp, #12
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800c0c6:	4b06      	ldr	r3, [pc, #24]	@ (800c0e0 <USER_status+0x24>)
 800c0c8:	2201      	movs	r2, #1
 800c0ca:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c0cc:	4b04      	ldr	r3, [pc, #16]	@ (800c0e0 <USER_status+0x24>)
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	370c      	adds	r7, #12
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0dc:	4770      	bx	lr
 800c0de:	bf00      	nop
 800c0e0:	2000004d 	.word	0x2000004d

0800c0e4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b085      	sub	sp, #20
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	60b9      	str	r1, [r7, #8]
 800c0ec:	607a      	str	r2, [r7, #4]
 800c0ee:	603b      	str	r3, [r7, #0]
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c0f4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3714      	adds	r7, #20
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c100:	4770      	bx	lr

0800c102 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c102:	b480      	push	{r7}
 800c104:	b085      	sub	sp, #20
 800c106:	af00      	add	r7, sp, #0
 800c108:	60b9      	str	r1, [r7, #8]
 800c10a:	607a      	str	r2, [r7, #4]
 800c10c:	603b      	str	r3, [r7, #0]
 800c10e:	4603      	mov	r3, r0
 800c110:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c112:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c114:	4618      	mov	r0, r3
 800c116:	3714      	adds	r7, #20
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c120:	b480      	push	{r7}
 800c122:	b085      	sub	sp, #20
 800c124:	af00      	add	r7, sp, #0
 800c126:	4603      	mov	r3, r0
 800c128:	603a      	str	r2, [r7, #0]
 800c12a:	71fb      	strb	r3, [r7, #7]
 800c12c:	460b      	mov	r3, r1
 800c12e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c130:	2301      	movs	r3, #1
 800c132:	73fb      	strb	r3, [r7, #15]
    return res;
 800c134:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c136:	4618      	mov	r0, r3
 800c138:	3714      	adds	r7, #20
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
	...

0800c144 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c144:	b480      	push	{r7}
 800c146:	b087      	sub	sp, #28
 800c148:	af00      	add	r7, sp, #0
 800c14a:	60f8      	str	r0, [r7, #12]
 800c14c:	60b9      	str	r1, [r7, #8]
 800c14e:	4613      	mov	r3, r2
 800c150:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c152:	2301      	movs	r3, #1
 800c154:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c156:	2300      	movs	r3, #0
 800c158:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c15a:	4b1f      	ldr	r3, [pc, #124]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c15c:	7a5b      	ldrb	r3, [r3, #9]
 800c15e:	b2db      	uxtb	r3, r3
 800c160:	2b00      	cmp	r3, #0
 800c162:	d131      	bne.n	800c1c8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c164:	4b1c      	ldr	r3, [pc, #112]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c166:	7a5b      	ldrb	r3, [r3, #9]
 800c168:	b2db      	uxtb	r3, r3
 800c16a:	461a      	mov	r2, r3
 800c16c:	4b1a      	ldr	r3, [pc, #104]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c16e:	2100      	movs	r1, #0
 800c170:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c172:	4b19      	ldr	r3, [pc, #100]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c174:	7a5b      	ldrb	r3, [r3, #9]
 800c176:	b2db      	uxtb	r3, r3
 800c178:	4a17      	ldr	r2, [pc, #92]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	4413      	add	r3, r2
 800c17e:	68fa      	ldr	r2, [r7, #12]
 800c180:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c182:	4b15      	ldr	r3, [pc, #84]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c184:	7a5b      	ldrb	r3, [r3, #9]
 800c186:	b2db      	uxtb	r3, r3
 800c188:	461a      	mov	r2, r3
 800c18a:	4b13      	ldr	r3, [pc, #76]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c18c:	4413      	add	r3, r2
 800c18e:	79fa      	ldrb	r2, [r7, #7]
 800c190:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c192:	4b11      	ldr	r3, [pc, #68]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c194:	7a5b      	ldrb	r3, [r3, #9]
 800c196:	b2db      	uxtb	r3, r3
 800c198:	1c5a      	adds	r2, r3, #1
 800c19a:	b2d1      	uxtb	r1, r2
 800c19c:	4a0e      	ldr	r2, [pc, #56]	@ (800c1d8 <FATFS_LinkDriverEx+0x94>)
 800c19e:	7251      	strb	r1, [r2, #9]
 800c1a0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c1a2:	7dbb      	ldrb	r3, [r7, #22]
 800c1a4:	3330      	adds	r3, #48	@ 0x30
 800c1a6:	b2da      	uxtb	r2, r3
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	3301      	adds	r3, #1
 800c1b0:	223a      	movs	r2, #58	@ 0x3a
 800c1b2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	3302      	adds	r3, #2
 800c1b8:	222f      	movs	r2, #47	@ 0x2f
 800c1ba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	3303      	adds	r3, #3
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c1c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	371c      	adds	r7, #28
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d4:	4770      	bx	lr
 800c1d6:	bf00      	nop
 800c1d8:	20002698 	.word	0x20002698

0800c1dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b082      	sub	sp, #8
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
 800c1e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	6839      	ldr	r1, [r7, #0]
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f7ff ffaa 	bl	800c144 <FATFS_LinkDriverEx>
 800c1f0:	4603      	mov	r3, r0
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3708      	adds	r7, #8
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}
	...

0800c1fc <malloc>:
 800c1fc:	4b02      	ldr	r3, [pc, #8]	@ (800c208 <malloc+0xc>)
 800c1fe:	4601      	mov	r1, r0
 800c200:	6818      	ldr	r0, [r3, #0]
 800c202:	f000 b82d 	b.w	800c260 <_malloc_r>
 800c206:	bf00      	nop
 800c208:	200001dc 	.word	0x200001dc

0800c20c <free>:
 800c20c:	4b02      	ldr	r3, [pc, #8]	@ (800c218 <free+0xc>)
 800c20e:	4601      	mov	r1, r0
 800c210:	6818      	ldr	r0, [r3, #0]
 800c212:	f001 b87d 	b.w	800d310 <_free_r>
 800c216:	bf00      	nop
 800c218:	200001dc 	.word	0x200001dc

0800c21c <sbrk_aligned>:
 800c21c:	b570      	push	{r4, r5, r6, lr}
 800c21e:	4e0f      	ldr	r6, [pc, #60]	@ (800c25c <sbrk_aligned+0x40>)
 800c220:	460c      	mov	r4, r1
 800c222:	6831      	ldr	r1, [r6, #0]
 800c224:	4605      	mov	r5, r0
 800c226:	b911      	cbnz	r1, 800c22e <sbrk_aligned+0x12>
 800c228:	f001 f80a 	bl	800d240 <_sbrk_r>
 800c22c:	6030      	str	r0, [r6, #0]
 800c22e:	4621      	mov	r1, r4
 800c230:	4628      	mov	r0, r5
 800c232:	f001 f805 	bl	800d240 <_sbrk_r>
 800c236:	1c43      	adds	r3, r0, #1
 800c238:	d103      	bne.n	800c242 <sbrk_aligned+0x26>
 800c23a:	f04f 34ff 	mov.w	r4, #4294967295
 800c23e:	4620      	mov	r0, r4
 800c240:	bd70      	pop	{r4, r5, r6, pc}
 800c242:	1cc4      	adds	r4, r0, #3
 800c244:	f024 0403 	bic.w	r4, r4, #3
 800c248:	42a0      	cmp	r0, r4
 800c24a:	d0f8      	beq.n	800c23e <sbrk_aligned+0x22>
 800c24c:	1a21      	subs	r1, r4, r0
 800c24e:	4628      	mov	r0, r5
 800c250:	f000 fff6 	bl	800d240 <_sbrk_r>
 800c254:	3001      	adds	r0, #1
 800c256:	d1f2      	bne.n	800c23e <sbrk_aligned+0x22>
 800c258:	e7ef      	b.n	800c23a <sbrk_aligned+0x1e>
 800c25a:	bf00      	nop
 800c25c:	200026a4 	.word	0x200026a4

0800c260 <_malloc_r>:
 800c260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c264:	1ccd      	adds	r5, r1, #3
 800c266:	f025 0503 	bic.w	r5, r5, #3
 800c26a:	3508      	adds	r5, #8
 800c26c:	2d0c      	cmp	r5, #12
 800c26e:	bf38      	it	cc
 800c270:	250c      	movcc	r5, #12
 800c272:	2d00      	cmp	r5, #0
 800c274:	4606      	mov	r6, r0
 800c276:	db01      	blt.n	800c27c <_malloc_r+0x1c>
 800c278:	42a9      	cmp	r1, r5
 800c27a:	d904      	bls.n	800c286 <_malloc_r+0x26>
 800c27c:	230c      	movs	r3, #12
 800c27e:	6033      	str	r3, [r6, #0]
 800c280:	2000      	movs	r0, #0
 800c282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c286:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c35c <_malloc_r+0xfc>
 800c28a:	f000 f869 	bl	800c360 <__malloc_lock>
 800c28e:	f8d8 3000 	ldr.w	r3, [r8]
 800c292:	461c      	mov	r4, r3
 800c294:	bb44      	cbnz	r4, 800c2e8 <_malloc_r+0x88>
 800c296:	4629      	mov	r1, r5
 800c298:	4630      	mov	r0, r6
 800c29a:	f7ff ffbf 	bl	800c21c <sbrk_aligned>
 800c29e:	1c43      	adds	r3, r0, #1
 800c2a0:	4604      	mov	r4, r0
 800c2a2:	d158      	bne.n	800c356 <_malloc_r+0xf6>
 800c2a4:	f8d8 4000 	ldr.w	r4, [r8]
 800c2a8:	4627      	mov	r7, r4
 800c2aa:	2f00      	cmp	r7, #0
 800c2ac:	d143      	bne.n	800c336 <_malloc_r+0xd6>
 800c2ae:	2c00      	cmp	r4, #0
 800c2b0:	d04b      	beq.n	800c34a <_malloc_r+0xea>
 800c2b2:	6823      	ldr	r3, [r4, #0]
 800c2b4:	4639      	mov	r1, r7
 800c2b6:	4630      	mov	r0, r6
 800c2b8:	eb04 0903 	add.w	r9, r4, r3
 800c2bc:	f000 ffc0 	bl	800d240 <_sbrk_r>
 800c2c0:	4581      	cmp	r9, r0
 800c2c2:	d142      	bne.n	800c34a <_malloc_r+0xea>
 800c2c4:	6821      	ldr	r1, [r4, #0]
 800c2c6:	1a6d      	subs	r5, r5, r1
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	f7ff ffa6 	bl	800c21c <sbrk_aligned>
 800c2d0:	3001      	adds	r0, #1
 800c2d2:	d03a      	beq.n	800c34a <_malloc_r+0xea>
 800c2d4:	6823      	ldr	r3, [r4, #0]
 800c2d6:	442b      	add	r3, r5
 800c2d8:	6023      	str	r3, [r4, #0]
 800c2da:	f8d8 3000 	ldr.w	r3, [r8]
 800c2de:	685a      	ldr	r2, [r3, #4]
 800c2e0:	bb62      	cbnz	r2, 800c33c <_malloc_r+0xdc>
 800c2e2:	f8c8 7000 	str.w	r7, [r8]
 800c2e6:	e00f      	b.n	800c308 <_malloc_r+0xa8>
 800c2e8:	6822      	ldr	r2, [r4, #0]
 800c2ea:	1b52      	subs	r2, r2, r5
 800c2ec:	d420      	bmi.n	800c330 <_malloc_r+0xd0>
 800c2ee:	2a0b      	cmp	r2, #11
 800c2f0:	d917      	bls.n	800c322 <_malloc_r+0xc2>
 800c2f2:	1961      	adds	r1, r4, r5
 800c2f4:	42a3      	cmp	r3, r4
 800c2f6:	6025      	str	r5, [r4, #0]
 800c2f8:	bf18      	it	ne
 800c2fa:	6059      	strne	r1, [r3, #4]
 800c2fc:	6863      	ldr	r3, [r4, #4]
 800c2fe:	bf08      	it	eq
 800c300:	f8c8 1000 	streq.w	r1, [r8]
 800c304:	5162      	str	r2, [r4, r5]
 800c306:	604b      	str	r3, [r1, #4]
 800c308:	4630      	mov	r0, r6
 800c30a:	f000 f82f 	bl	800c36c <__malloc_unlock>
 800c30e:	f104 000b 	add.w	r0, r4, #11
 800c312:	1d23      	adds	r3, r4, #4
 800c314:	f020 0007 	bic.w	r0, r0, #7
 800c318:	1ac2      	subs	r2, r0, r3
 800c31a:	bf1c      	itt	ne
 800c31c:	1a1b      	subne	r3, r3, r0
 800c31e:	50a3      	strne	r3, [r4, r2]
 800c320:	e7af      	b.n	800c282 <_malloc_r+0x22>
 800c322:	6862      	ldr	r2, [r4, #4]
 800c324:	42a3      	cmp	r3, r4
 800c326:	bf0c      	ite	eq
 800c328:	f8c8 2000 	streq.w	r2, [r8]
 800c32c:	605a      	strne	r2, [r3, #4]
 800c32e:	e7eb      	b.n	800c308 <_malloc_r+0xa8>
 800c330:	4623      	mov	r3, r4
 800c332:	6864      	ldr	r4, [r4, #4]
 800c334:	e7ae      	b.n	800c294 <_malloc_r+0x34>
 800c336:	463c      	mov	r4, r7
 800c338:	687f      	ldr	r7, [r7, #4]
 800c33a:	e7b6      	b.n	800c2aa <_malloc_r+0x4a>
 800c33c:	461a      	mov	r2, r3
 800c33e:	685b      	ldr	r3, [r3, #4]
 800c340:	42a3      	cmp	r3, r4
 800c342:	d1fb      	bne.n	800c33c <_malloc_r+0xdc>
 800c344:	2300      	movs	r3, #0
 800c346:	6053      	str	r3, [r2, #4]
 800c348:	e7de      	b.n	800c308 <_malloc_r+0xa8>
 800c34a:	230c      	movs	r3, #12
 800c34c:	6033      	str	r3, [r6, #0]
 800c34e:	4630      	mov	r0, r6
 800c350:	f000 f80c 	bl	800c36c <__malloc_unlock>
 800c354:	e794      	b.n	800c280 <_malloc_r+0x20>
 800c356:	6005      	str	r5, [r0, #0]
 800c358:	e7d6      	b.n	800c308 <_malloc_r+0xa8>
 800c35a:	bf00      	nop
 800c35c:	200026a8 	.word	0x200026a8

0800c360 <__malloc_lock>:
 800c360:	4801      	ldr	r0, [pc, #4]	@ (800c368 <__malloc_lock+0x8>)
 800c362:	f000 bfba 	b.w	800d2da <__retarget_lock_acquire_recursive>
 800c366:	bf00      	nop
 800c368:	200027ec 	.word	0x200027ec

0800c36c <__malloc_unlock>:
 800c36c:	4801      	ldr	r0, [pc, #4]	@ (800c374 <__malloc_unlock+0x8>)
 800c36e:	f000 bfb5 	b.w	800d2dc <__retarget_lock_release_recursive>
 800c372:	bf00      	nop
 800c374:	200027ec 	.word	0x200027ec

0800c378 <sulp>:
 800c378:	b570      	push	{r4, r5, r6, lr}
 800c37a:	4604      	mov	r4, r0
 800c37c:	460d      	mov	r5, r1
 800c37e:	ec45 4b10 	vmov	d0, r4, r5
 800c382:	4616      	mov	r6, r2
 800c384:	f001 fece 	bl	800e124 <__ulp>
 800c388:	ec51 0b10 	vmov	r0, r1, d0
 800c38c:	b17e      	cbz	r6, 800c3ae <sulp+0x36>
 800c38e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c392:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c396:	2b00      	cmp	r3, #0
 800c398:	dd09      	ble.n	800c3ae <sulp+0x36>
 800c39a:	051b      	lsls	r3, r3, #20
 800c39c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c3a0:	2400      	movs	r4, #0
 800c3a2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c3a6:	4622      	mov	r2, r4
 800c3a8:	462b      	mov	r3, r5
 800c3aa:	f7f4 f93d 	bl	8000628 <__aeabi_dmul>
 800c3ae:	ec41 0b10 	vmov	d0, r0, r1
 800c3b2:	bd70      	pop	{r4, r5, r6, pc}
 800c3b4:	0000      	movs	r0, r0
	...

0800c3b8 <_strtod_l>:
 800c3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3bc:	b09f      	sub	sp, #124	@ 0x7c
 800c3be:	460c      	mov	r4, r1
 800c3c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c3c6:	9005      	str	r0, [sp, #20]
 800c3c8:	f04f 0a00 	mov.w	sl, #0
 800c3cc:	f04f 0b00 	mov.w	fp, #0
 800c3d0:	460a      	mov	r2, r1
 800c3d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c3d4:	7811      	ldrb	r1, [r2, #0]
 800c3d6:	292b      	cmp	r1, #43	@ 0x2b
 800c3d8:	d04a      	beq.n	800c470 <_strtod_l+0xb8>
 800c3da:	d838      	bhi.n	800c44e <_strtod_l+0x96>
 800c3dc:	290d      	cmp	r1, #13
 800c3de:	d832      	bhi.n	800c446 <_strtod_l+0x8e>
 800c3e0:	2908      	cmp	r1, #8
 800c3e2:	d832      	bhi.n	800c44a <_strtod_l+0x92>
 800c3e4:	2900      	cmp	r1, #0
 800c3e6:	d03b      	beq.n	800c460 <_strtod_l+0xa8>
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c3ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c3ee:	782a      	ldrb	r2, [r5, #0]
 800c3f0:	2a30      	cmp	r2, #48	@ 0x30
 800c3f2:	f040 80b3 	bne.w	800c55c <_strtod_l+0x1a4>
 800c3f6:	786a      	ldrb	r2, [r5, #1]
 800c3f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c3fc:	2a58      	cmp	r2, #88	@ 0x58
 800c3fe:	d16e      	bne.n	800c4de <_strtod_l+0x126>
 800c400:	9302      	str	r3, [sp, #8]
 800c402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c404:	9301      	str	r3, [sp, #4]
 800c406:	ab1a      	add	r3, sp, #104	@ 0x68
 800c408:	9300      	str	r3, [sp, #0]
 800c40a:	4a8e      	ldr	r2, [pc, #568]	@ (800c644 <_strtod_l+0x28c>)
 800c40c:	9805      	ldr	r0, [sp, #20]
 800c40e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c410:	a919      	add	r1, sp, #100	@ 0x64
 800c412:	f001 f82f 	bl	800d474 <__gethex>
 800c416:	f010 060f 	ands.w	r6, r0, #15
 800c41a:	4604      	mov	r4, r0
 800c41c:	d005      	beq.n	800c42a <_strtod_l+0x72>
 800c41e:	2e06      	cmp	r6, #6
 800c420:	d128      	bne.n	800c474 <_strtod_l+0xbc>
 800c422:	3501      	adds	r5, #1
 800c424:	2300      	movs	r3, #0
 800c426:	9519      	str	r5, [sp, #100]	@ 0x64
 800c428:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c42a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	f040 858e 	bne.w	800cf4e <_strtod_l+0xb96>
 800c432:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c434:	b1cb      	cbz	r3, 800c46a <_strtod_l+0xb2>
 800c436:	4652      	mov	r2, sl
 800c438:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c43c:	ec43 2b10 	vmov	d0, r2, r3
 800c440:	b01f      	add	sp, #124	@ 0x7c
 800c442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c446:	2920      	cmp	r1, #32
 800c448:	d1ce      	bne.n	800c3e8 <_strtod_l+0x30>
 800c44a:	3201      	adds	r2, #1
 800c44c:	e7c1      	b.n	800c3d2 <_strtod_l+0x1a>
 800c44e:	292d      	cmp	r1, #45	@ 0x2d
 800c450:	d1ca      	bne.n	800c3e8 <_strtod_l+0x30>
 800c452:	2101      	movs	r1, #1
 800c454:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c456:	1c51      	adds	r1, r2, #1
 800c458:	9119      	str	r1, [sp, #100]	@ 0x64
 800c45a:	7852      	ldrb	r2, [r2, #1]
 800c45c:	2a00      	cmp	r2, #0
 800c45e:	d1c5      	bne.n	800c3ec <_strtod_l+0x34>
 800c460:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c462:	9419      	str	r4, [sp, #100]	@ 0x64
 800c464:	2b00      	cmp	r3, #0
 800c466:	f040 8570 	bne.w	800cf4a <_strtod_l+0xb92>
 800c46a:	4652      	mov	r2, sl
 800c46c:	465b      	mov	r3, fp
 800c46e:	e7e5      	b.n	800c43c <_strtod_l+0x84>
 800c470:	2100      	movs	r1, #0
 800c472:	e7ef      	b.n	800c454 <_strtod_l+0x9c>
 800c474:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c476:	b13a      	cbz	r2, 800c488 <_strtod_l+0xd0>
 800c478:	2135      	movs	r1, #53	@ 0x35
 800c47a:	a81c      	add	r0, sp, #112	@ 0x70
 800c47c:	f001 ff4c 	bl	800e318 <__copybits>
 800c480:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c482:	9805      	ldr	r0, [sp, #20]
 800c484:	f001 fb1a 	bl	800dabc <_Bfree>
 800c488:	3e01      	subs	r6, #1
 800c48a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c48c:	2e04      	cmp	r6, #4
 800c48e:	d806      	bhi.n	800c49e <_strtod_l+0xe6>
 800c490:	e8df f006 	tbb	[pc, r6]
 800c494:	201d0314 	.word	0x201d0314
 800c498:	14          	.byte	0x14
 800c499:	00          	.byte	0x00
 800c49a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c49e:	05e1      	lsls	r1, r4, #23
 800c4a0:	bf48      	it	mi
 800c4a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c4a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c4aa:	0d1b      	lsrs	r3, r3, #20
 800c4ac:	051b      	lsls	r3, r3, #20
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d1bb      	bne.n	800c42a <_strtod_l+0x72>
 800c4b2:	f000 fee7 	bl	800d284 <__errno>
 800c4b6:	2322      	movs	r3, #34	@ 0x22
 800c4b8:	6003      	str	r3, [r0, #0]
 800c4ba:	e7b6      	b.n	800c42a <_strtod_l+0x72>
 800c4bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c4c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c4c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c4c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c4cc:	e7e7      	b.n	800c49e <_strtod_l+0xe6>
 800c4ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c64c <_strtod_l+0x294>
 800c4d2:	e7e4      	b.n	800c49e <_strtod_l+0xe6>
 800c4d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c4d8:	f04f 3aff 	mov.w	sl, #4294967295
 800c4dc:	e7df      	b.n	800c49e <_strtod_l+0xe6>
 800c4de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4e0:	1c5a      	adds	r2, r3, #1
 800c4e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4e4:	785b      	ldrb	r3, [r3, #1]
 800c4e6:	2b30      	cmp	r3, #48	@ 0x30
 800c4e8:	d0f9      	beq.n	800c4de <_strtod_l+0x126>
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d09d      	beq.n	800c42a <_strtod_l+0x72>
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4f4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	9308      	str	r3, [sp, #32]
 800c4fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4fc:	461f      	mov	r7, r3
 800c4fe:	220a      	movs	r2, #10
 800c500:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c502:	7805      	ldrb	r5, [r0, #0]
 800c504:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c508:	b2d9      	uxtb	r1, r3
 800c50a:	2909      	cmp	r1, #9
 800c50c:	d928      	bls.n	800c560 <_strtod_l+0x1a8>
 800c50e:	494e      	ldr	r1, [pc, #312]	@ (800c648 <_strtod_l+0x290>)
 800c510:	2201      	movs	r2, #1
 800c512:	f000 fe4e 	bl	800d1b2 <strncmp>
 800c516:	2800      	cmp	r0, #0
 800c518:	d032      	beq.n	800c580 <_strtod_l+0x1c8>
 800c51a:	2000      	movs	r0, #0
 800c51c:	462a      	mov	r2, r5
 800c51e:	4681      	mov	r9, r0
 800c520:	463d      	mov	r5, r7
 800c522:	4603      	mov	r3, r0
 800c524:	2a65      	cmp	r2, #101	@ 0x65
 800c526:	d001      	beq.n	800c52c <_strtod_l+0x174>
 800c528:	2a45      	cmp	r2, #69	@ 0x45
 800c52a:	d114      	bne.n	800c556 <_strtod_l+0x19e>
 800c52c:	b91d      	cbnz	r5, 800c536 <_strtod_l+0x17e>
 800c52e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c530:	4302      	orrs	r2, r0
 800c532:	d095      	beq.n	800c460 <_strtod_l+0xa8>
 800c534:	2500      	movs	r5, #0
 800c536:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c538:	1c62      	adds	r2, r4, #1
 800c53a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c53c:	7862      	ldrb	r2, [r4, #1]
 800c53e:	2a2b      	cmp	r2, #43	@ 0x2b
 800c540:	d077      	beq.n	800c632 <_strtod_l+0x27a>
 800c542:	2a2d      	cmp	r2, #45	@ 0x2d
 800c544:	d07b      	beq.n	800c63e <_strtod_l+0x286>
 800c546:	f04f 0c00 	mov.w	ip, #0
 800c54a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c54e:	2909      	cmp	r1, #9
 800c550:	f240 8082 	bls.w	800c658 <_strtod_l+0x2a0>
 800c554:	9419      	str	r4, [sp, #100]	@ 0x64
 800c556:	f04f 0800 	mov.w	r8, #0
 800c55a:	e0a2      	b.n	800c6a2 <_strtod_l+0x2ea>
 800c55c:	2300      	movs	r3, #0
 800c55e:	e7c7      	b.n	800c4f0 <_strtod_l+0x138>
 800c560:	2f08      	cmp	r7, #8
 800c562:	bfd5      	itete	le
 800c564:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c566:	9908      	ldrgt	r1, [sp, #32]
 800c568:	fb02 3301 	mlale	r3, r2, r1, r3
 800c56c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c570:	f100 0001 	add.w	r0, r0, #1
 800c574:	bfd4      	ite	le
 800c576:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c578:	9308      	strgt	r3, [sp, #32]
 800c57a:	3701      	adds	r7, #1
 800c57c:	9019      	str	r0, [sp, #100]	@ 0x64
 800c57e:	e7bf      	b.n	800c500 <_strtod_l+0x148>
 800c580:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c582:	1c5a      	adds	r2, r3, #1
 800c584:	9219      	str	r2, [sp, #100]	@ 0x64
 800c586:	785a      	ldrb	r2, [r3, #1]
 800c588:	b37f      	cbz	r7, 800c5ea <_strtod_l+0x232>
 800c58a:	4681      	mov	r9, r0
 800c58c:	463d      	mov	r5, r7
 800c58e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c592:	2b09      	cmp	r3, #9
 800c594:	d912      	bls.n	800c5bc <_strtod_l+0x204>
 800c596:	2301      	movs	r3, #1
 800c598:	e7c4      	b.n	800c524 <_strtod_l+0x16c>
 800c59a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c59c:	1c5a      	adds	r2, r3, #1
 800c59e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c5a0:	785a      	ldrb	r2, [r3, #1]
 800c5a2:	3001      	adds	r0, #1
 800c5a4:	2a30      	cmp	r2, #48	@ 0x30
 800c5a6:	d0f8      	beq.n	800c59a <_strtod_l+0x1e2>
 800c5a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c5ac:	2b08      	cmp	r3, #8
 800c5ae:	f200 84d3 	bhi.w	800cf58 <_strtod_l+0xba0>
 800c5b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c5b6:	4681      	mov	r9, r0
 800c5b8:	2000      	movs	r0, #0
 800c5ba:	4605      	mov	r5, r0
 800c5bc:	3a30      	subs	r2, #48	@ 0x30
 800c5be:	f100 0301 	add.w	r3, r0, #1
 800c5c2:	d02a      	beq.n	800c61a <_strtod_l+0x262>
 800c5c4:	4499      	add	r9, r3
 800c5c6:	eb00 0c05 	add.w	ip, r0, r5
 800c5ca:	462b      	mov	r3, r5
 800c5cc:	210a      	movs	r1, #10
 800c5ce:	4563      	cmp	r3, ip
 800c5d0:	d10d      	bne.n	800c5ee <_strtod_l+0x236>
 800c5d2:	1c69      	adds	r1, r5, #1
 800c5d4:	4401      	add	r1, r0
 800c5d6:	4428      	add	r0, r5
 800c5d8:	2808      	cmp	r0, #8
 800c5da:	dc16      	bgt.n	800c60a <_strtod_l+0x252>
 800c5dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5de:	230a      	movs	r3, #10
 800c5e0:	fb03 2300 	mla	r3, r3, r0, r2
 800c5e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	e018      	b.n	800c61c <_strtod_l+0x264>
 800c5ea:	4638      	mov	r0, r7
 800c5ec:	e7da      	b.n	800c5a4 <_strtod_l+0x1ec>
 800c5ee:	2b08      	cmp	r3, #8
 800c5f0:	f103 0301 	add.w	r3, r3, #1
 800c5f4:	dc03      	bgt.n	800c5fe <_strtod_l+0x246>
 800c5f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c5f8:	434e      	muls	r6, r1
 800c5fa:	960a      	str	r6, [sp, #40]	@ 0x28
 800c5fc:	e7e7      	b.n	800c5ce <_strtod_l+0x216>
 800c5fe:	2b10      	cmp	r3, #16
 800c600:	bfde      	ittt	le
 800c602:	9e08      	ldrle	r6, [sp, #32]
 800c604:	434e      	mulle	r6, r1
 800c606:	9608      	strle	r6, [sp, #32]
 800c608:	e7e1      	b.n	800c5ce <_strtod_l+0x216>
 800c60a:	280f      	cmp	r0, #15
 800c60c:	dceb      	bgt.n	800c5e6 <_strtod_l+0x22e>
 800c60e:	9808      	ldr	r0, [sp, #32]
 800c610:	230a      	movs	r3, #10
 800c612:	fb03 2300 	mla	r3, r3, r0, r2
 800c616:	9308      	str	r3, [sp, #32]
 800c618:	e7e5      	b.n	800c5e6 <_strtod_l+0x22e>
 800c61a:	4629      	mov	r1, r5
 800c61c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c61e:	1c50      	adds	r0, r2, #1
 800c620:	9019      	str	r0, [sp, #100]	@ 0x64
 800c622:	7852      	ldrb	r2, [r2, #1]
 800c624:	4618      	mov	r0, r3
 800c626:	460d      	mov	r5, r1
 800c628:	e7b1      	b.n	800c58e <_strtod_l+0x1d6>
 800c62a:	f04f 0900 	mov.w	r9, #0
 800c62e:	2301      	movs	r3, #1
 800c630:	e77d      	b.n	800c52e <_strtod_l+0x176>
 800c632:	f04f 0c00 	mov.w	ip, #0
 800c636:	1ca2      	adds	r2, r4, #2
 800c638:	9219      	str	r2, [sp, #100]	@ 0x64
 800c63a:	78a2      	ldrb	r2, [r4, #2]
 800c63c:	e785      	b.n	800c54a <_strtod_l+0x192>
 800c63e:	f04f 0c01 	mov.w	ip, #1
 800c642:	e7f8      	b.n	800c636 <_strtod_l+0x27e>
 800c644:	080100a4 	.word	0x080100a4
 800c648:	08010080 	.word	0x08010080
 800c64c:	7ff00000 	.word	0x7ff00000
 800c650:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c652:	1c51      	adds	r1, r2, #1
 800c654:	9119      	str	r1, [sp, #100]	@ 0x64
 800c656:	7852      	ldrb	r2, [r2, #1]
 800c658:	2a30      	cmp	r2, #48	@ 0x30
 800c65a:	d0f9      	beq.n	800c650 <_strtod_l+0x298>
 800c65c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c660:	2908      	cmp	r1, #8
 800c662:	f63f af78 	bhi.w	800c556 <_strtod_l+0x19e>
 800c666:	3a30      	subs	r2, #48	@ 0x30
 800c668:	920e      	str	r2, [sp, #56]	@ 0x38
 800c66a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c66c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c66e:	f04f 080a 	mov.w	r8, #10
 800c672:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c674:	1c56      	adds	r6, r2, #1
 800c676:	9619      	str	r6, [sp, #100]	@ 0x64
 800c678:	7852      	ldrb	r2, [r2, #1]
 800c67a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c67e:	f1be 0f09 	cmp.w	lr, #9
 800c682:	d939      	bls.n	800c6f8 <_strtod_l+0x340>
 800c684:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c686:	1a76      	subs	r6, r6, r1
 800c688:	2e08      	cmp	r6, #8
 800c68a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c68e:	dc03      	bgt.n	800c698 <_strtod_l+0x2e0>
 800c690:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c692:	4588      	cmp	r8, r1
 800c694:	bfa8      	it	ge
 800c696:	4688      	movge	r8, r1
 800c698:	f1bc 0f00 	cmp.w	ip, #0
 800c69c:	d001      	beq.n	800c6a2 <_strtod_l+0x2ea>
 800c69e:	f1c8 0800 	rsb	r8, r8, #0
 800c6a2:	2d00      	cmp	r5, #0
 800c6a4:	d14e      	bne.n	800c744 <_strtod_l+0x38c>
 800c6a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c6a8:	4308      	orrs	r0, r1
 800c6aa:	f47f aebe 	bne.w	800c42a <_strtod_l+0x72>
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	f47f aed6 	bne.w	800c460 <_strtod_l+0xa8>
 800c6b4:	2a69      	cmp	r2, #105	@ 0x69
 800c6b6:	d028      	beq.n	800c70a <_strtod_l+0x352>
 800c6b8:	dc25      	bgt.n	800c706 <_strtod_l+0x34e>
 800c6ba:	2a49      	cmp	r2, #73	@ 0x49
 800c6bc:	d025      	beq.n	800c70a <_strtod_l+0x352>
 800c6be:	2a4e      	cmp	r2, #78	@ 0x4e
 800c6c0:	f47f aece 	bne.w	800c460 <_strtod_l+0xa8>
 800c6c4:	499b      	ldr	r1, [pc, #620]	@ (800c934 <_strtod_l+0x57c>)
 800c6c6:	a819      	add	r0, sp, #100	@ 0x64
 800c6c8:	f001 f8f6 	bl	800d8b8 <__match>
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	f43f aec7 	beq.w	800c460 <_strtod_l+0xa8>
 800c6d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	2b28      	cmp	r3, #40	@ 0x28
 800c6d8:	d12e      	bne.n	800c738 <_strtod_l+0x380>
 800c6da:	4997      	ldr	r1, [pc, #604]	@ (800c938 <_strtod_l+0x580>)
 800c6dc:	aa1c      	add	r2, sp, #112	@ 0x70
 800c6de:	a819      	add	r0, sp, #100	@ 0x64
 800c6e0:	f001 f8fe 	bl	800d8e0 <__hexnan>
 800c6e4:	2805      	cmp	r0, #5
 800c6e6:	d127      	bne.n	800c738 <_strtod_l+0x380>
 800c6e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c6ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c6ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c6f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c6f6:	e698      	b.n	800c42a <_strtod_l+0x72>
 800c6f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c6fa:	fb08 2101 	mla	r1, r8, r1, r2
 800c6fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c702:	920e      	str	r2, [sp, #56]	@ 0x38
 800c704:	e7b5      	b.n	800c672 <_strtod_l+0x2ba>
 800c706:	2a6e      	cmp	r2, #110	@ 0x6e
 800c708:	e7da      	b.n	800c6c0 <_strtod_l+0x308>
 800c70a:	498c      	ldr	r1, [pc, #560]	@ (800c93c <_strtod_l+0x584>)
 800c70c:	a819      	add	r0, sp, #100	@ 0x64
 800c70e:	f001 f8d3 	bl	800d8b8 <__match>
 800c712:	2800      	cmp	r0, #0
 800c714:	f43f aea4 	beq.w	800c460 <_strtod_l+0xa8>
 800c718:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c71a:	4989      	ldr	r1, [pc, #548]	@ (800c940 <_strtod_l+0x588>)
 800c71c:	3b01      	subs	r3, #1
 800c71e:	a819      	add	r0, sp, #100	@ 0x64
 800c720:	9319      	str	r3, [sp, #100]	@ 0x64
 800c722:	f001 f8c9 	bl	800d8b8 <__match>
 800c726:	b910      	cbnz	r0, 800c72e <_strtod_l+0x376>
 800c728:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c72a:	3301      	adds	r3, #1
 800c72c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c72e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800c950 <_strtod_l+0x598>
 800c732:	f04f 0a00 	mov.w	sl, #0
 800c736:	e678      	b.n	800c42a <_strtod_l+0x72>
 800c738:	4882      	ldr	r0, [pc, #520]	@ (800c944 <_strtod_l+0x58c>)
 800c73a:	f000 fde1 	bl	800d300 <nan>
 800c73e:	ec5b ab10 	vmov	sl, fp, d0
 800c742:	e672      	b.n	800c42a <_strtod_l+0x72>
 800c744:	eba8 0309 	sub.w	r3, r8, r9
 800c748:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c74a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c74c:	2f00      	cmp	r7, #0
 800c74e:	bf08      	it	eq
 800c750:	462f      	moveq	r7, r5
 800c752:	2d10      	cmp	r5, #16
 800c754:	462c      	mov	r4, r5
 800c756:	bfa8      	it	ge
 800c758:	2410      	movge	r4, #16
 800c75a:	f7f3 feeb 	bl	8000534 <__aeabi_ui2d>
 800c75e:	2d09      	cmp	r5, #9
 800c760:	4682      	mov	sl, r0
 800c762:	468b      	mov	fp, r1
 800c764:	dc13      	bgt.n	800c78e <_strtod_l+0x3d6>
 800c766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f43f ae5e 	beq.w	800c42a <_strtod_l+0x72>
 800c76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c770:	dd78      	ble.n	800c864 <_strtod_l+0x4ac>
 800c772:	2b16      	cmp	r3, #22
 800c774:	dc5f      	bgt.n	800c836 <_strtod_l+0x47e>
 800c776:	4974      	ldr	r1, [pc, #464]	@ (800c948 <_strtod_l+0x590>)
 800c778:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c77c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c780:	4652      	mov	r2, sl
 800c782:	465b      	mov	r3, fp
 800c784:	f7f3 ff50 	bl	8000628 <__aeabi_dmul>
 800c788:	4682      	mov	sl, r0
 800c78a:	468b      	mov	fp, r1
 800c78c:	e64d      	b.n	800c42a <_strtod_l+0x72>
 800c78e:	4b6e      	ldr	r3, [pc, #440]	@ (800c948 <_strtod_l+0x590>)
 800c790:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c794:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c798:	f7f3 ff46 	bl	8000628 <__aeabi_dmul>
 800c79c:	4682      	mov	sl, r0
 800c79e:	9808      	ldr	r0, [sp, #32]
 800c7a0:	468b      	mov	fp, r1
 800c7a2:	f7f3 fec7 	bl	8000534 <__aeabi_ui2d>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	4650      	mov	r0, sl
 800c7ac:	4659      	mov	r1, fp
 800c7ae:	f7f3 fd85 	bl	80002bc <__adddf3>
 800c7b2:	2d0f      	cmp	r5, #15
 800c7b4:	4682      	mov	sl, r0
 800c7b6:	468b      	mov	fp, r1
 800c7b8:	ddd5      	ble.n	800c766 <_strtod_l+0x3ae>
 800c7ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7bc:	1b2c      	subs	r4, r5, r4
 800c7be:	441c      	add	r4, r3
 800c7c0:	2c00      	cmp	r4, #0
 800c7c2:	f340 8096 	ble.w	800c8f2 <_strtod_l+0x53a>
 800c7c6:	f014 030f 	ands.w	r3, r4, #15
 800c7ca:	d00a      	beq.n	800c7e2 <_strtod_l+0x42a>
 800c7cc:	495e      	ldr	r1, [pc, #376]	@ (800c948 <_strtod_l+0x590>)
 800c7ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c7d2:	4652      	mov	r2, sl
 800c7d4:	465b      	mov	r3, fp
 800c7d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7da:	f7f3 ff25 	bl	8000628 <__aeabi_dmul>
 800c7de:	4682      	mov	sl, r0
 800c7e0:	468b      	mov	fp, r1
 800c7e2:	f034 040f 	bics.w	r4, r4, #15
 800c7e6:	d073      	beq.n	800c8d0 <_strtod_l+0x518>
 800c7e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c7ec:	dd48      	ble.n	800c880 <_strtod_l+0x4c8>
 800c7ee:	2400      	movs	r4, #0
 800c7f0:	46a0      	mov	r8, r4
 800c7f2:	940a      	str	r4, [sp, #40]	@ 0x28
 800c7f4:	46a1      	mov	r9, r4
 800c7f6:	9a05      	ldr	r2, [sp, #20]
 800c7f8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c950 <_strtod_l+0x598>
 800c7fc:	2322      	movs	r3, #34	@ 0x22
 800c7fe:	6013      	str	r3, [r2, #0]
 800c800:	f04f 0a00 	mov.w	sl, #0
 800c804:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c806:	2b00      	cmp	r3, #0
 800c808:	f43f ae0f 	beq.w	800c42a <_strtod_l+0x72>
 800c80c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c80e:	9805      	ldr	r0, [sp, #20]
 800c810:	f001 f954 	bl	800dabc <_Bfree>
 800c814:	9805      	ldr	r0, [sp, #20]
 800c816:	4649      	mov	r1, r9
 800c818:	f001 f950 	bl	800dabc <_Bfree>
 800c81c:	9805      	ldr	r0, [sp, #20]
 800c81e:	4641      	mov	r1, r8
 800c820:	f001 f94c 	bl	800dabc <_Bfree>
 800c824:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c826:	9805      	ldr	r0, [sp, #20]
 800c828:	f001 f948 	bl	800dabc <_Bfree>
 800c82c:	9805      	ldr	r0, [sp, #20]
 800c82e:	4621      	mov	r1, r4
 800c830:	f001 f944 	bl	800dabc <_Bfree>
 800c834:	e5f9      	b.n	800c42a <_strtod_l+0x72>
 800c836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c838:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c83c:	4293      	cmp	r3, r2
 800c83e:	dbbc      	blt.n	800c7ba <_strtod_l+0x402>
 800c840:	4c41      	ldr	r4, [pc, #260]	@ (800c948 <_strtod_l+0x590>)
 800c842:	f1c5 050f 	rsb	r5, r5, #15
 800c846:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c84a:	4652      	mov	r2, sl
 800c84c:	465b      	mov	r3, fp
 800c84e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c852:	f7f3 fee9 	bl	8000628 <__aeabi_dmul>
 800c856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c858:	1b5d      	subs	r5, r3, r5
 800c85a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c85e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c862:	e78f      	b.n	800c784 <_strtod_l+0x3cc>
 800c864:	3316      	adds	r3, #22
 800c866:	dba8      	blt.n	800c7ba <_strtod_l+0x402>
 800c868:	4b37      	ldr	r3, [pc, #220]	@ (800c948 <_strtod_l+0x590>)
 800c86a:	eba9 0808 	sub.w	r8, r9, r8
 800c86e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c872:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c876:	4650      	mov	r0, sl
 800c878:	4659      	mov	r1, fp
 800c87a:	f7f3 ffff 	bl	800087c <__aeabi_ddiv>
 800c87e:	e783      	b.n	800c788 <_strtod_l+0x3d0>
 800c880:	4b32      	ldr	r3, [pc, #200]	@ (800c94c <_strtod_l+0x594>)
 800c882:	9308      	str	r3, [sp, #32]
 800c884:	2300      	movs	r3, #0
 800c886:	1124      	asrs	r4, r4, #4
 800c888:	4650      	mov	r0, sl
 800c88a:	4659      	mov	r1, fp
 800c88c:	461e      	mov	r6, r3
 800c88e:	2c01      	cmp	r4, #1
 800c890:	dc21      	bgt.n	800c8d6 <_strtod_l+0x51e>
 800c892:	b10b      	cbz	r3, 800c898 <_strtod_l+0x4e0>
 800c894:	4682      	mov	sl, r0
 800c896:	468b      	mov	fp, r1
 800c898:	492c      	ldr	r1, [pc, #176]	@ (800c94c <_strtod_l+0x594>)
 800c89a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c89e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c8a2:	4652      	mov	r2, sl
 800c8a4:	465b      	mov	r3, fp
 800c8a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8aa:	f7f3 febd 	bl	8000628 <__aeabi_dmul>
 800c8ae:	4b28      	ldr	r3, [pc, #160]	@ (800c950 <_strtod_l+0x598>)
 800c8b0:	460a      	mov	r2, r1
 800c8b2:	400b      	ands	r3, r1
 800c8b4:	4927      	ldr	r1, [pc, #156]	@ (800c954 <_strtod_l+0x59c>)
 800c8b6:	428b      	cmp	r3, r1
 800c8b8:	4682      	mov	sl, r0
 800c8ba:	d898      	bhi.n	800c7ee <_strtod_l+0x436>
 800c8bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c8c0:	428b      	cmp	r3, r1
 800c8c2:	bf86      	itte	hi
 800c8c4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800c958 <_strtod_l+0x5a0>
 800c8c8:	f04f 3aff 	movhi.w	sl, #4294967295
 800c8cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	9308      	str	r3, [sp, #32]
 800c8d4:	e07a      	b.n	800c9cc <_strtod_l+0x614>
 800c8d6:	07e2      	lsls	r2, r4, #31
 800c8d8:	d505      	bpl.n	800c8e6 <_strtod_l+0x52e>
 800c8da:	9b08      	ldr	r3, [sp, #32]
 800c8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e0:	f7f3 fea2 	bl	8000628 <__aeabi_dmul>
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	9a08      	ldr	r2, [sp, #32]
 800c8e8:	3208      	adds	r2, #8
 800c8ea:	3601      	adds	r6, #1
 800c8ec:	1064      	asrs	r4, r4, #1
 800c8ee:	9208      	str	r2, [sp, #32]
 800c8f0:	e7cd      	b.n	800c88e <_strtod_l+0x4d6>
 800c8f2:	d0ed      	beq.n	800c8d0 <_strtod_l+0x518>
 800c8f4:	4264      	negs	r4, r4
 800c8f6:	f014 020f 	ands.w	r2, r4, #15
 800c8fa:	d00a      	beq.n	800c912 <_strtod_l+0x55a>
 800c8fc:	4b12      	ldr	r3, [pc, #72]	@ (800c948 <_strtod_l+0x590>)
 800c8fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c902:	4650      	mov	r0, sl
 800c904:	4659      	mov	r1, fp
 800c906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c90a:	f7f3 ffb7 	bl	800087c <__aeabi_ddiv>
 800c90e:	4682      	mov	sl, r0
 800c910:	468b      	mov	fp, r1
 800c912:	1124      	asrs	r4, r4, #4
 800c914:	d0dc      	beq.n	800c8d0 <_strtod_l+0x518>
 800c916:	2c1f      	cmp	r4, #31
 800c918:	dd20      	ble.n	800c95c <_strtod_l+0x5a4>
 800c91a:	2400      	movs	r4, #0
 800c91c:	46a0      	mov	r8, r4
 800c91e:	940a      	str	r4, [sp, #40]	@ 0x28
 800c920:	46a1      	mov	r9, r4
 800c922:	9a05      	ldr	r2, [sp, #20]
 800c924:	2322      	movs	r3, #34	@ 0x22
 800c926:	f04f 0a00 	mov.w	sl, #0
 800c92a:	f04f 0b00 	mov.w	fp, #0
 800c92e:	6013      	str	r3, [r2, #0]
 800c930:	e768      	b.n	800c804 <_strtod_l+0x44c>
 800c932:	bf00      	nop
 800c934:	0801008b 	.word	0x0801008b
 800c938:	08010090 	.word	0x08010090
 800c93c:	08010082 	.word	0x08010082
 800c940:	08010085 	.word	0x08010085
 800c944:	08010404 	.word	0x08010404
 800c948:	08010200 	.word	0x08010200
 800c94c:	080101d8 	.word	0x080101d8
 800c950:	7ff00000 	.word	0x7ff00000
 800c954:	7ca00000 	.word	0x7ca00000
 800c958:	7fefffff 	.word	0x7fefffff
 800c95c:	f014 0310 	ands.w	r3, r4, #16
 800c960:	bf18      	it	ne
 800c962:	236a      	movne	r3, #106	@ 0x6a
 800c964:	4ea9      	ldr	r6, [pc, #676]	@ (800cc0c <_strtod_l+0x854>)
 800c966:	9308      	str	r3, [sp, #32]
 800c968:	4650      	mov	r0, sl
 800c96a:	4659      	mov	r1, fp
 800c96c:	2300      	movs	r3, #0
 800c96e:	07e2      	lsls	r2, r4, #31
 800c970:	d504      	bpl.n	800c97c <_strtod_l+0x5c4>
 800c972:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c976:	f7f3 fe57 	bl	8000628 <__aeabi_dmul>
 800c97a:	2301      	movs	r3, #1
 800c97c:	1064      	asrs	r4, r4, #1
 800c97e:	f106 0608 	add.w	r6, r6, #8
 800c982:	d1f4      	bne.n	800c96e <_strtod_l+0x5b6>
 800c984:	b10b      	cbz	r3, 800c98a <_strtod_l+0x5d2>
 800c986:	4682      	mov	sl, r0
 800c988:	468b      	mov	fp, r1
 800c98a:	9b08      	ldr	r3, [sp, #32]
 800c98c:	b1b3      	cbz	r3, 800c9bc <_strtod_l+0x604>
 800c98e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c992:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c996:	2b00      	cmp	r3, #0
 800c998:	4659      	mov	r1, fp
 800c99a:	dd0f      	ble.n	800c9bc <_strtod_l+0x604>
 800c99c:	2b1f      	cmp	r3, #31
 800c99e:	dd55      	ble.n	800ca4c <_strtod_l+0x694>
 800c9a0:	2b34      	cmp	r3, #52	@ 0x34
 800c9a2:	bfde      	ittt	le
 800c9a4:	f04f 33ff 	movle.w	r3, #4294967295
 800c9a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c9ac:	4093      	lslle	r3, r2
 800c9ae:	f04f 0a00 	mov.w	sl, #0
 800c9b2:	bfcc      	ite	gt
 800c9b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c9b8:	ea03 0b01 	andle.w	fp, r3, r1
 800c9bc:	2200      	movs	r2, #0
 800c9be:	2300      	movs	r3, #0
 800c9c0:	4650      	mov	r0, sl
 800c9c2:	4659      	mov	r1, fp
 800c9c4:	f7f4 f898 	bl	8000af8 <__aeabi_dcmpeq>
 800c9c8:	2800      	cmp	r0, #0
 800c9ca:	d1a6      	bne.n	800c91a <_strtod_l+0x562>
 800c9cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9ce:	9300      	str	r3, [sp, #0]
 800c9d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c9d2:	9805      	ldr	r0, [sp, #20]
 800c9d4:	462b      	mov	r3, r5
 800c9d6:	463a      	mov	r2, r7
 800c9d8:	f001 f8d8 	bl	800db8c <__s2b>
 800c9dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	f43f af05 	beq.w	800c7ee <_strtod_l+0x436>
 800c9e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9e6:	2a00      	cmp	r2, #0
 800c9e8:	eba9 0308 	sub.w	r3, r9, r8
 800c9ec:	bfa8      	it	ge
 800c9ee:	2300      	movge	r3, #0
 800c9f0:	9312      	str	r3, [sp, #72]	@ 0x48
 800c9f2:	2400      	movs	r4, #0
 800c9f4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c9f8:	9316      	str	r3, [sp, #88]	@ 0x58
 800c9fa:	46a0      	mov	r8, r4
 800c9fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9fe:	9805      	ldr	r0, [sp, #20]
 800ca00:	6859      	ldr	r1, [r3, #4]
 800ca02:	f001 f81b 	bl	800da3c <_Balloc>
 800ca06:	4681      	mov	r9, r0
 800ca08:	2800      	cmp	r0, #0
 800ca0a:	f43f aef4 	beq.w	800c7f6 <_strtod_l+0x43e>
 800ca0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca10:	691a      	ldr	r2, [r3, #16]
 800ca12:	3202      	adds	r2, #2
 800ca14:	f103 010c 	add.w	r1, r3, #12
 800ca18:	0092      	lsls	r2, r2, #2
 800ca1a:	300c      	adds	r0, #12
 800ca1c:	f000 fc5f 	bl	800d2de <memcpy>
 800ca20:	ec4b ab10 	vmov	d0, sl, fp
 800ca24:	9805      	ldr	r0, [sp, #20]
 800ca26:	aa1c      	add	r2, sp, #112	@ 0x70
 800ca28:	a91b      	add	r1, sp, #108	@ 0x6c
 800ca2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ca2e:	f001 fbe9 	bl	800e204 <__d2b>
 800ca32:	901a      	str	r0, [sp, #104]	@ 0x68
 800ca34:	2800      	cmp	r0, #0
 800ca36:	f43f aede 	beq.w	800c7f6 <_strtod_l+0x43e>
 800ca3a:	9805      	ldr	r0, [sp, #20]
 800ca3c:	2101      	movs	r1, #1
 800ca3e:	f001 f93b 	bl	800dcb8 <__i2b>
 800ca42:	4680      	mov	r8, r0
 800ca44:	b948      	cbnz	r0, 800ca5a <_strtod_l+0x6a2>
 800ca46:	f04f 0800 	mov.w	r8, #0
 800ca4a:	e6d4      	b.n	800c7f6 <_strtod_l+0x43e>
 800ca4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ca50:	fa02 f303 	lsl.w	r3, r2, r3
 800ca54:	ea03 0a0a 	and.w	sl, r3, sl
 800ca58:	e7b0      	b.n	800c9bc <_strtod_l+0x604>
 800ca5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ca5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ca5e:	2d00      	cmp	r5, #0
 800ca60:	bfab      	itete	ge
 800ca62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ca64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ca66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ca68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ca6a:	bfac      	ite	ge
 800ca6c:	18ef      	addge	r7, r5, r3
 800ca6e:	1b5e      	sublt	r6, r3, r5
 800ca70:	9b08      	ldr	r3, [sp, #32]
 800ca72:	1aed      	subs	r5, r5, r3
 800ca74:	4415      	add	r5, r2
 800ca76:	4b66      	ldr	r3, [pc, #408]	@ (800cc10 <_strtod_l+0x858>)
 800ca78:	3d01      	subs	r5, #1
 800ca7a:	429d      	cmp	r5, r3
 800ca7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ca80:	da50      	bge.n	800cb24 <_strtod_l+0x76c>
 800ca82:	1b5b      	subs	r3, r3, r5
 800ca84:	2b1f      	cmp	r3, #31
 800ca86:	eba2 0203 	sub.w	r2, r2, r3
 800ca8a:	f04f 0101 	mov.w	r1, #1
 800ca8e:	dc3d      	bgt.n	800cb0c <_strtod_l+0x754>
 800ca90:	fa01 f303 	lsl.w	r3, r1, r3
 800ca94:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca96:	2300      	movs	r3, #0
 800ca98:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca9a:	18bd      	adds	r5, r7, r2
 800ca9c:	9b08      	ldr	r3, [sp, #32]
 800ca9e:	42af      	cmp	r7, r5
 800caa0:	4416      	add	r6, r2
 800caa2:	441e      	add	r6, r3
 800caa4:	463b      	mov	r3, r7
 800caa6:	bfa8      	it	ge
 800caa8:	462b      	movge	r3, r5
 800caaa:	42b3      	cmp	r3, r6
 800caac:	bfa8      	it	ge
 800caae:	4633      	movge	r3, r6
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	bfc2      	ittt	gt
 800cab4:	1aed      	subgt	r5, r5, r3
 800cab6:	1af6      	subgt	r6, r6, r3
 800cab8:	1aff      	subgt	r7, r7, r3
 800caba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	dd16      	ble.n	800caee <_strtod_l+0x736>
 800cac0:	4641      	mov	r1, r8
 800cac2:	9805      	ldr	r0, [sp, #20]
 800cac4:	461a      	mov	r2, r3
 800cac6:	f001 f9b7 	bl	800de38 <__pow5mult>
 800caca:	4680      	mov	r8, r0
 800cacc:	2800      	cmp	r0, #0
 800cace:	d0ba      	beq.n	800ca46 <_strtod_l+0x68e>
 800cad0:	4601      	mov	r1, r0
 800cad2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cad4:	9805      	ldr	r0, [sp, #20]
 800cad6:	f001 f905 	bl	800dce4 <__multiply>
 800cada:	900e      	str	r0, [sp, #56]	@ 0x38
 800cadc:	2800      	cmp	r0, #0
 800cade:	f43f ae8a 	beq.w	800c7f6 <_strtod_l+0x43e>
 800cae2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cae4:	9805      	ldr	r0, [sp, #20]
 800cae6:	f000 ffe9 	bl	800dabc <_Bfree>
 800caea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800caec:	931a      	str	r3, [sp, #104]	@ 0x68
 800caee:	2d00      	cmp	r5, #0
 800caf0:	dc1d      	bgt.n	800cb2e <_strtod_l+0x776>
 800caf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	dd23      	ble.n	800cb40 <_strtod_l+0x788>
 800caf8:	4649      	mov	r1, r9
 800cafa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cafc:	9805      	ldr	r0, [sp, #20]
 800cafe:	f001 f99b 	bl	800de38 <__pow5mult>
 800cb02:	4681      	mov	r9, r0
 800cb04:	b9e0      	cbnz	r0, 800cb40 <_strtod_l+0x788>
 800cb06:	f04f 0900 	mov.w	r9, #0
 800cb0a:	e674      	b.n	800c7f6 <_strtod_l+0x43e>
 800cb0c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cb10:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cb14:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cb18:	35e2      	adds	r5, #226	@ 0xe2
 800cb1a:	fa01 f305 	lsl.w	r3, r1, r5
 800cb1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800cb20:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cb22:	e7ba      	b.n	800ca9a <_strtod_l+0x6e2>
 800cb24:	2300      	movs	r3, #0
 800cb26:	9310      	str	r3, [sp, #64]	@ 0x40
 800cb28:	2301      	movs	r3, #1
 800cb2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb2c:	e7b5      	b.n	800ca9a <_strtod_l+0x6e2>
 800cb2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb30:	9805      	ldr	r0, [sp, #20]
 800cb32:	462a      	mov	r2, r5
 800cb34:	f001 f9da 	bl	800deec <__lshift>
 800cb38:	901a      	str	r0, [sp, #104]	@ 0x68
 800cb3a:	2800      	cmp	r0, #0
 800cb3c:	d1d9      	bne.n	800caf2 <_strtod_l+0x73a>
 800cb3e:	e65a      	b.n	800c7f6 <_strtod_l+0x43e>
 800cb40:	2e00      	cmp	r6, #0
 800cb42:	dd07      	ble.n	800cb54 <_strtod_l+0x79c>
 800cb44:	4649      	mov	r1, r9
 800cb46:	9805      	ldr	r0, [sp, #20]
 800cb48:	4632      	mov	r2, r6
 800cb4a:	f001 f9cf 	bl	800deec <__lshift>
 800cb4e:	4681      	mov	r9, r0
 800cb50:	2800      	cmp	r0, #0
 800cb52:	d0d8      	beq.n	800cb06 <_strtod_l+0x74e>
 800cb54:	2f00      	cmp	r7, #0
 800cb56:	dd08      	ble.n	800cb6a <_strtod_l+0x7b2>
 800cb58:	4641      	mov	r1, r8
 800cb5a:	9805      	ldr	r0, [sp, #20]
 800cb5c:	463a      	mov	r2, r7
 800cb5e:	f001 f9c5 	bl	800deec <__lshift>
 800cb62:	4680      	mov	r8, r0
 800cb64:	2800      	cmp	r0, #0
 800cb66:	f43f ae46 	beq.w	800c7f6 <_strtod_l+0x43e>
 800cb6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb6c:	9805      	ldr	r0, [sp, #20]
 800cb6e:	464a      	mov	r2, r9
 800cb70:	f001 fa44 	bl	800dffc <__mdiff>
 800cb74:	4604      	mov	r4, r0
 800cb76:	2800      	cmp	r0, #0
 800cb78:	f43f ae3d 	beq.w	800c7f6 <_strtod_l+0x43e>
 800cb7c:	68c3      	ldr	r3, [r0, #12]
 800cb7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cb80:	2300      	movs	r3, #0
 800cb82:	60c3      	str	r3, [r0, #12]
 800cb84:	4641      	mov	r1, r8
 800cb86:	f001 fa1d 	bl	800dfc4 <__mcmp>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	da46      	bge.n	800cc1c <_strtod_l+0x864>
 800cb8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb90:	ea53 030a 	orrs.w	r3, r3, sl
 800cb94:	d16c      	bne.n	800cc70 <_strtod_l+0x8b8>
 800cb96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d168      	bne.n	800cc70 <_strtod_l+0x8b8>
 800cb9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cba2:	0d1b      	lsrs	r3, r3, #20
 800cba4:	051b      	lsls	r3, r3, #20
 800cba6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cbaa:	d961      	bls.n	800cc70 <_strtod_l+0x8b8>
 800cbac:	6963      	ldr	r3, [r4, #20]
 800cbae:	b913      	cbnz	r3, 800cbb6 <_strtod_l+0x7fe>
 800cbb0:	6923      	ldr	r3, [r4, #16]
 800cbb2:	2b01      	cmp	r3, #1
 800cbb4:	dd5c      	ble.n	800cc70 <_strtod_l+0x8b8>
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	2201      	movs	r2, #1
 800cbba:	9805      	ldr	r0, [sp, #20]
 800cbbc:	f001 f996 	bl	800deec <__lshift>
 800cbc0:	4641      	mov	r1, r8
 800cbc2:	4604      	mov	r4, r0
 800cbc4:	f001 f9fe 	bl	800dfc4 <__mcmp>
 800cbc8:	2800      	cmp	r0, #0
 800cbca:	dd51      	ble.n	800cc70 <_strtod_l+0x8b8>
 800cbcc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cbd0:	9a08      	ldr	r2, [sp, #32]
 800cbd2:	0d1b      	lsrs	r3, r3, #20
 800cbd4:	051b      	lsls	r3, r3, #20
 800cbd6:	2a00      	cmp	r2, #0
 800cbd8:	d06b      	beq.n	800ccb2 <_strtod_l+0x8fa>
 800cbda:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cbde:	d868      	bhi.n	800ccb2 <_strtod_l+0x8fa>
 800cbe0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cbe4:	f67f ae9d 	bls.w	800c922 <_strtod_l+0x56a>
 800cbe8:	4b0a      	ldr	r3, [pc, #40]	@ (800cc14 <_strtod_l+0x85c>)
 800cbea:	4650      	mov	r0, sl
 800cbec:	4659      	mov	r1, fp
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f7f3 fd1a 	bl	8000628 <__aeabi_dmul>
 800cbf4:	4b08      	ldr	r3, [pc, #32]	@ (800cc18 <_strtod_l+0x860>)
 800cbf6:	400b      	ands	r3, r1
 800cbf8:	4682      	mov	sl, r0
 800cbfa:	468b      	mov	fp, r1
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f47f ae05 	bne.w	800c80c <_strtod_l+0x454>
 800cc02:	9a05      	ldr	r2, [sp, #20]
 800cc04:	2322      	movs	r3, #34	@ 0x22
 800cc06:	6013      	str	r3, [r2, #0]
 800cc08:	e600      	b.n	800c80c <_strtod_l+0x454>
 800cc0a:	bf00      	nop
 800cc0c:	080100b8 	.word	0x080100b8
 800cc10:	fffffc02 	.word	0xfffffc02
 800cc14:	39500000 	.word	0x39500000
 800cc18:	7ff00000 	.word	0x7ff00000
 800cc1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800cc20:	d165      	bne.n	800ccee <_strtod_l+0x936>
 800cc22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cc24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc28:	b35a      	cbz	r2, 800cc82 <_strtod_l+0x8ca>
 800cc2a:	4a9f      	ldr	r2, [pc, #636]	@ (800cea8 <_strtod_l+0xaf0>)
 800cc2c:	4293      	cmp	r3, r2
 800cc2e:	d12b      	bne.n	800cc88 <_strtod_l+0x8d0>
 800cc30:	9b08      	ldr	r3, [sp, #32]
 800cc32:	4651      	mov	r1, sl
 800cc34:	b303      	cbz	r3, 800cc78 <_strtod_l+0x8c0>
 800cc36:	4b9d      	ldr	r3, [pc, #628]	@ (800ceac <_strtod_l+0xaf4>)
 800cc38:	465a      	mov	r2, fp
 800cc3a:	4013      	ands	r3, r2
 800cc3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cc40:	f04f 32ff 	mov.w	r2, #4294967295
 800cc44:	d81b      	bhi.n	800cc7e <_strtod_l+0x8c6>
 800cc46:	0d1b      	lsrs	r3, r3, #20
 800cc48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cc4c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc50:	4299      	cmp	r1, r3
 800cc52:	d119      	bne.n	800cc88 <_strtod_l+0x8d0>
 800cc54:	4b96      	ldr	r3, [pc, #600]	@ (800ceb0 <_strtod_l+0xaf8>)
 800cc56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d102      	bne.n	800cc62 <_strtod_l+0x8aa>
 800cc5c:	3101      	adds	r1, #1
 800cc5e:	f43f adca 	beq.w	800c7f6 <_strtod_l+0x43e>
 800cc62:	4b92      	ldr	r3, [pc, #584]	@ (800ceac <_strtod_l+0xaf4>)
 800cc64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc66:	401a      	ands	r2, r3
 800cc68:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cc6c:	f04f 0a00 	mov.w	sl, #0
 800cc70:	9b08      	ldr	r3, [sp, #32]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d1b8      	bne.n	800cbe8 <_strtod_l+0x830>
 800cc76:	e5c9      	b.n	800c80c <_strtod_l+0x454>
 800cc78:	f04f 33ff 	mov.w	r3, #4294967295
 800cc7c:	e7e8      	b.n	800cc50 <_strtod_l+0x898>
 800cc7e:	4613      	mov	r3, r2
 800cc80:	e7e6      	b.n	800cc50 <_strtod_l+0x898>
 800cc82:	ea53 030a 	orrs.w	r3, r3, sl
 800cc86:	d0a1      	beq.n	800cbcc <_strtod_l+0x814>
 800cc88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cc8a:	b1db      	cbz	r3, 800ccc4 <_strtod_l+0x90c>
 800cc8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc8e:	4213      	tst	r3, r2
 800cc90:	d0ee      	beq.n	800cc70 <_strtod_l+0x8b8>
 800cc92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc94:	9a08      	ldr	r2, [sp, #32]
 800cc96:	4650      	mov	r0, sl
 800cc98:	4659      	mov	r1, fp
 800cc9a:	b1bb      	cbz	r3, 800cccc <_strtod_l+0x914>
 800cc9c:	f7ff fb6c 	bl	800c378 <sulp>
 800cca0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cca4:	ec53 2b10 	vmov	r2, r3, d0
 800cca8:	f7f3 fb08 	bl	80002bc <__adddf3>
 800ccac:	4682      	mov	sl, r0
 800ccae:	468b      	mov	fp, r1
 800ccb0:	e7de      	b.n	800cc70 <_strtod_l+0x8b8>
 800ccb2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ccb6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ccba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ccbe:	f04f 3aff 	mov.w	sl, #4294967295
 800ccc2:	e7d5      	b.n	800cc70 <_strtod_l+0x8b8>
 800ccc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ccc6:	ea13 0f0a 	tst.w	r3, sl
 800ccca:	e7e1      	b.n	800cc90 <_strtod_l+0x8d8>
 800cccc:	f7ff fb54 	bl	800c378 <sulp>
 800ccd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ccd4:	ec53 2b10 	vmov	r2, r3, d0
 800ccd8:	f7f3 faee 	bl	80002b8 <__aeabi_dsub>
 800ccdc:	2200      	movs	r2, #0
 800ccde:	2300      	movs	r3, #0
 800cce0:	4682      	mov	sl, r0
 800cce2:	468b      	mov	fp, r1
 800cce4:	f7f3 ff08 	bl	8000af8 <__aeabi_dcmpeq>
 800cce8:	2800      	cmp	r0, #0
 800ccea:	d0c1      	beq.n	800cc70 <_strtod_l+0x8b8>
 800ccec:	e619      	b.n	800c922 <_strtod_l+0x56a>
 800ccee:	4641      	mov	r1, r8
 800ccf0:	4620      	mov	r0, r4
 800ccf2:	f001 fadf 	bl	800e2b4 <__ratio>
 800ccf6:	ec57 6b10 	vmov	r6, r7, d0
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cd00:	4630      	mov	r0, r6
 800cd02:	4639      	mov	r1, r7
 800cd04:	f7f3 ff0c 	bl	8000b20 <__aeabi_dcmple>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d06f      	beq.n	800cdec <_strtod_l+0xa34>
 800cd0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d17a      	bne.n	800ce08 <_strtod_l+0xa50>
 800cd12:	f1ba 0f00 	cmp.w	sl, #0
 800cd16:	d158      	bne.n	800cdca <_strtod_l+0xa12>
 800cd18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d15a      	bne.n	800cdd8 <_strtod_l+0xa20>
 800cd22:	4b64      	ldr	r3, [pc, #400]	@ (800ceb4 <_strtod_l+0xafc>)
 800cd24:	2200      	movs	r2, #0
 800cd26:	4630      	mov	r0, r6
 800cd28:	4639      	mov	r1, r7
 800cd2a:	f7f3 feef 	bl	8000b0c <__aeabi_dcmplt>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	d159      	bne.n	800cde6 <_strtod_l+0xa2e>
 800cd32:	4630      	mov	r0, r6
 800cd34:	4639      	mov	r1, r7
 800cd36:	4b60      	ldr	r3, [pc, #384]	@ (800ceb8 <_strtod_l+0xb00>)
 800cd38:	2200      	movs	r2, #0
 800cd3a:	f7f3 fc75 	bl	8000628 <__aeabi_dmul>
 800cd3e:	4606      	mov	r6, r0
 800cd40:	460f      	mov	r7, r1
 800cd42:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cd46:	9606      	str	r6, [sp, #24]
 800cd48:	9307      	str	r3, [sp, #28]
 800cd4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd4e:	4d57      	ldr	r5, [pc, #348]	@ (800ceac <_strtod_l+0xaf4>)
 800cd50:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cd54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd56:	401d      	ands	r5, r3
 800cd58:	4b58      	ldr	r3, [pc, #352]	@ (800cebc <_strtod_l+0xb04>)
 800cd5a:	429d      	cmp	r5, r3
 800cd5c:	f040 80b2 	bne.w	800cec4 <_strtod_l+0xb0c>
 800cd60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cd66:	ec4b ab10 	vmov	d0, sl, fp
 800cd6a:	f001 f9db 	bl	800e124 <__ulp>
 800cd6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd72:	ec51 0b10 	vmov	r0, r1, d0
 800cd76:	f7f3 fc57 	bl	8000628 <__aeabi_dmul>
 800cd7a:	4652      	mov	r2, sl
 800cd7c:	465b      	mov	r3, fp
 800cd7e:	f7f3 fa9d 	bl	80002bc <__adddf3>
 800cd82:	460b      	mov	r3, r1
 800cd84:	4949      	ldr	r1, [pc, #292]	@ (800ceac <_strtod_l+0xaf4>)
 800cd86:	4a4e      	ldr	r2, [pc, #312]	@ (800cec0 <_strtod_l+0xb08>)
 800cd88:	4019      	ands	r1, r3
 800cd8a:	4291      	cmp	r1, r2
 800cd8c:	4682      	mov	sl, r0
 800cd8e:	d942      	bls.n	800ce16 <_strtod_l+0xa5e>
 800cd90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cd92:	4b47      	ldr	r3, [pc, #284]	@ (800ceb0 <_strtod_l+0xaf8>)
 800cd94:	429a      	cmp	r2, r3
 800cd96:	d103      	bne.n	800cda0 <_strtod_l+0x9e8>
 800cd98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd9a:	3301      	adds	r3, #1
 800cd9c:	f43f ad2b 	beq.w	800c7f6 <_strtod_l+0x43e>
 800cda0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ceb0 <_strtod_l+0xaf8>
 800cda4:	f04f 3aff 	mov.w	sl, #4294967295
 800cda8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cdaa:	9805      	ldr	r0, [sp, #20]
 800cdac:	f000 fe86 	bl	800dabc <_Bfree>
 800cdb0:	9805      	ldr	r0, [sp, #20]
 800cdb2:	4649      	mov	r1, r9
 800cdb4:	f000 fe82 	bl	800dabc <_Bfree>
 800cdb8:	9805      	ldr	r0, [sp, #20]
 800cdba:	4641      	mov	r1, r8
 800cdbc:	f000 fe7e 	bl	800dabc <_Bfree>
 800cdc0:	9805      	ldr	r0, [sp, #20]
 800cdc2:	4621      	mov	r1, r4
 800cdc4:	f000 fe7a 	bl	800dabc <_Bfree>
 800cdc8:	e618      	b.n	800c9fc <_strtod_l+0x644>
 800cdca:	f1ba 0f01 	cmp.w	sl, #1
 800cdce:	d103      	bne.n	800cdd8 <_strtod_l+0xa20>
 800cdd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	f43f ada5 	beq.w	800c922 <_strtod_l+0x56a>
 800cdd8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ce88 <_strtod_l+0xad0>
 800cddc:	4f35      	ldr	r7, [pc, #212]	@ (800ceb4 <_strtod_l+0xafc>)
 800cdde:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cde2:	2600      	movs	r6, #0
 800cde4:	e7b1      	b.n	800cd4a <_strtod_l+0x992>
 800cde6:	4f34      	ldr	r7, [pc, #208]	@ (800ceb8 <_strtod_l+0xb00>)
 800cde8:	2600      	movs	r6, #0
 800cdea:	e7aa      	b.n	800cd42 <_strtod_l+0x98a>
 800cdec:	4b32      	ldr	r3, [pc, #200]	@ (800ceb8 <_strtod_l+0xb00>)
 800cdee:	4630      	mov	r0, r6
 800cdf0:	4639      	mov	r1, r7
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f7f3 fc18 	bl	8000628 <__aeabi_dmul>
 800cdf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdfa:	4606      	mov	r6, r0
 800cdfc:	460f      	mov	r7, r1
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d09f      	beq.n	800cd42 <_strtod_l+0x98a>
 800ce02:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ce06:	e7a0      	b.n	800cd4a <_strtod_l+0x992>
 800ce08:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ce90 <_strtod_l+0xad8>
 800ce0c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ce10:	ec57 6b17 	vmov	r6, r7, d7
 800ce14:	e799      	b.n	800cd4a <_strtod_l+0x992>
 800ce16:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ce1a:	9b08      	ldr	r3, [sp, #32]
 800ce1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d1c1      	bne.n	800cda8 <_strtod_l+0x9f0>
 800ce24:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce28:	0d1b      	lsrs	r3, r3, #20
 800ce2a:	051b      	lsls	r3, r3, #20
 800ce2c:	429d      	cmp	r5, r3
 800ce2e:	d1bb      	bne.n	800cda8 <_strtod_l+0x9f0>
 800ce30:	4630      	mov	r0, r6
 800ce32:	4639      	mov	r1, r7
 800ce34:	f7f3 ffa8 	bl	8000d88 <__aeabi_d2lz>
 800ce38:	f7f3 fbc8 	bl	80005cc <__aeabi_l2d>
 800ce3c:	4602      	mov	r2, r0
 800ce3e:	460b      	mov	r3, r1
 800ce40:	4630      	mov	r0, r6
 800ce42:	4639      	mov	r1, r7
 800ce44:	f7f3 fa38 	bl	80002b8 <__aeabi_dsub>
 800ce48:	460b      	mov	r3, r1
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ce50:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ce54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce56:	ea46 060a 	orr.w	r6, r6, sl
 800ce5a:	431e      	orrs	r6, r3
 800ce5c:	d06f      	beq.n	800cf3e <_strtod_l+0xb86>
 800ce5e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ce98 <_strtod_l+0xae0>)
 800ce60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce64:	f7f3 fe52 	bl	8000b0c <__aeabi_dcmplt>
 800ce68:	2800      	cmp	r0, #0
 800ce6a:	f47f accf 	bne.w	800c80c <_strtod_l+0x454>
 800ce6e:	a30c      	add	r3, pc, #48	@ (adr r3, 800cea0 <_strtod_l+0xae8>)
 800ce70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce78:	f7f3 fe66 	bl	8000b48 <__aeabi_dcmpgt>
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	d093      	beq.n	800cda8 <_strtod_l+0x9f0>
 800ce80:	e4c4      	b.n	800c80c <_strtod_l+0x454>
 800ce82:	bf00      	nop
 800ce84:	f3af 8000 	nop.w
 800ce88:	00000000 	.word	0x00000000
 800ce8c:	bff00000 	.word	0xbff00000
 800ce90:	00000000 	.word	0x00000000
 800ce94:	3ff00000 	.word	0x3ff00000
 800ce98:	94a03595 	.word	0x94a03595
 800ce9c:	3fdfffff 	.word	0x3fdfffff
 800cea0:	35afe535 	.word	0x35afe535
 800cea4:	3fe00000 	.word	0x3fe00000
 800cea8:	000fffff 	.word	0x000fffff
 800ceac:	7ff00000 	.word	0x7ff00000
 800ceb0:	7fefffff 	.word	0x7fefffff
 800ceb4:	3ff00000 	.word	0x3ff00000
 800ceb8:	3fe00000 	.word	0x3fe00000
 800cebc:	7fe00000 	.word	0x7fe00000
 800cec0:	7c9fffff 	.word	0x7c9fffff
 800cec4:	9b08      	ldr	r3, [sp, #32]
 800cec6:	b323      	cbz	r3, 800cf12 <_strtod_l+0xb5a>
 800cec8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cecc:	d821      	bhi.n	800cf12 <_strtod_l+0xb5a>
 800cece:	a328      	add	r3, pc, #160	@ (adr r3, 800cf70 <_strtod_l+0xbb8>)
 800ced0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced4:	4630      	mov	r0, r6
 800ced6:	4639      	mov	r1, r7
 800ced8:	f7f3 fe22 	bl	8000b20 <__aeabi_dcmple>
 800cedc:	b1a0      	cbz	r0, 800cf08 <_strtod_l+0xb50>
 800cede:	4639      	mov	r1, r7
 800cee0:	4630      	mov	r0, r6
 800cee2:	f7f3 fe79 	bl	8000bd8 <__aeabi_d2uiz>
 800cee6:	2801      	cmp	r0, #1
 800cee8:	bf38      	it	cc
 800ceea:	2001      	movcc	r0, #1
 800ceec:	f7f3 fb22 	bl	8000534 <__aeabi_ui2d>
 800cef0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cef2:	4606      	mov	r6, r0
 800cef4:	460f      	mov	r7, r1
 800cef6:	b9fb      	cbnz	r3, 800cf38 <_strtod_l+0xb80>
 800cef8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cefc:	9014      	str	r0, [sp, #80]	@ 0x50
 800cefe:	9315      	str	r3, [sp, #84]	@ 0x54
 800cf00:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cf04:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cf08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cf0a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cf0e:	1b5b      	subs	r3, r3, r5
 800cf10:	9311      	str	r3, [sp, #68]	@ 0x44
 800cf12:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cf16:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cf1a:	f001 f903 	bl	800e124 <__ulp>
 800cf1e:	4650      	mov	r0, sl
 800cf20:	ec53 2b10 	vmov	r2, r3, d0
 800cf24:	4659      	mov	r1, fp
 800cf26:	f7f3 fb7f 	bl	8000628 <__aeabi_dmul>
 800cf2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cf2e:	f7f3 f9c5 	bl	80002bc <__adddf3>
 800cf32:	4682      	mov	sl, r0
 800cf34:	468b      	mov	fp, r1
 800cf36:	e770      	b.n	800ce1a <_strtod_l+0xa62>
 800cf38:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cf3c:	e7e0      	b.n	800cf00 <_strtod_l+0xb48>
 800cf3e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cf78 <_strtod_l+0xbc0>)
 800cf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf44:	f7f3 fde2 	bl	8000b0c <__aeabi_dcmplt>
 800cf48:	e798      	b.n	800ce7c <_strtod_l+0xac4>
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf4e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cf50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf52:	6013      	str	r3, [r2, #0]
 800cf54:	f7ff ba6d 	b.w	800c432 <_strtod_l+0x7a>
 800cf58:	2a65      	cmp	r2, #101	@ 0x65
 800cf5a:	f43f ab66 	beq.w	800c62a <_strtod_l+0x272>
 800cf5e:	2a45      	cmp	r2, #69	@ 0x45
 800cf60:	f43f ab63 	beq.w	800c62a <_strtod_l+0x272>
 800cf64:	2301      	movs	r3, #1
 800cf66:	f7ff bb9e 	b.w	800c6a6 <_strtod_l+0x2ee>
 800cf6a:	bf00      	nop
 800cf6c:	f3af 8000 	nop.w
 800cf70:	ffc00000 	.word	0xffc00000
 800cf74:	41dfffff 	.word	0x41dfffff
 800cf78:	94a03595 	.word	0x94a03595
 800cf7c:	3fcfffff 	.word	0x3fcfffff

0800cf80 <strtod>:
 800cf80:	460a      	mov	r2, r1
 800cf82:	4601      	mov	r1, r0
 800cf84:	4802      	ldr	r0, [pc, #8]	@ (800cf90 <strtod+0x10>)
 800cf86:	4b03      	ldr	r3, [pc, #12]	@ (800cf94 <strtod+0x14>)
 800cf88:	6800      	ldr	r0, [r0, #0]
 800cf8a:	f7ff ba15 	b.w	800c3b8 <_strtod_l>
 800cf8e:	bf00      	nop
 800cf90:	200001dc 	.word	0x200001dc
 800cf94:	20000070 	.word	0x20000070

0800cf98 <std>:
 800cf98:	2300      	movs	r3, #0
 800cf9a:	b510      	push	{r4, lr}
 800cf9c:	4604      	mov	r4, r0
 800cf9e:	e9c0 3300 	strd	r3, r3, [r0]
 800cfa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfa6:	6083      	str	r3, [r0, #8]
 800cfa8:	8181      	strh	r1, [r0, #12]
 800cfaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800cfac:	81c2      	strh	r2, [r0, #14]
 800cfae:	6183      	str	r3, [r0, #24]
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	2208      	movs	r2, #8
 800cfb4:	305c      	adds	r0, #92	@ 0x5c
 800cfb6:	f000 f8f4 	bl	800d1a2 <memset>
 800cfba:	4b0d      	ldr	r3, [pc, #52]	@ (800cff0 <std+0x58>)
 800cfbc:	6263      	str	r3, [r4, #36]	@ 0x24
 800cfbe:	4b0d      	ldr	r3, [pc, #52]	@ (800cff4 <std+0x5c>)
 800cfc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cfc2:	4b0d      	ldr	r3, [pc, #52]	@ (800cff8 <std+0x60>)
 800cfc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cfc6:	4b0d      	ldr	r3, [pc, #52]	@ (800cffc <std+0x64>)
 800cfc8:	6323      	str	r3, [r4, #48]	@ 0x30
 800cfca:	4b0d      	ldr	r3, [pc, #52]	@ (800d000 <std+0x68>)
 800cfcc:	6224      	str	r4, [r4, #32]
 800cfce:	429c      	cmp	r4, r3
 800cfd0:	d006      	beq.n	800cfe0 <std+0x48>
 800cfd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cfd6:	4294      	cmp	r4, r2
 800cfd8:	d002      	beq.n	800cfe0 <std+0x48>
 800cfda:	33d0      	adds	r3, #208	@ 0xd0
 800cfdc:	429c      	cmp	r4, r3
 800cfde:	d105      	bne.n	800cfec <std+0x54>
 800cfe0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cfe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfe8:	f000 b976 	b.w	800d2d8 <__retarget_lock_init_recursive>
 800cfec:	bd10      	pop	{r4, pc}
 800cfee:	bf00      	nop
 800cff0:	0800d11d 	.word	0x0800d11d
 800cff4:	0800d13f 	.word	0x0800d13f
 800cff8:	0800d177 	.word	0x0800d177
 800cffc:	0800d19b 	.word	0x0800d19b
 800d000:	200026ac 	.word	0x200026ac

0800d004 <stdio_exit_handler>:
 800d004:	4a02      	ldr	r2, [pc, #8]	@ (800d010 <stdio_exit_handler+0xc>)
 800d006:	4903      	ldr	r1, [pc, #12]	@ (800d014 <stdio_exit_handler+0x10>)
 800d008:	4803      	ldr	r0, [pc, #12]	@ (800d018 <stdio_exit_handler+0x14>)
 800d00a:	f000 b869 	b.w	800d0e0 <_fwalk_sglue>
 800d00e:	bf00      	nop
 800d010:	20000064 	.word	0x20000064
 800d014:	0800e4c5 	.word	0x0800e4c5
 800d018:	200001e0 	.word	0x200001e0

0800d01c <cleanup_stdio>:
 800d01c:	6841      	ldr	r1, [r0, #4]
 800d01e:	4b0c      	ldr	r3, [pc, #48]	@ (800d050 <cleanup_stdio+0x34>)
 800d020:	4299      	cmp	r1, r3
 800d022:	b510      	push	{r4, lr}
 800d024:	4604      	mov	r4, r0
 800d026:	d001      	beq.n	800d02c <cleanup_stdio+0x10>
 800d028:	f001 fa4c 	bl	800e4c4 <_fflush_r>
 800d02c:	68a1      	ldr	r1, [r4, #8]
 800d02e:	4b09      	ldr	r3, [pc, #36]	@ (800d054 <cleanup_stdio+0x38>)
 800d030:	4299      	cmp	r1, r3
 800d032:	d002      	beq.n	800d03a <cleanup_stdio+0x1e>
 800d034:	4620      	mov	r0, r4
 800d036:	f001 fa45 	bl	800e4c4 <_fflush_r>
 800d03a:	68e1      	ldr	r1, [r4, #12]
 800d03c:	4b06      	ldr	r3, [pc, #24]	@ (800d058 <cleanup_stdio+0x3c>)
 800d03e:	4299      	cmp	r1, r3
 800d040:	d004      	beq.n	800d04c <cleanup_stdio+0x30>
 800d042:	4620      	mov	r0, r4
 800d044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d048:	f001 ba3c 	b.w	800e4c4 <_fflush_r>
 800d04c:	bd10      	pop	{r4, pc}
 800d04e:	bf00      	nop
 800d050:	200026ac 	.word	0x200026ac
 800d054:	20002714 	.word	0x20002714
 800d058:	2000277c 	.word	0x2000277c

0800d05c <global_stdio_init.part.0>:
 800d05c:	b510      	push	{r4, lr}
 800d05e:	4b0b      	ldr	r3, [pc, #44]	@ (800d08c <global_stdio_init.part.0+0x30>)
 800d060:	4c0b      	ldr	r4, [pc, #44]	@ (800d090 <global_stdio_init.part.0+0x34>)
 800d062:	4a0c      	ldr	r2, [pc, #48]	@ (800d094 <global_stdio_init.part.0+0x38>)
 800d064:	601a      	str	r2, [r3, #0]
 800d066:	4620      	mov	r0, r4
 800d068:	2200      	movs	r2, #0
 800d06a:	2104      	movs	r1, #4
 800d06c:	f7ff ff94 	bl	800cf98 <std>
 800d070:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d074:	2201      	movs	r2, #1
 800d076:	2109      	movs	r1, #9
 800d078:	f7ff ff8e 	bl	800cf98 <std>
 800d07c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d080:	2202      	movs	r2, #2
 800d082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d086:	2112      	movs	r1, #18
 800d088:	f7ff bf86 	b.w	800cf98 <std>
 800d08c:	200027e4 	.word	0x200027e4
 800d090:	200026ac 	.word	0x200026ac
 800d094:	0800d005 	.word	0x0800d005

0800d098 <__sfp_lock_acquire>:
 800d098:	4801      	ldr	r0, [pc, #4]	@ (800d0a0 <__sfp_lock_acquire+0x8>)
 800d09a:	f000 b91e 	b.w	800d2da <__retarget_lock_acquire_recursive>
 800d09e:	bf00      	nop
 800d0a0:	200027ed 	.word	0x200027ed

0800d0a4 <__sfp_lock_release>:
 800d0a4:	4801      	ldr	r0, [pc, #4]	@ (800d0ac <__sfp_lock_release+0x8>)
 800d0a6:	f000 b919 	b.w	800d2dc <__retarget_lock_release_recursive>
 800d0aa:	bf00      	nop
 800d0ac:	200027ed 	.word	0x200027ed

0800d0b0 <__sinit>:
 800d0b0:	b510      	push	{r4, lr}
 800d0b2:	4604      	mov	r4, r0
 800d0b4:	f7ff fff0 	bl	800d098 <__sfp_lock_acquire>
 800d0b8:	6a23      	ldr	r3, [r4, #32]
 800d0ba:	b11b      	cbz	r3, 800d0c4 <__sinit+0x14>
 800d0bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0c0:	f7ff bff0 	b.w	800d0a4 <__sfp_lock_release>
 800d0c4:	4b04      	ldr	r3, [pc, #16]	@ (800d0d8 <__sinit+0x28>)
 800d0c6:	6223      	str	r3, [r4, #32]
 800d0c8:	4b04      	ldr	r3, [pc, #16]	@ (800d0dc <__sinit+0x2c>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1f5      	bne.n	800d0bc <__sinit+0xc>
 800d0d0:	f7ff ffc4 	bl	800d05c <global_stdio_init.part.0>
 800d0d4:	e7f2      	b.n	800d0bc <__sinit+0xc>
 800d0d6:	bf00      	nop
 800d0d8:	0800d01d 	.word	0x0800d01d
 800d0dc:	200027e4 	.word	0x200027e4

0800d0e0 <_fwalk_sglue>:
 800d0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0e4:	4607      	mov	r7, r0
 800d0e6:	4688      	mov	r8, r1
 800d0e8:	4614      	mov	r4, r2
 800d0ea:	2600      	movs	r6, #0
 800d0ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0f0:	f1b9 0901 	subs.w	r9, r9, #1
 800d0f4:	d505      	bpl.n	800d102 <_fwalk_sglue+0x22>
 800d0f6:	6824      	ldr	r4, [r4, #0]
 800d0f8:	2c00      	cmp	r4, #0
 800d0fa:	d1f7      	bne.n	800d0ec <_fwalk_sglue+0xc>
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d102:	89ab      	ldrh	r3, [r5, #12]
 800d104:	2b01      	cmp	r3, #1
 800d106:	d907      	bls.n	800d118 <_fwalk_sglue+0x38>
 800d108:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d10c:	3301      	adds	r3, #1
 800d10e:	d003      	beq.n	800d118 <_fwalk_sglue+0x38>
 800d110:	4629      	mov	r1, r5
 800d112:	4638      	mov	r0, r7
 800d114:	47c0      	blx	r8
 800d116:	4306      	orrs	r6, r0
 800d118:	3568      	adds	r5, #104	@ 0x68
 800d11a:	e7e9      	b.n	800d0f0 <_fwalk_sglue+0x10>

0800d11c <__sread>:
 800d11c:	b510      	push	{r4, lr}
 800d11e:	460c      	mov	r4, r1
 800d120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d124:	f000 f87a 	bl	800d21c <_read_r>
 800d128:	2800      	cmp	r0, #0
 800d12a:	bfab      	itete	ge
 800d12c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d12e:	89a3      	ldrhlt	r3, [r4, #12]
 800d130:	181b      	addge	r3, r3, r0
 800d132:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d136:	bfac      	ite	ge
 800d138:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d13a:	81a3      	strhlt	r3, [r4, #12]
 800d13c:	bd10      	pop	{r4, pc}

0800d13e <__swrite>:
 800d13e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d142:	461f      	mov	r7, r3
 800d144:	898b      	ldrh	r3, [r1, #12]
 800d146:	05db      	lsls	r3, r3, #23
 800d148:	4605      	mov	r5, r0
 800d14a:	460c      	mov	r4, r1
 800d14c:	4616      	mov	r6, r2
 800d14e:	d505      	bpl.n	800d15c <__swrite+0x1e>
 800d150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d154:	2302      	movs	r3, #2
 800d156:	2200      	movs	r2, #0
 800d158:	f000 f84e 	bl	800d1f8 <_lseek_r>
 800d15c:	89a3      	ldrh	r3, [r4, #12]
 800d15e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d162:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d166:	81a3      	strh	r3, [r4, #12]
 800d168:	4632      	mov	r2, r6
 800d16a:	463b      	mov	r3, r7
 800d16c:	4628      	mov	r0, r5
 800d16e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d172:	f000 b875 	b.w	800d260 <_write_r>

0800d176 <__sseek>:
 800d176:	b510      	push	{r4, lr}
 800d178:	460c      	mov	r4, r1
 800d17a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d17e:	f000 f83b 	bl	800d1f8 <_lseek_r>
 800d182:	1c43      	adds	r3, r0, #1
 800d184:	89a3      	ldrh	r3, [r4, #12]
 800d186:	bf15      	itete	ne
 800d188:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d18a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d18e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d192:	81a3      	strheq	r3, [r4, #12]
 800d194:	bf18      	it	ne
 800d196:	81a3      	strhne	r3, [r4, #12]
 800d198:	bd10      	pop	{r4, pc}

0800d19a <__sclose>:
 800d19a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d19e:	f000 b81b 	b.w	800d1d8 <_close_r>

0800d1a2 <memset>:
 800d1a2:	4402      	add	r2, r0
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	d100      	bne.n	800d1ac <memset+0xa>
 800d1aa:	4770      	bx	lr
 800d1ac:	f803 1b01 	strb.w	r1, [r3], #1
 800d1b0:	e7f9      	b.n	800d1a6 <memset+0x4>

0800d1b2 <strncmp>:
 800d1b2:	b510      	push	{r4, lr}
 800d1b4:	b16a      	cbz	r2, 800d1d2 <strncmp+0x20>
 800d1b6:	3901      	subs	r1, #1
 800d1b8:	1884      	adds	r4, r0, r2
 800d1ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1be:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d103      	bne.n	800d1ce <strncmp+0x1c>
 800d1c6:	42a0      	cmp	r0, r4
 800d1c8:	d001      	beq.n	800d1ce <strncmp+0x1c>
 800d1ca:	2a00      	cmp	r2, #0
 800d1cc:	d1f5      	bne.n	800d1ba <strncmp+0x8>
 800d1ce:	1ad0      	subs	r0, r2, r3
 800d1d0:	bd10      	pop	{r4, pc}
 800d1d2:	4610      	mov	r0, r2
 800d1d4:	e7fc      	b.n	800d1d0 <strncmp+0x1e>
	...

0800d1d8 <_close_r>:
 800d1d8:	b538      	push	{r3, r4, r5, lr}
 800d1da:	4d06      	ldr	r5, [pc, #24]	@ (800d1f4 <_close_r+0x1c>)
 800d1dc:	2300      	movs	r3, #0
 800d1de:	4604      	mov	r4, r0
 800d1e0:	4608      	mov	r0, r1
 800d1e2:	602b      	str	r3, [r5, #0]
 800d1e4:	f7f9 f860 	bl	80062a8 <_close>
 800d1e8:	1c43      	adds	r3, r0, #1
 800d1ea:	d102      	bne.n	800d1f2 <_close_r+0x1a>
 800d1ec:	682b      	ldr	r3, [r5, #0]
 800d1ee:	b103      	cbz	r3, 800d1f2 <_close_r+0x1a>
 800d1f0:	6023      	str	r3, [r4, #0]
 800d1f2:	bd38      	pop	{r3, r4, r5, pc}
 800d1f4:	200027e8 	.word	0x200027e8

0800d1f8 <_lseek_r>:
 800d1f8:	b538      	push	{r3, r4, r5, lr}
 800d1fa:	4d07      	ldr	r5, [pc, #28]	@ (800d218 <_lseek_r+0x20>)
 800d1fc:	4604      	mov	r4, r0
 800d1fe:	4608      	mov	r0, r1
 800d200:	4611      	mov	r1, r2
 800d202:	2200      	movs	r2, #0
 800d204:	602a      	str	r2, [r5, #0]
 800d206:	461a      	mov	r2, r3
 800d208:	f7f9 f875 	bl	80062f6 <_lseek>
 800d20c:	1c43      	adds	r3, r0, #1
 800d20e:	d102      	bne.n	800d216 <_lseek_r+0x1e>
 800d210:	682b      	ldr	r3, [r5, #0]
 800d212:	b103      	cbz	r3, 800d216 <_lseek_r+0x1e>
 800d214:	6023      	str	r3, [r4, #0]
 800d216:	bd38      	pop	{r3, r4, r5, pc}
 800d218:	200027e8 	.word	0x200027e8

0800d21c <_read_r>:
 800d21c:	b538      	push	{r3, r4, r5, lr}
 800d21e:	4d07      	ldr	r5, [pc, #28]	@ (800d23c <_read_r+0x20>)
 800d220:	4604      	mov	r4, r0
 800d222:	4608      	mov	r0, r1
 800d224:	4611      	mov	r1, r2
 800d226:	2200      	movs	r2, #0
 800d228:	602a      	str	r2, [r5, #0]
 800d22a:	461a      	mov	r2, r3
 800d22c:	f7f9 f803 	bl	8006236 <_read>
 800d230:	1c43      	adds	r3, r0, #1
 800d232:	d102      	bne.n	800d23a <_read_r+0x1e>
 800d234:	682b      	ldr	r3, [r5, #0]
 800d236:	b103      	cbz	r3, 800d23a <_read_r+0x1e>
 800d238:	6023      	str	r3, [r4, #0]
 800d23a:	bd38      	pop	{r3, r4, r5, pc}
 800d23c:	200027e8 	.word	0x200027e8

0800d240 <_sbrk_r>:
 800d240:	b538      	push	{r3, r4, r5, lr}
 800d242:	4d06      	ldr	r5, [pc, #24]	@ (800d25c <_sbrk_r+0x1c>)
 800d244:	2300      	movs	r3, #0
 800d246:	4604      	mov	r4, r0
 800d248:	4608      	mov	r0, r1
 800d24a:	602b      	str	r3, [r5, #0]
 800d24c:	f7f9 f860 	bl	8006310 <_sbrk>
 800d250:	1c43      	adds	r3, r0, #1
 800d252:	d102      	bne.n	800d25a <_sbrk_r+0x1a>
 800d254:	682b      	ldr	r3, [r5, #0]
 800d256:	b103      	cbz	r3, 800d25a <_sbrk_r+0x1a>
 800d258:	6023      	str	r3, [r4, #0]
 800d25a:	bd38      	pop	{r3, r4, r5, pc}
 800d25c:	200027e8 	.word	0x200027e8

0800d260 <_write_r>:
 800d260:	b538      	push	{r3, r4, r5, lr}
 800d262:	4d07      	ldr	r5, [pc, #28]	@ (800d280 <_write_r+0x20>)
 800d264:	4604      	mov	r4, r0
 800d266:	4608      	mov	r0, r1
 800d268:	4611      	mov	r1, r2
 800d26a:	2200      	movs	r2, #0
 800d26c:	602a      	str	r2, [r5, #0]
 800d26e:	461a      	mov	r2, r3
 800d270:	f7f8 fffe 	bl	8006270 <_write>
 800d274:	1c43      	adds	r3, r0, #1
 800d276:	d102      	bne.n	800d27e <_write_r+0x1e>
 800d278:	682b      	ldr	r3, [r5, #0]
 800d27a:	b103      	cbz	r3, 800d27e <_write_r+0x1e>
 800d27c:	6023      	str	r3, [r4, #0]
 800d27e:	bd38      	pop	{r3, r4, r5, pc}
 800d280:	200027e8 	.word	0x200027e8

0800d284 <__errno>:
 800d284:	4b01      	ldr	r3, [pc, #4]	@ (800d28c <__errno+0x8>)
 800d286:	6818      	ldr	r0, [r3, #0]
 800d288:	4770      	bx	lr
 800d28a:	bf00      	nop
 800d28c:	200001dc 	.word	0x200001dc

0800d290 <__libc_init_array>:
 800d290:	b570      	push	{r4, r5, r6, lr}
 800d292:	4d0d      	ldr	r5, [pc, #52]	@ (800d2c8 <__libc_init_array+0x38>)
 800d294:	4c0d      	ldr	r4, [pc, #52]	@ (800d2cc <__libc_init_array+0x3c>)
 800d296:	1b64      	subs	r4, r4, r5
 800d298:	10a4      	asrs	r4, r4, #2
 800d29a:	2600      	movs	r6, #0
 800d29c:	42a6      	cmp	r6, r4
 800d29e:	d109      	bne.n	800d2b4 <__libc_init_array+0x24>
 800d2a0:	4d0b      	ldr	r5, [pc, #44]	@ (800d2d0 <__libc_init_array+0x40>)
 800d2a2:	4c0c      	ldr	r4, [pc, #48]	@ (800d2d4 <__libc_init_array+0x44>)
 800d2a4:	f002 feac 	bl	8010000 <_init>
 800d2a8:	1b64      	subs	r4, r4, r5
 800d2aa:	10a4      	asrs	r4, r4, #2
 800d2ac:	2600      	movs	r6, #0
 800d2ae:	42a6      	cmp	r6, r4
 800d2b0:	d105      	bne.n	800d2be <__libc_init_array+0x2e>
 800d2b2:	bd70      	pop	{r4, r5, r6, pc}
 800d2b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2b8:	4798      	blx	r3
 800d2ba:	3601      	adds	r6, #1
 800d2bc:	e7ee      	b.n	800d29c <__libc_init_array+0xc>
 800d2be:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2c2:	4798      	blx	r3
 800d2c4:	3601      	adds	r6, #1
 800d2c6:	e7f2      	b.n	800d2ae <__libc_init_array+0x1e>
 800d2c8:	080104a8 	.word	0x080104a8
 800d2cc:	080104a8 	.word	0x080104a8
 800d2d0:	080104a8 	.word	0x080104a8
 800d2d4:	080104ac 	.word	0x080104ac

0800d2d8 <__retarget_lock_init_recursive>:
 800d2d8:	4770      	bx	lr

0800d2da <__retarget_lock_acquire_recursive>:
 800d2da:	4770      	bx	lr

0800d2dc <__retarget_lock_release_recursive>:
 800d2dc:	4770      	bx	lr

0800d2de <memcpy>:
 800d2de:	440a      	add	r2, r1
 800d2e0:	4291      	cmp	r1, r2
 800d2e2:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2e6:	d100      	bne.n	800d2ea <memcpy+0xc>
 800d2e8:	4770      	bx	lr
 800d2ea:	b510      	push	{r4, lr}
 800d2ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2f4:	4291      	cmp	r1, r2
 800d2f6:	d1f9      	bne.n	800d2ec <memcpy+0xe>
 800d2f8:	bd10      	pop	{r4, pc}
 800d2fa:	0000      	movs	r0, r0
 800d2fc:	0000      	movs	r0, r0
	...

0800d300 <nan>:
 800d300:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d308 <nan+0x8>
 800d304:	4770      	bx	lr
 800d306:	bf00      	nop
 800d308:	00000000 	.word	0x00000000
 800d30c:	7ff80000 	.word	0x7ff80000

0800d310 <_free_r>:
 800d310:	b538      	push	{r3, r4, r5, lr}
 800d312:	4605      	mov	r5, r0
 800d314:	2900      	cmp	r1, #0
 800d316:	d041      	beq.n	800d39c <_free_r+0x8c>
 800d318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d31c:	1f0c      	subs	r4, r1, #4
 800d31e:	2b00      	cmp	r3, #0
 800d320:	bfb8      	it	lt
 800d322:	18e4      	addlt	r4, r4, r3
 800d324:	f7ff f81c 	bl	800c360 <__malloc_lock>
 800d328:	4a1d      	ldr	r2, [pc, #116]	@ (800d3a0 <_free_r+0x90>)
 800d32a:	6813      	ldr	r3, [r2, #0]
 800d32c:	b933      	cbnz	r3, 800d33c <_free_r+0x2c>
 800d32e:	6063      	str	r3, [r4, #4]
 800d330:	6014      	str	r4, [r2, #0]
 800d332:	4628      	mov	r0, r5
 800d334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d338:	f7ff b818 	b.w	800c36c <__malloc_unlock>
 800d33c:	42a3      	cmp	r3, r4
 800d33e:	d908      	bls.n	800d352 <_free_r+0x42>
 800d340:	6820      	ldr	r0, [r4, #0]
 800d342:	1821      	adds	r1, r4, r0
 800d344:	428b      	cmp	r3, r1
 800d346:	bf01      	itttt	eq
 800d348:	6819      	ldreq	r1, [r3, #0]
 800d34a:	685b      	ldreq	r3, [r3, #4]
 800d34c:	1809      	addeq	r1, r1, r0
 800d34e:	6021      	streq	r1, [r4, #0]
 800d350:	e7ed      	b.n	800d32e <_free_r+0x1e>
 800d352:	461a      	mov	r2, r3
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	b10b      	cbz	r3, 800d35c <_free_r+0x4c>
 800d358:	42a3      	cmp	r3, r4
 800d35a:	d9fa      	bls.n	800d352 <_free_r+0x42>
 800d35c:	6811      	ldr	r1, [r2, #0]
 800d35e:	1850      	adds	r0, r2, r1
 800d360:	42a0      	cmp	r0, r4
 800d362:	d10b      	bne.n	800d37c <_free_r+0x6c>
 800d364:	6820      	ldr	r0, [r4, #0]
 800d366:	4401      	add	r1, r0
 800d368:	1850      	adds	r0, r2, r1
 800d36a:	4283      	cmp	r3, r0
 800d36c:	6011      	str	r1, [r2, #0]
 800d36e:	d1e0      	bne.n	800d332 <_free_r+0x22>
 800d370:	6818      	ldr	r0, [r3, #0]
 800d372:	685b      	ldr	r3, [r3, #4]
 800d374:	6053      	str	r3, [r2, #4]
 800d376:	4408      	add	r0, r1
 800d378:	6010      	str	r0, [r2, #0]
 800d37a:	e7da      	b.n	800d332 <_free_r+0x22>
 800d37c:	d902      	bls.n	800d384 <_free_r+0x74>
 800d37e:	230c      	movs	r3, #12
 800d380:	602b      	str	r3, [r5, #0]
 800d382:	e7d6      	b.n	800d332 <_free_r+0x22>
 800d384:	6820      	ldr	r0, [r4, #0]
 800d386:	1821      	adds	r1, r4, r0
 800d388:	428b      	cmp	r3, r1
 800d38a:	bf04      	itt	eq
 800d38c:	6819      	ldreq	r1, [r3, #0]
 800d38e:	685b      	ldreq	r3, [r3, #4]
 800d390:	6063      	str	r3, [r4, #4]
 800d392:	bf04      	itt	eq
 800d394:	1809      	addeq	r1, r1, r0
 800d396:	6021      	streq	r1, [r4, #0]
 800d398:	6054      	str	r4, [r2, #4]
 800d39a:	e7ca      	b.n	800d332 <_free_r+0x22>
 800d39c:	bd38      	pop	{r3, r4, r5, pc}
 800d39e:	bf00      	nop
 800d3a0:	200026a8 	.word	0x200026a8

0800d3a4 <rshift>:
 800d3a4:	6903      	ldr	r3, [r0, #16]
 800d3a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d3aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d3b2:	f100 0414 	add.w	r4, r0, #20
 800d3b6:	dd45      	ble.n	800d444 <rshift+0xa0>
 800d3b8:	f011 011f 	ands.w	r1, r1, #31
 800d3bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d3c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d3c4:	d10c      	bne.n	800d3e0 <rshift+0x3c>
 800d3c6:	f100 0710 	add.w	r7, r0, #16
 800d3ca:	4629      	mov	r1, r5
 800d3cc:	42b1      	cmp	r1, r6
 800d3ce:	d334      	bcc.n	800d43a <rshift+0x96>
 800d3d0:	1a9b      	subs	r3, r3, r2
 800d3d2:	009b      	lsls	r3, r3, #2
 800d3d4:	1eea      	subs	r2, r5, #3
 800d3d6:	4296      	cmp	r6, r2
 800d3d8:	bf38      	it	cc
 800d3da:	2300      	movcc	r3, #0
 800d3dc:	4423      	add	r3, r4
 800d3de:	e015      	b.n	800d40c <rshift+0x68>
 800d3e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d3e4:	f1c1 0820 	rsb	r8, r1, #32
 800d3e8:	40cf      	lsrs	r7, r1
 800d3ea:	f105 0e04 	add.w	lr, r5, #4
 800d3ee:	46a1      	mov	r9, r4
 800d3f0:	4576      	cmp	r6, lr
 800d3f2:	46f4      	mov	ip, lr
 800d3f4:	d815      	bhi.n	800d422 <rshift+0x7e>
 800d3f6:	1a9a      	subs	r2, r3, r2
 800d3f8:	0092      	lsls	r2, r2, #2
 800d3fa:	3a04      	subs	r2, #4
 800d3fc:	3501      	adds	r5, #1
 800d3fe:	42ae      	cmp	r6, r5
 800d400:	bf38      	it	cc
 800d402:	2200      	movcc	r2, #0
 800d404:	18a3      	adds	r3, r4, r2
 800d406:	50a7      	str	r7, [r4, r2]
 800d408:	b107      	cbz	r7, 800d40c <rshift+0x68>
 800d40a:	3304      	adds	r3, #4
 800d40c:	1b1a      	subs	r2, r3, r4
 800d40e:	42a3      	cmp	r3, r4
 800d410:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d414:	bf08      	it	eq
 800d416:	2300      	moveq	r3, #0
 800d418:	6102      	str	r2, [r0, #16]
 800d41a:	bf08      	it	eq
 800d41c:	6143      	streq	r3, [r0, #20]
 800d41e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d422:	f8dc c000 	ldr.w	ip, [ip]
 800d426:	fa0c fc08 	lsl.w	ip, ip, r8
 800d42a:	ea4c 0707 	orr.w	r7, ip, r7
 800d42e:	f849 7b04 	str.w	r7, [r9], #4
 800d432:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d436:	40cf      	lsrs	r7, r1
 800d438:	e7da      	b.n	800d3f0 <rshift+0x4c>
 800d43a:	f851 cb04 	ldr.w	ip, [r1], #4
 800d43e:	f847 cf04 	str.w	ip, [r7, #4]!
 800d442:	e7c3      	b.n	800d3cc <rshift+0x28>
 800d444:	4623      	mov	r3, r4
 800d446:	e7e1      	b.n	800d40c <rshift+0x68>

0800d448 <__hexdig_fun>:
 800d448:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d44c:	2b09      	cmp	r3, #9
 800d44e:	d802      	bhi.n	800d456 <__hexdig_fun+0xe>
 800d450:	3820      	subs	r0, #32
 800d452:	b2c0      	uxtb	r0, r0
 800d454:	4770      	bx	lr
 800d456:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d45a:	2b05      	cmp	r3, #5
 800d45c:	d801      	bhi.n	800d462 <__hexdig_fun+0x1a>
 800d45e:	3847      	subs	r0, #71	@ 0x47
 800d460:	e7f7      	b.n	800d452 <__hexdig_fun+0xa>
 800d462:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d466:	2b05      	cmp	r3, #5
 800d468:	d801      	bhi.n	800d46e <__hexdig_fun+0x26>
 800d46a:	3827      	subs	r0, #39	@ 0x27
 800d46c:	e7f1      	b.n	800d452 <__hexdig_fun+0xa>
 800d46e:	2000      	movs	r0, #0
 800d470:	4770      	bx	lr
	...

0800d474 <__gethex>:
 800d474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d478:	b085      	sub	sp, #20
 800d47a:	468a      	mov	sl, r1
 800d47c:	9302      	str	r3, [sp, #8]
 800d47e:	680b      	ldr	r3, [r1, #0]
 800d480:	9001      	str	r0, [sp, #4]
 800d482:	4690      	mov	r8, r2
 800d484:	1c9c      	adds	r4, r3, #2
 800d486:	46a1      	mov	r9, r4
 800d488:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d48c:	2830      	cmp	r0, #48	@ 0x30
 800d48e:	d0fa      	beq.n	800d486 <__gethex+0x12>
 800d490:	eba9 0303 	sub.w	r3, r9, r3
 800d494:	f1a3 0b02 	sub.w	fp, r3, #2
 800d498:	f7ff ffd6 	bl	800d448 <__hexdig_fun>
 800d49c:	4605      	mov	r5, r0
 800d49e:	2800      	cmp	r0, #0
 800d4a0:	d168      	bne.n	800d574 <__gethex+0x100>
 800d4a2:	49a0      	ldr	r1, [pc, #640]	@ (800d724 <__gethex+0x2b0>)
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	4648      	mov	r0, r9
 800d4a8:	f7ff fe83 	bl	800d1b2 <strncmp>
 800d4ac:	4607      	mov	r7, r0
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d167      	bne.n	800d582 <__gethex+0x10e>
 800d4b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d4b6:	4626      	mov	r6, r4
 800d4b8:	f7ff ffc6 	bl	800d448 <__hexdig_fun>
 800d4bc:	2800      	cmp	r0, #0
 800d4be:	d062      	beq.n	800d586 <__gethex+0x112>
 800d4c0:	4623      	mov	r3, r4
 800d4c2:	7818      	ldrb	r0, [r3, #0]
 800d4c4:	2830      	cmp	r0, #48	@ 0x30
 800d4c6:	4699      	mov	r9, r3
 800d4c8:	f103 0301 	add.w	r3, r3, #1
 800d4cc:	d0f9      	beq.n	800d4c2 <__gethex+0x4e>
 800d4ce:	f7ff ffbb 	bl	800d448 <__hexdig_fun>
 800d4d2:	fab0 f580 	clz	r5, r0
 800d4d6:	096d      	lsrs	r5, r5, #5
 800d4d8:	f04f 0b01 	mov.w	fp, #1
 800d4dc:	464a      	mov	r2, r9
 800d4de:	4616      	mov	r6, r2
 800d4e0:	3201      	adds	r2, #1
 800d4e2:	7830      	ldrb	r0, [r6, #0]
 800d4e4:	f7ff ffb0 	bl	800d448 <__hexdig_fun>
 800d4e8:	2800      	cmp	r0, #0
 800d4ea:	d1f8      	bne.n	800d4de <__gethex+0x6a>
 800d4ec:	498d      	ldr	r1, [pc, #564]	@ (800d724 <__gethex+0x2b0>)
 800d4ee:	2201      	movs	r2, #1
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	f7ff fe5e 	bl	800d1b2 <strncmp>
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d13f      	bne.n	800d57a <__gethex+0x106>
 800d4fa:	b944      	cbnz	r4, 800d50e <__gethex+0x9a>
 800d4fc:	1c74      	adds	r4, r6, #1
 800d4fe:	4622      	mov	r2, r4
 800d500:	4616      	mov	r6, r2
 800d502:	3201      	adds	r2, #1
 800d504:	7830      	ldrb	r0, [r6, #0]
 800d506:	f7ff ff9f 	bl	800d448 <__hexdig_fun>
 800d50a:	2800      	cmp	r0, #0
 800d50c:	d1f8      	bne.n	800d500 <__gethex+0x8c>
 800d50e:	1ba4      	subs	r4, r4, r6
 800d510:	00a7      	lsls	r7, r4, #2
 800d512:	7833      	ldrb	r3, [r6, #0]
 800d514:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d518:	2b50      	cmp	r3, #80	@ 0x50
 800d51a:	d13e      	bne.n	800d59a <__gethex+0x126>
 800d51c:	7873      	ldrb	r3, [r6, #1]
 800d51e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d520:	d033      	beq.n	800d58a <__gethex+0x116>
 800d522:	2b2d      	cmp	r3, #45	@ 0x2d
 800d524:	d034      	beq.n	800d590 <__gethex+0x11c>
 800d526:	1c71      	adds	r1, r6, #1
 800d528:	2400      	movs	r4, #0
 800d52a:	7808      	ldrb	r0, [r1, #0]
 800d52c:	f7ff ff8c 	bl	800d448 <__hexdig_fun>
 800d530:	1e43      	subs	r3, r0, #1
 800d532:	b2db      	uxtb	r3, r3
 800d534:	2b18      	cmp	r3, #24
 800d536:	d830      	bhi.n	800d59a <__gethex+0x126>
 800d538:	f1a0 0210 	sub.w	r2, r0, #16
 800d53c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d540:	f7ff ff82 	bl	800d448 <__hexdig_fun>
 800d544:	f100 3cff 	add.w	ip, r0, #4294967295
 800d548:	fa5f fc8c 	uxtb.w	ip, ip
 800d54c:	f1bc 0f18 	cmp.w	ip, #24
 800d550:	f04f 030a 	mov.w	r3, #10
 800d554:	d91e      	bls.n	800d594 <__gethex+0x120>
 800d556:	b104      	cbz	r4, 800d55a <__gethex+0xe6>
 800d558:	4252      	negs	r2, r2
 800d55a:	4417      	add	r7, r2
 800d55c:	f8ca 1000 	str.w	r1, [sl]
 800d560:	b1ed      	cbz	r5, 800d59e <__gethex+0x12a>
 800d562:	f1bb 0f00 	cmp.w	fp, #0
 800d566:	bf0c      	ite	eq
 800d568:	2506      	moveq	r5, #6
 800d56a:	2500      	movne	r5, #0
 800d56c:	4628      	mov	r0, r5
 800d56e:	b005      	add	sp, #20
 800d570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d574:	2500      	movs	r5, #0
 800d576:	462c      	mov	r4, r5
 800d578:	e7b0      	b.n	800d4dc <__gethex+0x68>
 800d57a:	2c00      	cmp	r4, #0
 800d57c:	d1c7      	bne.n	800d50e <__gethex+0x9a>
 800d57e:	4627      	mov	r7, r4
 800d580:	e7c7      	b.n	800d512 <__gethex+0x9e>
 800d582:	464e      	mov	r6, r9
 800d584:	462f      	mov	r7, r5
 800d586:	2501      	movs	r5, #1
 800d588:	e7c3      	b.n	800d512 <__gethex+0x9e>
 800d58a:	2400      	movs	r4, #0
 800d58c:	1cb1      	adds	r1, r6, #2
 800d58e:	e7cc      	b.n	800d52a <__gethex+0xb6>
 800d590:	2401      	movs	r4, #1
 800d592:	e7fb      	b.n	800d58c <__gethex+0x118>
 800d594:	fb03 0002 	mla	r0, r3, r2, r0
 800d598:	e7ce      	b.n	800d538 <__gethex+0xc4>
 800d59a:	4631      	mov	r1, r6
 800d59c:	e7de      	b.n	800d55c <__gethex+0xe8>
 800d59e:	eba6 0309 	sub.w	r3, r6, r9
 800d5a2:	3b01      	subs	r3, #1
 800d5a4:	4629      	mov	r1, r5
 800d5a6:	2b07      	cmp	r3, #7
 800d5a8:	dc0a      	bgt.n	800d5c0 <__gethex+0x14c>
 800d5aa:	9801      	ldr	r0, [sp, #4]
 800d5ac:	f000 fa46 	bl	800da3c <_Balloc>
 800d5b0:	4604      	mov	r4, r0
 800d5b2:	b940      	cbnz	r0, 800d5c6 <__gethex+0x152>
 800d5b4:	4b5c      	ldr	r3, [pc, #368]	@ (800d728 <__gethex+0x2b4>)
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	21e4      	movs	r1, #228	@ 0xe4
 800d5ba:	485c      	ldr	r0, [pc, #368]	@ (800d72c <__gethex+0x2b8>)
 800d5bc:	f000 ffaa 	bl	800e514 <__assert_func>
 800d5c0:	3101      	adds	r1, #1
 800d5c2:	105b      	asrs	r3, r3, #1
 800d5c4:	e7ef      	b.n	800d5a6 <__gethex+0x132>
 800d5c6:	f100 0a14 	add.w	sl, r0, #20
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	4655      	mov	r5, sl
 800d5ce:	469b      	mov	fp, r3
 800d5d0:	45b1      	cmp	r9, r6
 800d5d2:	d337      	bcc.n	800d644 <__gethex+0x1d0>
 800d5d4:	f845 bb04 	str.w	fp, [r5], #4
 800d5d8:	eba5 050a 	sub.w	r5, r5, sl
 800d5dc:	10ad      	asrs	r5, r5, #2
 800d5de:	6125      	str	r5, [r4, #16]
 800d5e0:	4658      	mov	r0, fp
 800d5e2:	f000 fb1d 	bl	800dc20 <__hi0bits>
 800d5e6:	016d      	lsls	r5, r5, #5
 800d5e8:	f8d8 6000 	ldr.w	r6, [r8]
 800d5ec:	1a2d      	subs	r5, r5, r0
 800d5ee:	42b5      	cmp	r5, r6
 800d5f0:	dd54      	ble.n	800d69c <__gethex+0x228>
 800d5f2:	1bad      	subs	r5, r5, r6
 800d5f4:	4629      	mov	r1, r5
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	f000 feb1 	bl	800e35e <__any_on>
 800d5fc:	4681      	mov	r9, r0
 800d5fe:	b178      	cbz	r0, 800d620 <__gethex+0x1ac>
 800d600:	1e6b      	subs	r3, r5, #1
 800d602:	1159      	asrs	r1, r3, #5
 800d604:	f003 021f 	and.w	r2, r3, #31
 800d608:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d60c:	f04f 0901 	mov.w	r9, #1
 800d610:	fa09 f202 	lsl.w	r2, r9, r2
 800d614:	420a      	tst	r2, r1
 800d616:	d003      	beq.n	800d620 <__gethex+0x1ac>
 800d618:	454b      	cmp	r3, r9
 800d61a:	dc36      	bgt.n	800d68a <__gethex+0x216>
 800d61c:	f04f 0902 	mov.w	r9, #2
 800d620:	4629      	mov	r1, r5
 800d622:	4620      	mov	r0, r4
 800d624:	f7ff febe 	bl	800d3a4 <rshift>
 800d628:	442f      	add	r7, r5
 800d62a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d62e:	42bb      	cmp	r3, r7
 800d630:	da42      	bge.n	800d6b8 <__gethex+0x244>
 800d632:	9801      	ldr	r0, [sp, #4]
 800d634:	4621      	mov	r1, r4
 800d636:	f000 fa41 	bl	800dabc <_Bfree>
 800d63a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d63c:	2300      	movs	r3, #0
 800d63e:	6013      	str	r3, [r2, #0]
 800d640:	25a3      	movs	r5, #163	@ 0xa3
 800d642:	e793      	b.n	800d56c <__gethex+0xf8>
 800d644:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d648:	2a2e      	cmp	r2, #46	@ 0x2e
 800d64a:	d012      	beq.n	800d672 <__gethex+0x1fe>
 800d64c:	2b20      	cmp	r3, #32
 800d64e:	d104      	bne.n	800d65a <__gethex+0x1e6>
 800d650:	f845 bb04 	str.w	fp, [r5], #4
 800d654:	f04f 0b00 	mov.w	fp, #0
 800d658:	465b      	mov	r3, fp
 800d65a:	7830      	ldrb	r0, [r6, #0]
 800d65c:	9303      	str	r3, [sp, #12]
 800d65e:	f7ff fef3 	bl	800d448 <__hexdig_fun>
 800d662:	9b03      	ldr	r3, [sp, #12]
 800d664:	f000 000f 	and.w	r0, r0, #15
 800d668:	4098      	lsls	r0, r3
 800d66a:	ea4b 0b00 	orr.w	fp, fp, r0
 800d66e:	3304      	adds	r3, #4
 800d670:	e7ae      	b.n	800d5d0 <__gethex+0x15c>
 800d672:	45b1      	cmp	r9, r6
 800d674:	d8ea      	bhi.n	800d64c <__gethex+0x1d8>
 800d676:	492b      	ldr	r1, [pc, #172]	@ (800d724 <__gethex+0x2b0>)
 800d678:	9303      	str	r3, [sp, #12]
 800d67a:	2201      	movs	r2, #1
 800d67c:	4630      	mov	r0, r6
 800d67e:	f7ff fd98 	bl	800d1b2 <strncmp>
 800d682:	9b03      	ldr	r3, [sp, #12]
 800d684:	2800      	cmp	r0, #0
 800d686:	d1e1      	bne.n	800d64c <__gethex+0x1d8>
 800d688:	e7a2      	b.n	800d5d0 <__gethex+0x15c>
 800d68a:	1ea9      	subs	r1, r5, #2
 800d68c:	4620      	mov	r0, r4
 800d68e:	f000 fe66 	bl	800e35e <__any_on>
 800d692:	2800      	cmp	r0, #0
 800d694:	d0c2      	beq.n	800d61c <__gethex+0x1a8>
 800d696:	f04f 0903 	mov.w	r9, #3
 800d69a:	e7c1      	b.n	800d620 <__gethex+0x1ac>
 800d69c:	da09      	bge.n	800d6b2 <__gethex+0x23e>
 800d69e:	1b75      	subs	r5, r6, r5
 800d6a0:	4621      	mov	r1, r4
 800d6a2:	9801      	ldr	r0, [sp, #4]
 800d6a4:	462a      	mov	r2, r5
 800d6a6:	f000 fc21 	bl	800deec <__lshift>
 800d6aa:	1b7f      	subs	r7, r7, r5
 800d6ac:	4604      	mov	r4, r0
 800d6ae:	f100 0a14 	add.w	sl, r0, #20
 800d6b2:	f04f 0900 	mov.w	r9, #0
 800d6b6:	e7b8      	b.n	800d62a <__gethex+0x1b6>
 800d6b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d6bc:	42bd      	cmp	r5, r7
 800d6be:	dd6f      	ble.n	800d7a0 <__gethex+0x32c>
 800d6c0:	1bed      	subs	r5, r5, r7
 800d6c2:	42ae      	cmp	r6, r5
 800d6c4:	dc34      	bgt.n	800d730 <__gethex+0x2bc>
 800d6c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6ca:	2b02      	cmp	r3, #2
 800d6cc:	d022      	beq.n	800d714 <__gethex+0x2a0>
 800d6ce:	2b03      	cmp	r3, #3
 800d6d0:	d024      	beq.n	800d71c <__gethex+0x2a8>
 800d6d2:	2b01      	cmp	r3, #1
 800d6d4:	d115      	bne.n	800d702 <__gethex+0x28e>
 800d6d6:	42ae      	cmp	r6, r5
 800d6d8:	d113      	bne.n	800d702 <__gethex+0x28e>
 800d6da:	2e01      	cmp	r6, #1
 800d6dc:	d10b      	bne.n	800d6f6 <__gethex+0x282>
 800d6de:	9a02      	ldr	r2, [sp, #8]
 800d6e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d6e4:	6013      	str	r3, [r2, #0]
 800d6e6:	2301      	movs	r3, #1
 800d6e8:	6123      	str	r3, [r4, #16]
 800d6ea:	f8ca 3000 	str.w	r3, [sl]
 800d6ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d6f0:	2562      	movs	r5, #98	@ 0x62
 800d6f2:	601c      	str	r4, [r3, #0]
 800d6f4:	e73a      	b.n	800d56c <__gethex+0xf8>
 800d6f6:	1e71      	subs	r1, r6, #1
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	f000 fe30 	bl	800e35e <__any_on>
 800d6fe:	2800      	cmp	r0, #0
 800d700:	d1ed      	bne.n	800d6de <__gethex+0x26a>
 800d702:	9801      	ldr	r0, [sp, #4]
 800d704:	4621      	mov	r1, r4
 800d706:	f000 f9d9 	bl	800dabc <_Bfree>
 800d70a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d70c:	2300      	movs	r3, #0
 800d70e:	6013      	str	r3, [r2, #0]
 800d710:	2550      	movs	r5, #80	@ 0x50
 800d712:	e72b      	b.n	800d56c <__gethex+0xf8>
 800d714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d716:	2b00      	cmp	r3, #0
 800d718:	d1f3      	bne.n	800d702 <__gethex+0x28e>
 800d71a:	e7e0      	b.n	800d6de <__gethex+0x26a>
 800d71c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d1dd      	bne.n	800d6de <__gethex+0x26a>
 800d722:	e7ee      	b.n	800d702 <__gethex+0x28e>
 800d724:	08010080 	.word	0x08010080
 800d728:	080100e8 	.word	0x080100e8
 800d72c:	080100f9 	.word	0x080100f9
 800d730:	1e6f      	subs	r7, r5, #1
 800d732:	f1b9 0f00 	cmp.w	r9, #0
 800d736:	d130      	bne.n	800d79a <__gethex+0x326>
 800d738:	b127      	cbz	r7, 800d744 <__gethex+0x2d0>
 800d73a:	4639      	mov	r1, r7
 800d73c:	4620      	mov	r0, r4
 800d73e:	f000 fe0e 	bl	800e35e <__any_on>
 800d742:	4681      	mov	r9, r0
 800d744:	117a      	asrs	r2, r7, #5
 800d746:	2301      	movs	r3, #1
 800d748:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d74c:	f007 071f 	and.w	r7, r7, #31
 800d750:	40bb      	lsls	r3, r7
 800d752:	4213      	tst	r3, r2
 800d754:	4629      	mov	r1, r5
 800d756:	4620      	mov	r0, r4
 800d758:	bf18      	it	ne
 800d75a:	f049 0902 	orrne.w	r9, r9, #2
 800d75e:	f7ff fe21 	bl	800d3a4 <rshift>
 800d762:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d766:	1b76      	subs	r6, r6, r5
 800d768:	2502      	movs	r5, #2
 800d76a:	f1b9 0f00 	cmp.w	r9, #0
 800d76e:	d047      	beq.n	800d800 <__gethex+0x38c>
 800d770:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d774:	2b02      	cmp	r3, #2
 800d776:	d015      	beq.n	800d7a4 <__gethex+0x330>
 800d778:	2b03      	cmp	r3, #3
 800d77a:	d017      	beq.n	800d7ac <__gethex+0x338>
 800d77c:	2b01      	cmp	r3, #1
 800d77e:	d109      	bne.n	800d794 <__gethex+0x320>
 800d780:	f019 0f02 	tst.w	r9, #2
 800d784:	d006      	beq.n	800d794 <__gethex+0x320>
 800d786:	f8da 3000 	ldr.w	r3, [sl]
 800d78a:	ea49 0903 	orr.w	r9, r9, r3
 800d78e:	f019 0f01 	tst.w	r9, #1
 800d792:	d10e      	bne.n	800d7b2 <__gethex+0x33e>
 800d794:	f045 0510 	orr.w	r5, r5, #16
 800d798:	e032      	b.n	800d800 <__gethex+0x38c>
 800d79a:	f04f 0901 	mov.w	r9, #1
 800d79e:	e7d1      	b.n	800d744 <__gethex+0x2d0>
 800d7a0:	2501      	movs	r5, #1
 800d7a2:	e7e2      	b.n	800d76a <__gethex+0x2f6>
 800d7a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7a6:	f1c3 0301 	rsb	r3, r3, #1
 800d7aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d0f0      	beq.n	800d794 <__gethex+0x320>
 800d7b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d7b6:	f104 0314 	add.w	r3, r4, #20
 800d7ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d7be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d7c2:	f04f 0c00 	mov.w	ip, #0
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d7d0:	d01b      	beq.n	800d80a <__gethex+0x396>
 800d7d2:	3201      	adds	r2, #1
 800d7d4:	6002      	str	r2, [r0, #0]
 800d7d6:	2d02      	cmp	r5, #2
 800d7d8:	f104 0314 	add.w	r3, r4, #20
 800d7dc:	d13c      	bne.n	800d858 <__gethex+0x3e4>
 800d7de:	f8d8 2000 	ldr.w	r2, [r8]
 800d7e2:	3a01      	subs	r2, #1
 800d7e4:	42b2      	cmp	r2, r6
 800d7e6:	d109      	bne.n	800d7fc <__gethex+0x388>
 800d7e8:	1171      	asrs	r1, r6, #5
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d7f0:	f006 061f 	and.w	r6, r6, #31
 800d7f4:	fa02 f606 	lsl.w	r6, r2, r6
 800d7f8:	421e      	tst	r6, r3
 800d7fa:	d13a      	bne.n	800d872 <__gethex+0x3fe>
 800d7fc:	f045 0520 	orr.w	r5, r5, #32
 800d800:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d802:	601c      	str	r4, [r3, #0]
 800d804:	9b02      	ldr	r3, [sp, #8]
 800d806:	601f      	str	r7, [r3, #0]
 800d808:	e6b0      	b.n	800d56c <__gethex+0xf8>
 800d80a:	4299      	cmp	r1, r3
 800d80c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d810:	d8d9      	bhi.n	800d7c6 <__gethex+0x352>
 800d812:	68a3      	ldr	r3, [r4, #8]
 800d814:	459b      	cmp	fp, r3
 800d816:	db17      	blt.n	800d848 <__gethex+0x3d4>
 800d818:	6861      	ldr	r1, [r4, #4]
 800d81a:	9801      	ldr	r0, [sp, #4]
 800d81c:	3101      	adds	r1, #1
 800d81e:	f000 f90d 	bl	800da3c <_Balloc>
 800d822:	4681      	mov	r9, r0
 800d824:	b918      	cbnz	r0, 800d82e <__gethex+0x3ba>
 800d826:	4b1a      	ldr	r3, [pc, #104]	@ (800d890 <__gethex+0x41c>)
 800d828:	4602      	mov	r2, r0
 800d82a:	2184      	movs	r1, #132	@ 0x84
 800d82c:	e6c5      	b.n	800d5ba <__gethex+0x146>
 800d82e:	6922      	ldr	r2, [r4, #16]
 800d830:	3202      	adds	r2, #2
 800d832:	f104 010c 	add.w	r1, r4, #12
 800d836:	0092      	lsls	r2, r2, #2
 800d838:	300c      	adds	r0, #12
 800d83a:	f7ff fd50 	bl	800d2de <memcpy>
 800d83e:	4621      	mov	r1, r4
 800d840:	9801      	ldr	r0, [sp, #4]
 800d842:	f000 f93b 	bl	800dabc <_Bfree>
 800d846:	464c      	mov	r4, r9
 800d848:	6923      	ldr	r3, [r4, #16]
 800d84a:	1c5a      	adds	r2, r3, #1
 800d84c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d850:	6122      	str	r2, [r4, #16]
 800d852:	2201      	movs	r2, #1
 800d854:	615a      	str	r2, [r3, #20]
 800d856:	e7be      	b.n	800d7d6 <__gethex+0x362>
 800d858:	6922      	ldr	r2, [r4, #16]
 800d85a:	455a      	cmp	r2, fp
 800d85c:	dd0b      	ble.n	800d876 <__gethex+0x402>
 800d85e:	2101      	movs	r1, #1
 800d860:	4620      	mov	r0, r4
 800d862:	f7ff fd9f 	bl	800d3a4 <rshift>
 800d866:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d86a:	3701      	adds	r7, #1
 800d86c:	42bb      	cmp	r3, r7
 800d86e:	f6ff aee0 	blt.w	800d632 <__gethex+0x1be>
 800d872:	2501      	movs	r5, #1
 800d874:	e7c2      	b.n	800d7fc <__gethex+0x388>
 800d876:	f016 061f 	ands.w	r6, r6, #31
 800d87a:	d0fa      	beq.n	800d872 <__gethex+0x3fe>
 800d87c:	4453      	add	r3, sl
 800d87e:	f1c6 0620 	rsb	r6, r6, #32
 800d882:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d886:	f000 f9cb 	bl	800dc20 <__hi0bits>
 800d88a:	42b0      	cmp	r0, r6
 800d88c:	dbe7      	blt.n	800d85e <__gethex+0x3ea>
 800d88e:	e7f0      	b.n	800d872 <__gethex+0x3fe>
 800d890:	080100e8 	.word	0x080100e8

0800d894 <L_shift>:
 800d894:	f1c2 0208 	rsb	r2, r2, #8
 800d898:	0092      	lsls	r2, r2, #2
 800d89a:	b570      	push	{r4, r5, r6, lr}
 800d89c:	f1c2 0620 	rsb	r6, r2, #32
 800d8a0:	6843      	ldr	r3, [r0, #4]
 800d8a2:	6804      	ldr	r4, [r0, #0]
 800d8a4:	fa03 f506 	lsl.w	r5, r3, r6
 800d8a8:	432c      	orrs	r4, r5
 800d8aa:	40d3      	lsrs	r3, r2
 800d8ac:	6004      	str	r4, [r0, #0]
 800d8ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800d8b2:	4288      	cmp	r0, r1
 800d8b4:	d3f4      	bcc.n	800d8a0 <L_shift+0xc>
 800d8b6:	bd70      	pop	{r4, r5, r6, pc}

0800d8b8 <__match>:
 800d8b8:	b530      	push	{r4, r5, lr}
 800d8ba:	6803      	ldr	r3, [r0, #0]
 800d8bc:	3301      	adds	r3, #1
 800d8be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8c2:	b914      	cbnz	r4, 800d8ca <__match+0x12>
 800d8c4:	6003      	str	r3, [r0, #0]
 800d8c6:	2001      	movs	r0, #1
 800d8c8:	bd30      	pop	{r4, r5, pc}
 800d8ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d8d2:	2d19      	cmp	r5, #25
 800d8d4:	bf98      	it	ls
 800d8d6:	3220      	addls	r2, #32
 800d8d8:	42a2      	cmp	r2, r4
 800d8da:	d0f0      	beq.n	800d8be <__match+0x6>
 800d8dc:	2000      	movs	r0, #0
 800d8de:	e7f3      	b.n	800d8c8 <__match+0x10>

0800d8e0 <__hexnan>:
 800d8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e4:	680b      	ldr	r3, [r1, #0]
 800d8e6:	6801      	ldr	r1, [r0, #0]
 800d8e8:	115e      	asrs	r6, r3, #5
 800d8ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d8ee:	f013 031f 	ands.w	r3, r3, #31
 800d8f2:	b087      	sub	sp, #28
 800d8f4:	bf18      	it	ne
 800d8f6:	3604      	addne	r6, #4
 800d8f8:	2500      	movs	r5, #0
 800d8fa:	1f37      	subs	r7, r6, #4
 800d8fc:	4682      	mov	sl, r0
 800d8fe:	4690      	mov	r8, r2
 800d900:	9301      	str	r3, [sp, #4]
 800d902:	f846 5c04 	str.w	r5, [r6, #-4]
 800d906:	46b9      	mov	r9, r7
 800d908:	463c      	mov	r4, r7
 800d90a:	9502      	str	r5, [sp, #8]
 800d90c:	46ab      	mov	fp, r5
 800d90e:	784a      	ldrb	r2, [r1, #1]
 800d910:	1c4b      	adds	r3, r1, #1
 800d912:	9303      	str	r3, [sp, #12]
 800d914:	b342      	cbz	r2, 800d968 <__hexnan+0x88>
 800d916:	4610      	mov	r0, r2
 800d918:	9105      	str	r1, [sp, #20]
 800d91a:	9204      	str	r2, [sp, #16]
 800d91c:	f7ff fd94 	bl	800d448 <__hexdig_fun>
 800d920:	2800      	cmp	r0, #0
 800d922:	d151      	bne.n	800d9c8 <__hexnan+0xe8>
 800d924:	9a04      	ldr	r2, [sp, #16]
 800d926:	9905      	ldr	r1, [sp, #20]
 800d928:	2a20      	cmp	r2, #32
 800d92a:	d818      	bhi.n	800d95e <__hexnan+0x7e>
 800d92c:	9b02      	ldr	r3, [sp, #8]
 800d92e:	459b      	cmp	fp, r3
 800d930:	dd13      	ble.n	800d95a <__hexnan+0x7a>
 800d932:	454c      	cmp	r4, r9
 800d934:	d206      	bcs.n	800d944 <__hexnan+0x64>
 800d936:	2d07      	cmp	r5, #7
 800d938:	dc04      	bgt.n	800d944 <__hexnan+0x64>
 800d93a:	462a      	mov	r2, r5
 800d93c:	4649      	mov	r1, r9
 800d93e:	4620      	mov	r0, r4
 800d940:	f7ff ffa8 	bl	800d894 <L_shift>
 800d944:	4544      	cmp	r4, r8
 800d946:	d952      	bls.n	800d9ee <__hexnan+0x10e>
 800d948:	2300      	movs	r3, #0
 800d94a:	f1a4 0904 	sub.w	r9, r4, #4
 800d94e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d952:	f8cd b008 	str.w	fp, [sp, #8]
 800d956:	464c      	mov	r4, r9
 800d958:	461d      	mov	r5, r3
 800d95a:	9903      	ldr	r1, [sp, #12]
 800d95c:	e7d7      	b.n	800d90e <__hexnan+0x2e>
 800d95e:	2a29      	cmp	r2, #41	@ 0x29
 800d960:	d157      	bne.n	800da12 <__hexnan+0x132>
 800d962:	3102      	adds	r1, #2
 800d964:	f8ca 1000 	str.w	r1, [sl]
 800d968:	f1bb 0f00 	cmp.w	fp, #0
 800d96c:	d051      	beq.n	800da12 <__hexnan+0x132>
 800d96e:	454c      	cmp	r4, r9
 800d970:	d206      	bcs.n	800d980 <__hexnan+0xa0>
 800d972:	2d07      	cmp	r5, #7
 800d974:	dc04      	bgt.n	800d980 <__hexnan+0xa0>
 800d976:	462a      	mov	r2, r5
 800d978:	4649      	mov	r1, r9
 800d97a:	4620      	mov	r0, r4
 800d97c:	f7ff ff8a 	bl	800d894 <L_shift>
 800d980:	4544      	cmp	r4, r8
 800d982:	d936      	bls.n	800d9f2 <__hexnan+0x112>
 800d984:	f1a8 0204 	sub.w	r2, r8, #4
 800d988:	4623      	mov	r3, r4
 800d98a:	f853 1b04 	ldr.w	r1, [r3], #4
 800d98e:	f842 1f04 	str.w	r1, [r2, #4]!
 800d992:	429f      	cmp	r7, r3
 800d994:	d2f9      	bcs.n	800d98a <__hexnan+0xaa>
 800d996:	1b3b      	subs	r3, r7, r4
 800d998:	f023 0303 	bic.w	r3, r3, #3
 800d99c:	3304      	adds	r3, #4
 800d99e:	3401      	adds	r4, #1
 800d9a0:	3e03      	subs	r6, #3
 800d9a2:	42b4      	cmp	r4, r6
 800d9a4:	bf88      	it	hi
 800d9a6:	2304      	movhi	r3, #4
 800d9a8:	4443      	add	r3, r8
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	f843 2b04 	str.w	r2, [r3], #4
 800d9b0:	429f      	cmp	r7, r3
 800d9b2:	d2fb      	bcs.n	800d9ac <__hexnan+0xcc>
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	b91b      	cbnz	r3, 800d9c0 <__hexnan+0xe0>
 800d9b8:	4547      	cmp	r7, r8
 800d9ba:	d128      	bne.n	800da0e <__hexnan+0x12e>
 800d9bc:	2301      	movs	r3, #1
 800d9be:	603b      	str	r3, [r7, #0]
 800d9c0:	2005      	movs	r0, #5
 800d9c2:	b007      	add	sp, #28
 800d9c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9c8:	3501      	adds	r5, #1
 800d9ca:	2d08      	cmp	r5, #8
 800d9cc:	f10b 0b01 	add.w	fp, fp, #1
 800d9d0:	dd06      	ble.n	800d9e0 <__hexnan+0x100>
 800d9d2:	4544      	cmp	r4, r8
 800d9d4:	d9c1      	bls.n	800d95a <__hexnan+0x7a>
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800d9dc:	2501      	movs	r5, #1
 800d9de:	3c04      	subs	r4, #4
 800d9e0:	6822      	ldr	r2, [r4, #0]
 800d9e2:	f000 000f 	and.w	r0, r0, #15
 800d9e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d9ea:	6020      	str	r0, [r4, #0]
 800d9ec:	e7b5      	b.n	800d95a <__hexnan+0x7a>
 800d9ee:	2508      	movs	r5, #8
 800d9f0:	e7b3      	b.n	800d95a <__hexnan+0x7a>
 800d9f2:	9b01      	ldr	r3, [sp, #4]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d0dd      	beq.n	800d9b4 <__hexnan+0xd4>
 800d9f8:	f1c3 0320 	rsb	r3, r3, #32
 800d9fc:	f04f 32ff 	mov.w	r2, #4294967295
 800da00:	40da      	lsrs	r2, r3
 800da02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800da06:	4013      	ands	r3, r2
 800da08:	f846 3c04 	str.w	r3, [r6, #-4]
 800da0c:	e7d2      	b.n	800d9b4 <__hexnan+0xd4>
 800da0e:	3f04      	subs	r7, #4
 800da10:	e7d0      	b.n	800d9b4 <__hexnan+0xd4>
 800da12:	2004      	movs	r0, #4
 800da14:	e7d5      	b.n	800d9c2 <__hexnan+0xe2>

0800da16 <__ascii_mbtowc>:
 800da16:	b082      	sub	sp, #8
 800da18:	b901      	cbnz	r1, 800da1c <__ascii_mbtowc+0x6>
 800da1a:	a901      	add	r1, sp, #4
 800da1c:	b142      	cbz	r2, 800da30 <__ascii_mbtowc+0x1a>
 800da1e:	b14b      	cbz	r3, 800da34 <__ascii_mbtowc+0x1e>
 800da20:	7813      	ldrb	r3, [r2, #0]
 800da22:	600b      	str	r3, [r1, #0]
 800da24:	7812      	ldrb	r2, [r2, #0]
 800da26:	1e10      	subs	r0, r2, #0
 800da28:	bf18      	it	ne
 800da2a:	2001      	movne	r0, #1
 800da2c:	b002      	add	sp, #8
 800da2e:	4770      	bx	lr
 800da30:	4610      	mov	r0, r2
 800da32:	e7fb      	b.n	800da2c <__ascii_mbtowc+0x16>
 800da34:	f06f 0001 	mvn.w	r0, #1
 800da38:	e7f8      	b.n	800da2c <__ascii_mbtowc+0x16>
	...

0800da3c <_Balloc>:
 800da3c:	b570      	push	{r4, r5, r6, lr}
 800da3e:	69c6      	ldr	r6, [r0, #28]
 800da40:	4604      	mov	r4, r0
 800da42:	460d      	mov	r5, r1
 800da44:	b976      	cbnz	r6, 800da64 <_Balloc+0x28>
 800da46:	2010      	movs	r0, #16
 800da48:	f7fe fbd8 	bl	800c1fc <malloc>
 800da4c:	4602      	mov	r2, r0
 800da4e:	61e0      	str	r0, [r4, #28]
 800da50:	b920      	cbnz	r0, 800da5c <_Balloc+0x20>
 800da52:	4b18      	ldr	r3, [pc, #96]	@ (800dab4 <_Balloc+0x78>)
 800da54:	4818      	ldr	r0, [pc, #96]	@ (800dab8 <_Balloc+0x7c>)
 800da56:	216b      	movs	r1, #107	@ 0x6b
 800da58:	f000 fd5c 	bl	800e514 <__assert_func>
 800da5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da60:	6006      	str	r6, [r0, #0]
 800da62:	60c6      	str	r6, [r0, #12]
 800da64:	69e6      	ldr	r6, [r4, #28]
 800da66:	68f3      	ldr	r3, [r6, #12]
 800da68:	b183      	cbz	r3, 800da8c <_Balloc+0x50>
 800da6a:	69e3      	ldr	r3, [r4, #28]
 800da6c:	68db      	ldr	r3, [r3, #12]
 800da6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da72:	b9b8      	cbnz	r0, 800daa4 <_Balloc+0x68>
 800da74:	2101      	movs	r1, #1
 800da76:	fa01 f605 	lsl.w	r6, r1, r5
 800da7a:	1d72      	adds	r2, r6, #5
 800da7c:	0092      	lsls	r2, r2, #2
 800da7e:	4620      	mov	r0, r4
 800da80:	f000 fd66 	bl	800e550 <_calloc_r>
 800da84:	b160      	cbz	r0, 800daa0 <_Balloc+0x64>
 800da86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da8a:	e00e      	b.n	800daaa <_Balloc+0x6e>
 800da8c:	2221      	movs	r2, #33	@ 0x21
 800da8e:	2104      	movs	r1, #4
 800da90:	4620      	mov	r0, r4
 800da92:	f000 fd5d 	bl	800e550 <_calloc_r>
 800da96:	69e3      	ldr	r3, [r4, #28]
 800da98:	60f0      	str	r0, [r6, #12]
 800da9a:	68db      	ldr	r3, [r3, #12]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d1e4      	bne.n	800da6a <_Balloc+0x2e>
 800daa0:	2000      	movs	r0, #0
 800daa2:	bd70      	pop	{r4, r5, r6, pc}
 800daa4:	6802      	ldr	r2, [r0, #0]
 800daa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800daaa:	2300      	movs	r3, #0
 800daac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dab0:	e7f7      	b.n	800daa2 <_Balloc+0x66>
 800dab2:	bf00      	nop
 800dab4:	08010159 	.word	0x08010159
 800dab8:	08010170 	.word	0x08010170

0800dabc <_Bfree>:
 800dabc:	b570      	push	{r4, r5, r6, lr}
 800dabe:	69c6      	ldr	r6, [r0, #28]
 800dac0:	4605      	mov	r5, r0
 800dac2:	460c      	mov	r4, r1
 800dac4:	b976      	cbnz	r6, 800dae4 <_Bfree+0x28>
 800dac6:	2010      	movs	r0, #16
 800dac8:	f7fe fb98 	bl	800c1fc <malloc>
 800dacc:	4602      	mov	r2, r0
 800dace:	61e8      	str	r0, [r5, #28]
 800dad0:	b920      	cbnz	r0, 800dadc <_Bfree+0x20>
 800dad2:	4b09      	ldr	r3, [pc, #36]	@ (800daf8 <_Bfree+0x3c>)
 800dad4:	4809      	ldr	r0, [pc, #36]	@ (800dafc <_Bfree+0x40>)
 800dad6:	218f      	movs	r1, #143	@ 0x8f
 800dad8:	f000 fd1c 	bl	800e514 <__assert_func>
 800dadc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dae0:	6006      	str	r6, [r0, #0]
 800dae2:	60c6      	str	r6, [r0, #12]
 800dae4:	b13c      	cbz	r4, 800daf6 <_Bfree+0x3a>
 800dae6:	69eb      	ldr	r3, [r5, #28]
 800dae8:	6862      	ldr	r2, [r4, #4]
 800daea:	68db      	ldr	r3, [r3, #12]
 800daec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800daf0:	6021      	str	r1, [r4, #0]
 800daf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800daf6:	bd70      	pop	{r4, r5, r6, pc}
 800daf8:	08010159 	.word	0x08010159
 800dafc:	08010170 	.word	0x08010170

0800db00 <__multadd>:
 800db00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db04:	690d      	ldr	r5, [r1, #16]
 800db06:	4607      	mov	r7, r0
 800db08:	460c      	mov	r4, r1
 800db0a:	461e      	mov	r6, r3
 800db0c:	f101 0c14 	add.w	ip, r1, #20
 800db10:	2000      	movs	r0, #0
 800db12:	f8dc 3000 	ldr.w	r3, [ip]
 800db16:	b299      	uxth	r1, r3
 800db18:	fb02 6101 	mla	r1, r2, r1, r6
 800db1c:	0c1e      	lsrs	r6, r3, #16
 800db1e:	0c0b      	lsrs	r3, r1, #16
 800db20:	fb02 3306 	mla	r3, r2, r6, r3
 800db24:	b289      	uxth	r1, r1
 800db26:	3001      	adds	r0, #1
 800db28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800db2c:	4285      	cmp	r5, r0
 800db2e:	f84c 1b04 	str.w	r1, [ip], #4
 800db32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800db36:	dcec      	bgt.n	800db12 <__multadd+0x12>
 800db38:	b30e      	cbz	r6, 800db7e <__multadd+0x7e>
 800db3a:	68a3      	ldr	r3, [r4, #8]
 800db3c:	42ab      	cmp	r3, r5
 800db3e:	dc19      	bgt.n	800db74 <__multadd+0x74>
 800db40:	6861      	ldr	r1, [r4, #4]
 800db42:	4638      	mov	r0, r7
 800db44:	3101      	adds	r1, #1
 800db46:	f7ff ff79 	bl	800da3c <_Balloc>
 800db4a:	4680      	mov	r8, r0
 800db4c:	b928      	cbnz	r0, 800db5a <__multadd+0x5a>
 800db4e:	4602      	mov	r2, r0
 800db50:	4b0c      	ldr	r3, [pc, #48]	@ (800db84 <__multadd+0x84>)
 800db52:	480d      	ldr	r0, [pc, #52]	@ (800db88 <__multadd+0x88>)
 800db54:	21ba      	movs	r1, #186	@ 0xba
 800db56:	f000 fcdd 	bl	800e514 <__assert_func>
 800db5a:	6922      	ldr	r2, [r4, #16]
 800db5c:	3202      	adds	r2, #2
 800db5e:	f104 010c 	add.w	r1, r4, #12
 800db62:	0092      	lsls	r2, r2, #2
 800db64:	300c      	adds	r0, #12
 800db66:	f7ff fbba 	bl	800d2de <memcpy>
 800db6a:	4621      	mov	r1, r4
 800db6c:	4638      	mov	r0, r7
 800db6e:	f7ff ffa5 	bl	800dabc <_Bfree>
 800db72:	4644      	mov	r4, r8
 800db74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db78:	3501      	adds	r5, #1
 800db7a:	615e      	str	r6, [r3, #20]
 800db7c:	6125      	str	r5, [r4, #16]
 800db7e:	4620      	mov	r0, r4
 800db80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db84:	080100e8 	.word	0x080100e8
 800db88:	08010170 	.word	0x08010170

0800db8c <__s2b>:
 800db8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db90:	460c      	mov	r4, r1
 800db92:	4615      	mov	r5, r2
 800db94:	461f      	mov	r7, r3
 800db96:	2209      	movs	r2, #9
 800db98:	3308      	adds	r3, #8
 800db9a:	4606      	mov	r6, r0
 800db9c:	fb93 f3f2 	sdiv	r3, r3, r2
 800dba0:	2100      	movs	r1, #0
 800dba2:	2201      	movs	r2, #1
 800dba4:	429a      	cmp	r2, r3
 800dba6:	db09      	blt.n	800dbbc <__s2b+0x30>
 800dba8:	4630      	mov	r0, r6
 800dbaa:	f7ff ff47 	bl	800da3c <_Balloc>
 800dbae:	b940      	cbnz	r0, 800dbc2 <__s2b+0x36>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	4b19      	ldr	r3, [pc, #100]	@ (800dc18 <__s2b+0x8c>)
 800dbb4:	4819      	ldr	r0, [pc, #100]	@ (800dc1c <__s2b+0x90>)
 800dbb6:	21d3      	movs	r1, #211	@ 0xd3
 800dbb8:	f000 fcac 	bl	800e514 <__assert_func>
 800dbbc:	0052      	lsls	r2, r2, #1
 800dbbe:	3101      	adds	r1, #1
 800dbc0:	e7f0      	b.n	800dba4 <__s2b+0x18>
 800dbc2:	9b08      	ldr	r3, [sp, #32]
 800dbc4:	6143      	str	r3, [r0, #20]
 800dbc6:	2d09      	cmp	r5, #9
 800dbc8:	f04f 0301 	mov.w	r3, #1
 800dbcc:	6103      	str	r3, [r0, #16]
 800dbce:	dd16      	ble.n	800dbfe <__s2b+0x72>
 800dbd0:	f104 0909 	add.w	r9, r4, #9
 800dbd4:	46c8      	mov	r8, r9
 800dbd6:	442c      	add	r4, r5
 800dbd8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dbdc:	4601      	mov	r1, r0
 800dbde:	3b30      	subs	r3, #48	@ 0x30
 800dbe0:	220a      	movs	r2, #10
 800dbe2:	4630      	mov	r0, r6
 800dbe4:	f7ff ff8c 	bl	800db00 <__multadd>
 800dbe8:	45a0      	cmp	r8, r4
 800dbea:	d1f5      	bne.n	800dbd8 <__s2b+0x4c>
 800dbec:	f1a5 0408 	sub.w	r4, r5, #8
 800dbf0:	444c      	add	r4, r9
 800dbf2:	1b2d      	subs	r5, r5, r4
 800dbf4:	1963      	adds	r3, r4, r5
 800dbf6:	42bb      	cmp	r3, r7
 800dbf8:	db04      	blt.n	800dc04 <__s2b+0x78>
 800dbfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbfe:	340a      	adds	r4, #10
 800dc00:	2509      	movs	r5, #9
 800dc02:	e7f6      	b.n	800dbf2 <__s2b+0x66>
 800dc04:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dc08:	4601      	mov	r1, r0
 800dc0a:	3b30      	subs	r3, #48	@ 0x30
 800dc0c:	220a      	movs	r2, #10
 800dc0e:	4630      	mov	r0, r6
 800dc10:	f7ff ff76 	bl	800db00 <__multadd>
 800dc14:	e7ee      	b.n	800dbf4 <__s2b+0x68>
 800dc16:	bf00      	nop
 800dc18:	080100e8 	.word	0x080100e8
 800dc1c:	08010170 	.word	0x08010170

0800dc20 <__hi0bits>:
 800dc20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dc24:	4603      	mov	r3, r0
 800dc26:	bf36      	itet	cc
 800dc28:	0403      	lslcc	r3, r0, #16
 800dc2a:	2000      	movcs	r0, #0
 800dc2c:	2010      	movcc	r0, #16
 800dc2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dc32:	bf3c      	itt	cc
 800dc34:	021b      	lslcc	r3, r3, #8
 800dc36:	3008      	addcc	r0, #8
 800dc38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc3c:	bf3c      	itt	cc
 800dc3e:	011b      	lslcc	r3, r3, #4
 800dc40:	3004      	addcc	r0, #4
 800dc42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc46:	bf3c      	itt	cc
 800dc48:	009b      	lslcc	r3, r3, #2
 800dc4a:	3002      	addcc	r0, #2
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	db05      	blt.n	800dc5c <__hi0bits+0x3c>
 800dc50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dc54:	f100 0001 	add.w	r0, r0, #1
 800dc58:	bf08      	it	eq
 800dc5a:	2020      	moveq	r0, #32
 800dc5c:	4770      	bx	lr

0800dc5e <__lo0bits>:
 800dc5e:	6803      	ldr	r3, [r0, #0]
 800dc60:	4602      	mov	r2, r0
 800dc62:	f013 0007 	ands.w	r0, r3, #7
 800dc66:	d00b      	beq.n	800dc80 <__lo0bits+0x22>
 800dc68:	07d9      	lsls	r1, r3, #31
 800dc6a:	d421      	bmi.n	800dcb0 <__lo0bits+0x52>
 800dc6c:	0798      	lsls	r0, r3, #30
 800dc6e:	bf49      	itett	mi
 800dc70:	085b      	lsrmi	r3, r3, #1
 800dc72:	089b      	lsrpl	r3, r3, #2
 800dc74:	2001      	movmi	r0, #1
 800dc76:	6013      	strmi	r3, [r2, #0]
 800dc78:	bf5c      	itt	pl
 800dc7a:	6013      	strpl	r3, [r2, #0]
 800dc7c:	2002      	movpl	r0, #2
 800dc7e:	4770      	bx	lr
 800dc80:	b299      	uxth	r1, r3
 800dc82:	b909      	cbnz	r1, 800dc88 <__lo0bits+0x2a>
 800dc84:	0c1b      	lsrs	r3, r3, #16
 800dc86:	2010      	movs	r0, #16
 800dc88:	b2d9      	uxtb	r1, r3
 800dc8a:	b909      	cbnz	r1, 800dc90 <__lo0bits+0x32>
 800dc8c:	3008      	adds	r0, #8
 800dc8e:	0a1b      	lsrs	r3, r3, #8
 800dc90:	0719      	lsls	r1, r3, #28
 800dc92:	bf04      	itt	eq
 800dc94:	091b      	lsreq	r3, r3, #4
 800dc96:	3004      	addeq	r0, #4
 800dc98:	0799      	lsls	r1, r3, #30
 800dc9a:	bf04      	itt	eq
 800dc9c:	089b      	lsreq	r3, r3, #2
 800dc9e:	3002      	addeq	r0, #2
 800dca0:	07d9      	lsls	r1, r3, #31
 800dca2:	d403      	bmi.n	800dcac <__lo0bits+0x4e>
 800dca4:	085b      	lsrs	r3, r3, #1
 800dca6:	f100 0001 	add.w	r0, r0, #1
 800dcaa:	d003      	beq.n	800dcb4 <__lo0bits+0x56>
 800dcac:	6013      	str	r3, [r2, #0]
 800dcae:	4770      	bx	lr
 800dcb0:	2000      	movs	r0, #0
 800dcb2:	4770      	bx	lr
 800dcb4:	2020      	movs	r0, #32
 800dcb6:	4770      	bx	lr

0800dcb8 <__i2b>:
 800dcb8:	b510      	push	{r4, lr}
 800dcba:	460c      	mov	r4, r1
 800dcbc:	2101      	movs	r1, #1
 800dcbe:	f7ff febd 	bl	800da3c <_Balloc>
 800dcc2:	4602      	mov	r2, r0
 800dcc4:	b928      	cbnz	r0, 800dcd2 <__i2b+0x1a>
 800dcc6:	4b05      	ldr	r3, [pc, #20]	@ (800dcdc <__i2b+0x24>)
 800dcc8:	4805      	ldr	r0, [pc, #20]	@ (800dce0 <__i2b+0x28>)
 800dcca:	f240 1145 	movw	r1, #325	@ 0x145
 800dcce:	f000 fc21 	bl	800e514 <__assert_func>
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	6144      	str	r4, [r0, #20]
 800dcd6:	6103      	str	r3, [r0, #16]
 800dcd8:	bd10      	pop	{r4, pc}
 800dcda:	bf00      	nop
 800dcdc:	080100e8 	.word	0x080100e8
 800dce0:	08010170 	.word	0x08010170

0800dce4 <__multiply>:
 800dce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dce8:	4614      	mov	r4, r2
 800dcea:	690a      	ldr	r2, [r1, #16]
 800dcec:	6923      	ldr	r3, [r4, #16]
 800dcee:	429a      	cmp	r2, r3
 800dcf0:	bfa8      	it	ge
 800dcf2:	4623      	movge	r3, r4
 800dcf4:	460f      	mov	r7, r1
 800dcf6:	bfa4      	itt	ge
 800dcf8:	460c      	movge	r4, r1
 800dcfa:	461f      	movge	r7, r3
 800dcfc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dd00:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800dd04:	68a3      	ldr	r3, [r4, #8]
 800dd06:	6861      	ldr	r1, [r4, #4]
 800dd08:	eb0a 0609 	add.w	r6, sl, r9
 800dd0c:	42b3      	cmp	r3, r6
 800dd0e:	b085      	sub	sp, #20
 800dd10:	bfb8      	it	lt
 800dd12:	3101      	addlt	r1, #1
 800dd14:	f7ff fe92 	bl	800da3c <_Balloc>
 800dd18:	b930      	cbnz	r0, 800dd28 <__multiply+0x44>
 800dd1a:	4602      	mov	r2, r0
 800dd1c:	4b44      	ldr	r3, [pc, #272]	@ (800de30 <__multiply+0x14c>)
 800dd1e:	4845      	ldr	r0, [pc, #276]	@ (800de34 <__multiply+0x150>)
 800dd20:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dd24:	f000 fbf6 	bl	800e514 <__assert_func>
 800dd28:	f100 0514 	add.w	r5, r0, #20
 800dd2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dd30:	462b      	mov	r3, r5
 800dd32:	2200      	movs	r2, #0
 800dd34:	4543      	cmp	r3, r8
 800dd36:	d321      	bcc.n	800dd7c <__multiply+0x98>
 800dd38:	f107 0114 	add.w	r1, r7, #20
 800dd3c:	f104 0214 	add.w	r2, r4, #20
 800dd40:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800dd44:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800dd48:	9302      	str	r3, [sp, #8]
 800dd4a:	1b13      	subs	r3, r2, r4
 800dd4c:	3b15      	subs	r3, #21
 800dd4e:	f023 0303 	bic.w	r3, r3, #3
 800dd52:	3304      	adds	r3, #4
 800dd54:	f104 0715 	add.w	r7, r4, #21
 800dd58:	42ba      	cmp	r2, r7
 800dd5a:	bf38      	it	cc
 800dd5c:	2304      	movcc	r3, #4
 800dd5e:	9301      	str	r3, [sp, #4]
 800dd60:	9b02      	ldr	r3, [sp, #8]
 800dd62:	9103      	str	r1, [sp, #12]
 800dd64:	428b      	cmp	r3, r1
 800dd66:	d80c      	bhi.n	800dd82 <__multiply+0x9e>
 800dd68:	2e00      	cmp	r6, #0
 800dd6a:	dd03      	ble.n	800dd74 <__multiply+0x90>
 800dd6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d05b      	beq.n	800de2c <__multiply+0x148>
 800dd74:	6106      	str	r6, [r0, #16]
 800dd76:	b005      	add	sp, #20
 800dd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd7c:	f843 2b04 	str.w	r2, [r3], #4
 800dd80:	e7d8      	b.n	800dd34 <__multiply+0x50>
 800dd82:	f8b1 a000 	ldrh.w	sl, [r1]
 800dd86:	f1ba 0f00 	cmp.w	sl, #0
 800dd8a:	d024      	beq.n	800ddd6 <__multiply+0xf2>
 800dd8c:	f104 0e14 	add.w	lr, r4, #20
 800dd90:	46a9      	mov	r9, r5
 800dd92:	f04f 0c00 	mov.w	ip, #0
 800dd96:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd9a:	f8d9 3000 	ldr.w	r3, [r9]
 800dd9e:	fa1f fb87 	uxth.w	fp, r7
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	fb0a 330b 	mla	r3, sl, fp, r3
 800dda8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ddac:	f8d9 7000 	ldr.w	r7, [r9]
 800ddb0:	4463      	add	r3, ip
 800ddb2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ddb6:	fb0a c70b 	mla	r7, sl, fp, ip
 800ddba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ddc4:	4572      	cmp	r2, lr
 800ddc6:	f849 3b04 	str.w	r3, [r9], #4
 800ddca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ddce:	d8e2      	bhi.n	800dd96 <__multiply+0xb2>
 800ddd0:	9b01      	ldr	r3, [sp, #4]
 800ddd2:	f845 c003 	str.w	ip, [r5, r3]
 800ddd6:	9b03      	ldr	r3, [sp, #12]
 800ddd8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dddc:	3104      	adds	r1, #4
 800ddde:	f1b9 0f00 	cmp.w	r9, #0
 800dde2:	d021      	beq.n	800de28 <__multiply+0x144>
 800dde4:	682b      	ldr	r3, [r5, #0]
 800dde6:	f104 0c14 	add.w	ip, r4, #20
 800ddea:	46ae      	mov	lr, r5
 800ddec:	f04f 0a00 	mov.w	sl, #0
 800ddf0:	f8bc b000 	ldrh.w	fp, [ip]
 800ddf4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ddf8:	fb09 770b 	mla	r7, r9, fp, r7
 800ddfc:	4457      	add	r7, sl
 800ddfe:	b29b      	uxth	r3, r3
 800de00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800de04:	f84e 3b04 	str.w	r3, [lr], #4
 800de08:	f85c 3b04 	ldr.w	r3, [ip], #4
 800de0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de10:	f8be 3000 	ldrh.w	r3, [lr]
 800de14:	fb09 330a 	mla	r3, r9, sl, r3
 800de18:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800de1c:	4562      	cmp	r2, ip
 800de1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de22:	d8e5      	bhi.n	800ddf0 <__multiply+0x10c>
 800de24:	9f01      	ldr	r7, [sp, #4]
 800de26:	51eb      	str	r3, [r5, r7]
 800de28:	3504      	adds	r5, #4
 800de2a:	e799      	b.n	800dd60 <__multiply+0x7c>
 800de2c:	3e01      	subs	r6, #1
 800de2e:	e79b      	b.n	800dd68 <__multiply+0x84>
 800de30:	080100e8 	.word	0x080100e8
 800de34:	08010170 	.word	0x08010170

0800de38 <__pow5mult>:
 800de38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de3c:	4615      	mov	r5, r2
 800de3e:	f012 0203 	ands.w	r2, r2, #3
 800de42:	4607      	mov	r7, r0
 800de44:	460e      	mov	r6, r1
 800de46:	d007      	beq.n	800de58 <__pow5mult+0x20>
 800de48:	4c25      	ldr	r4, [pc, #148]	@ (800dee0 <__pow5mult+0xa8>)
 800de4a:	3a01      	subs	r2, #1
 800de4c:	2300      	movs	r3, #0
 800de4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800de52:	f7ff fe55 	bl	800db00 <__multadd>
 800de56:	4606      	mov	r6, r0
 800de58:	10ad      	asrs	r5, r5, #2
 800de5a:	d03d      	beq.n	800ded8 <__pow5mult+0xa0>
 800de5c:	69fc      	ldr	r4, [r7, #28]
 800de5e:	b97c      	cbnz	r4, 800de80 <__pow5mult+0x48>
 800de60:	2010      	movs	r0, #16
 800de62:	f7fe f9cb 	bl	800c1fc <malloc>
 800de66:	4602      	mov	r2, r0
 800de68:	61f8      	str	r0, [r7, #28]
 800de6a:	b928      	cbnz	r0, 800de78 <__pow5mult+0x40>
 800de6c:	4b1d      	ldr	r3, [pc, #116]	@ (800dee4 <__pow5mult+0xac>)
 800de6e:	481e      	ldr	r0, [pc, #120]	@ (800dee8 <__pow5mult+0xb0>)
 800de70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800de74:	f000 fb4e 	bl	800e514 <__assert_func>
 800de78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800de7c:	6004      	str	r4, [r0, #0]
 800de7e:	60c4      	str	r4, [r0, #12]
 800de80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800de84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de88:	b94c      	cbnz	r4, 800de9e <__pow5mult+0x66>
 800de8a:	f240 2171 	movw	r1, #625	@ 0x271
 800de8e:	4638      	mov	r0, r7
 800de90:	f7ff ff12 	bl	800dcb8 <__i2b>
 800de94:	2300      	movs	r3, #0
 800de96:	f8c8 0008 	str.w	r0, [r8, #8]
 800de9a:	4604      	mov	r4, r0
 800de9c:	6003      	str	r3, [r0, #0]
 800de9e:	f04f 0900 	mov.w	r9, #0
 800dea2:	07eb      	lsls	r3, r5, #31
 800dea4:	d50a      	bpl.n	800debc <__pow5mult+0x84>
 800dea6:	4631      	mov	r1, r6
 800dea8:	4622      	mov	r2, r4
 800deaa:	4638      	mov	r0, r7
 800deac:	f7ff ff1a 	bl	800dce4 <__multiply>
 800deb0:	4631      	mov	r1, r6
 800deb2:	4680      	mov	r8, r0
 800deb4:	4638      	mov	r0, r7
 800deb6:	f7ff fe01 	bl	800dabc <_Bfree>
 800deba:	4646      	mov	r6, r8
 800debc:	106d      	asrs	r5, r5, #1
 800debe:	d00b      	beq.n	800ded8 <__pow5mult+0xa0>
 800dec0:	6820      	ldr	r0, [r4, #0]
 800dec2:	b938      	cbnz	r0, 800ded4 <__pow5mult+0x9c>
 800dec4:	4622      	mov	r2, r4
 800dec6:	4621      	mov	r1, r4
 800dec8:	4638      	mov	r0, r7
 800deca:	f7ff ff0b 	bl	800dce4 <__multiply>
 800dece:	6020      	str	r0, [r4, #0]
 800ded0:	f8c0 9000 	str.w	r9, [r0]
 800ded4:	4604      	mov	r4, r0
 800ded6:	e7e4      	b.n	800dea2 <__pow5mult+0x6a>
 800ded8:	4630      	mov	r0, r6
 800deda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dede:	bf00      	nop
 800dee0:	080101cc 	.word	0x080101cc
 800dee4:	08010159 	.word	0x08010159
 800dee8:	08010170 	.word	0x08010170

0800deec <__lshift>:
 800deec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800def0:	460c      	mov	r4, r1
 800def2:	6849      	ldr	r1, [r1, #4]
 800def4:	6923      	ldr	r3, [r4, #16]
 800def6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800defa:	68a3      	ldr	r3, [r4, #8]
 800defc:	4607      	mov	r7, r0
 800defe:	4691      	mov	r9, r2
 800df00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800df04:	f108 0601 	add.w	r6, r8, #1
 800df08:	42b3      	cmp	r3, r6
 800df0a:	db0b      	blt.n	800df24 <__lshift+0x38>
 800df0c:	4638      	mov	r0, r7
 800df0e:	f7ff fd95 	bl	800da3c <_Balloc>
 800df12:	4605      	mov	r5, r0
 800df14:	b948      	cbnz	r0, 800df2a <__lshift+0x3e>
 800df16:	4602      	mov	r2, r0
 800df18:	4b28      	ldr	r3, [pc, #160]	@ (800dfbc <__lshift+0xd0>)
 800df1a:	4829      	ldr	r0, [pc, #164]	@ (800dfc0 <__lshift+0xd4>)
 800df1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800df20:	f000 faf8 	bl	800e514 <__assert_func>
 800df24:	3101      	adds	r1, #1
 800df26:	005b      	lsls	r3, r3, #1
 800df28:	e7ee      	b.n	800df08 <__lshift+0x1c>
 800df2a:	2300      	movs	r3, #0
 800df2c:	f100 0114 	add.w	r1, r0, #20
 800df30:	f100 0210 	add.w	r2, r0, #16
 800df34:	4618      	mov	r0, r3
 800df36:	4553      	cmp	r3, sl
 800df38:	db33      	blt.n	800dfa2 <__lshift+0xb6>
 800df3a:	6920      	ldr	r0, [r4, #16]
 800df3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800df40:	f104 0314 	add.w	r3, r4, #20
 800df44:	f019 091f 	ands.w	r9, r9, #31
 800df48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800df4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800df50:	d02b      	beq.n	800dfaa <__lshift+0xbe>
 800df52:	f1c9 0e20 	rsb	lr, r9, #32
 800df56:	468a      	mov	sl, r1
 800df58:	2200      	movs	r2, #0
 800df5a:	6818      	ldr	r0, [r3, #0]
 800df5c:	fa00 f009 	lsl.w	r0, r0, r9
 800df60:	4310      	orrs	r0, r2
 800df62:	f84a 0b04 	str.w	r0, [sl], #4
 800df66:	f853 2b04 	ldr.w	r2, [r3], #4
 800df6a:	459c      	cmp	ip, r3
 800df6c:	fa22 f20e 	lsr.w	r2, r2, lr
 800df70:	d8f3      	bhi.n	800df5a <__lshift+0x6e>
 800df72:	ebac 0304 	sub.w	r3, ip, r4
 800df76:	3b15      	subs	r3, #21
 800df78:	f023 0303 	bic.w	r3, r3, #3
 800df7c:	3304      	adds	r3, #4
 800df7e:	f104 0015 	add.w	r0, r4, #21
 800df82:	4584      	cmp	ip, r0
 800df84:	bf38      	it	cc
 800df86:	2304      	movcc	r3, #4
 800df88:	50ca      	str	r2, [r1, r3]
 800df8a:	b10a      	cbz	r2, 800df90 <__lshift+0xa4>
 800df8c:	f108 0602 	add.w	r6, r8, #2
 800df90:	3e01      	subs	r6, #1
 800df92:	4638      	mov	r0, r7
 800df94:	612e      	str	r6, [r5, #16]
 800df96:	4621      	mov	r1, r4
 800df98:	f7ff fd90 	bl	800dabc <_Bfree>
 800df9c:	4628      	mov	r0, r5
 800df9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfa2:	f842 0f04 	str.w	r0, [r2, #4]!
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	e7c5      	b.n	800df36 <__lshift+0x4a>
 800dfaa:	3904      	subs	r1, #4
 800dfac:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800dfb4:	459c      	cmp	ip, r3
 800dfb6:	d8f9      	bhi.n	800dfac <__lshift+0xc0>
 800dfb8:	e7ea      	b.n	800df90 <__lshift+0xa4>
 800dfba:	bf00      	nop
 800dfbc:	080100e8 	.word	0x080100e8
 800dfc0:	08010170 	.word	0x08010170

0800dfc4 <__mcmp>:
 800dfc4:	690a      	ldr	r2, [r1, #16]
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	6900      	ldr	r0, [r0, #16]
 800dfca:	1a80      	subs	r0, r0, r2
 800dfcc:	b530      	push	{r4, r5, lr}
 800dfce:	d10e      	bne.n	800dfee <__mcmp+0x2a>
 800dfd0:	3314      	adds	r3, #20
 800dfd2:	3114      	adds	r1, #20
 800dfd4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dfd8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dfdc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dfe0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dfe4:	4295      	cmp	r5, r2
 800dfe6:	d003      	beq.n	800dff0 <__mcmp+0x2c>
 800dfe8:	d205      	bcs.n	800dff6 <__mcmp+0x32>
 800dfea:	f04f 30ff 	mov.w	r0, #4294967295
 800dfee:	bd30      	pop	{r4, r5, pc}
 800dff0:	42a3      	cmp	r3, r4
 800dff2:	d3f3      	bcc.n	800dfdc <__mcmp+0x18>
 800dff4:	e7fb      	b.n	800dfee <__mcmp+0x2a>
 800dff6:	2001      	movs	r0, #1
 800dff8:	e7f9      	b.n	800dfee <__mcmp+0x2a>
	...

0800dffc <__mdiff>:
 800dffc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e000:	4689      	mov	r9, r1
 800e002:	4606      	mov	r6, r0
 800e004:	4611      	mov	r1, r2
 800e006:	4648      	mov	r0, r9
 800e008:	4614      	mov	r4, r2
 800e00a:	f7ff ffdb 	bl	800dfc4 <__mcmp>
 800e00e:	1e05      	subs	r5, r0, #0
 800e010:	d112      	bne.n	800e038 <__mdiff+0x3c>
 800e012:	4629      	mov	r1, r5
 800e014:	4630      	mov	r0, r6
 800e016:	f7ff fd11 	bl	800da3c <_Balloc>
 800e01a:	4602      	mov	r2, r0
 800e01c:	b928      	cbnz	r0, 800e02a <__mdiff+0x2e>
 800e01e:	4b3f      	ldr	r3, [pc, #252]	@ (800e11c <__mdiff+0x120>)
 800e020:	f240 2137 	movw	r1, #567	@ 0x237
 800e024:	483e      	ldr	r0, [pc, #248]	@ (800e120 <__mdiff+0x124>)
 800e026:	f000 fa75 	bl	800e514 <__assert_func>
 800e02a:	2301      	movs	r3, #1
 800e02c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e030:	4610      	mov	r0, r2
 800e032:	b003      	add	sp, #12
 800e034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e038:	bfbc      	itt	lt
 800e03a:	464b      	movlt	r3, r9
 800e03c:	46a1      	movlt	r9, r4
 800e03e:	4630      	mov	r0, r6
 800e040:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e044:	bfba      	itte	lt
 800e046:	461c      	movlt	r4, r3
 800e048:	2501      	movlt	r5, #1
 800e04a:	2500      	movge	r5, #0
 800e04c:	f7ff fcf6 	bl	800da3c <_Balloc>
 800e050:	4602      	mov	r2, r0
 800e052:	b918      	cbnz	r0, 800e05c <__mdiff+0x60>
 800e054:	4b31      	ldr	r3, [pc, #196]	@ (800e11c <__mdiff+0x120>)
 800e056:	f240 2145 	movw	r1, #581	@ 0x245
 800e05a:	e7e3      	b.n	800e024 <__mdiff+0x28>
 800e05c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e060:	6926      	ldr	r6, [r4, #16]
 800e062:	60c5      	str	r5, [r0, #12]
 800e064:	f109 0310 	add.w	r3, r9, #16
 800e068:	f109 0514 	add.w	r5, r9, #20
 800e06c:	f104 0e14 	add.w	lr, r4, #20
 800e070:	f100 0b14 	add.w	fp, r0, #20
 800e074:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e078:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e07c:	9301      	str	r3, [sp, #4]
 800e07e:	46d9      	mov	r9, fp
 800e080:	f04f 0c00 	mov.w	ip, #0
 800e084:	9b01      	ldr	r3, [sp, #4]
 800e086:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e08a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e08e:	9301      	str	r3, [sp, #4]
 800e090:	fa1f f38a 	uxth.w	r3, sl
 800e094:	4619      	mov	r1, r3
 800e096:	b283      	uxth	r3, r0
 800e098:	1acb      	subs	r3, r1, r3
 800e09a:	0c00      	lsrs	r0, r0, #16
 800e09c:	4463      	add	r3, ip
 800e09e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e0a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e0a6:	b29b      	uxth	r3, r3
 800e0a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e0ac:	4576      	cmp	r6, lr
 800e0ae:	f849 3b04 	str.w	r3, [r9], #4
 800e0b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e0b6:	d8e5      	bhi.n	800e084 <__mdiff+0x88>
 800e0b8:	1b33      	subs	r3, r6, r4
 800e0ba:	3b15      	subs	r3, #21
 800e0bc:	f023 0303 	bic.w	r3, r3, #3
 800e0c0:	3415      	adds	r4, #21
 800e0c2:	3304      	adds	r3, #4
 800e0c4:	42a6      	cmp	r6, r4
 800e0c6:	bf38      	it	cc
 800e0c8:	2304      	movcc	r3, #4
 800e0ca:	441d      	add	r5, r3
 800e0cc:	445b      	add	r3, fp
 800e0ce:	461e      	mov	r6, r3
 800e0d0:	462c      	mov	r4, r5
 800e0d2:	4544      	cmp	r4, r8
 800e0d4:	d30e      	bcc.n	800e0f4 <__mdiff+0xf8>
 800e0d6:	f108 0103 	add.w	r1, r8, #3
 800e0da:	1b49      	subs	r1, r1, r5
 800e0dc:	f021 0103 	bic.w	r1, r1, #3
 800e0e0:	3d03      	subs	r5, #3
 800e0e2:	45a8      	cmp	r8, r5
 800e0e4:	bf38      	it	cc
 800e0e6:	2100      	movcc	r1, #0
 800e0e8:	440b      	add	r3, r1
 800e0ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e0ee:	b191      	cbz	r1, 800e116 <__mdiff+0x11a>
 800e0f0:	6117      	str	r7, [r2, #16]
 800e0f2:	e79d      	b.n	800e030 <__mdiff+0x34>
 800e0f4:	f854 1b04 	ldr.w	r1, [r4], #4
 800e0f8:	46e6      	mov	lr, ip
 800e0fa:	0c08      	lsrs	r0, r1, #16
 800e0fc:	fa1c fc81 	uxtah	ip, ip, r1
 800e100:	4471      	add	r1, lr
 800e102:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e106:	b289      	uxth	r1, r1
 800e108:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e10c:	f846 1b04 	str.w	r1, [r6], #4
 800e110:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e114:	e7dd      	b.n	800e0d2 <__mdiff+0xd6>
 800e116:	3f01      	subs	r7, #1
 800e118:	e7e7      	b.n	800e0ea <__mdiff+0xee>
 800e11a:	bf00      	nop
 800e11c:	080100e8 	.word	0x080100e8
 800e120:	08010170 	.word	0x08010170

0800e124 <__ulp>:
 800e124:	b082      	sub	sp, #8
 800e126:	ed8d 0b00 	vstr	d0, [sp]
 800e12a:	9a01      	ldr	r2, [sp, #4]
 800e12c:	4b0f      	ldr	r3, [pc, #60]	@ (800e16c <__ulp+0x48>)
 800e12e:	4013      	ands	r3, r2
 800e130:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e134:	2b00      	cmp	r3, #0
 800e136:	dc08      	bgt.n	800e14a <__ulp+0x26>
 800e138:	425b      	negs	r3, r3
 800e13a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e13e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e142:	da04      	bge.n	800e14e <__ulp+0x2a>
 800e144:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e148:	4113      	asrs	r3, r2
 800e14a:	2200      	movs	r2, #0
 800e14c:	e008      	b.n	800e160 <__ulp+0x3c>
 800e14e:	f1a2 0314 	sub.w	r3, r2, #20
 800e152:	2b1e      	cmp	r3, #30
 800e154:	bfda      	itte	le
 800e156:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e15a:	40da      	lsrle	r2, r3
 800e15c:	2201      	movgt	r2, #1
 800e15e:	2300      	movs	r3, #0
 800e160:	4619      	mov	r1, r3
 800e162:	4610      	mov	r0, r2
 800e164:	ec41 0b10 	vmov	d0, r0, r1
 800e168:	b002      	add	sp, #8
 800e16a:	4770      	bx	lr
 800e16c:	7ff00000 	.word	0x7ff00000

0800e170 <__b2d>:
 800e170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e174:	6906      	ldr	r6, [r0, #16]
 800e176:	f100 0814 	add.w	r8, r0, #20
 800e17a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e17e:	1f37      	subs	r7, r6, #4
 800e180:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e184:	4610      	mov	r0, r2
 800e186:	f7ff fd4b 	bl	800dc20 <__hi0bits>
 800e18a:	f1c0 0320 	rsb	r3, r0, #32
 800e18e:	280a      	cmp	r0, #10
 800e190:	600b      	str	r3, [r1, #0]
 800e192:	491b      	ldr	r1, [pc, #108]	@ (800e200 <__b2d+0x90>)
 800e194:	dc15      	bgt.n	800e1c2 <__b2d+0x52>
 800e196:	f1c0 0c0b 	rsb	ip, r0, #11
 800e19a:	fa22 f30c 	lsr.w	r3, r2, ip
 800e19e:	45b8      	cmp	r8, r7
 800e1a0:	ea43 0501 	orr.w	r5, r3, r1
 800e1a4:	bf34      	ite	cc
 800e1a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e1aa:	2300      	movcs	r3, #0
 800e1ac:	3015      	adds	r0, #21
 800e1ae:	fa02 f000 	lsl.w	r0, r2, r0
 800e1b2:	fa23 f30c 	lsr.w	r3, r3, ip
 800e1b6:	4303      	orrs	r3, r0
 800e1b8:	461c      	mov	r4, r3
 800e1ba:	ec45 4b10 	vmov	d0, r4, r5
 800e1be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1c2:	45b8      	cmp	r8, r7
 800e1c4:	bf3a      	itte	cc
 800e1c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e1ca:	f1a6 0708 	subcc.w	r7, r6, #8
 800e1ce:	2300      	movcs	r3, #0
 800e1d0:	380b      	subs	r0, #11
 800e1d2:	d012      	beq.n	800e1fa <__b2d+0x8a>
 800e1d4:	f1c0 0120 	rsb	r1, r0, #32
 800e1d8:	fa23 f401 	lsr.w	r4, r3, r1
 800e1dc:	4082      	lsls	r2, r0
 800e1de:	4322      	orrs	r2, r4
 800e1e0:	4547      	cmp	r7, r8
 800e1e2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e1e6:	bf8c      	ite	hi
 800e1e8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e1ec:	2200      	movls	r2, #0
 800e1ee:	4083      	lsls	r3, r0
 800e1f0:	40ca      	lsrs	r2, r1
 800e1f2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	e7de      	b.n	800e1b8 <__b2d+0x48>
 800e1fa:	ea42 0501 	orr.w	r5, r2, r1
 800e1fe:	e7db      	b.n	800e1b8 <__b2d+0x48>
 800e200:	3ff00000 	.word	0x3ff00000

0800e204 <__d2b>:
 800e204:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e208:	460f      	mov	r7, r1
 800e20a:	2101      	movs	r1, #1
 800e20c:	ec59 8b10 	vmov	r8, r9, d0
 800e210:	4616      	mov	r6, r2
 800e212:	f7ff fc13 	bl	800da3c <_Balloc>
 800e216:	4604      	mov	r4, r0
 800e218:	b930      	cbnz	r0, 800e228 <__d2b+0x24>
 800e21a:	4602      	mov	r2, r0
 800e21c:	4b23      	ldr	r3, [pc, #140]	@ (800e2ac <__d2b+0xa8>)
 800e21e:	4824      	ldr	r0, [pc, #144]	@ (800e2b0 <__d2b+0xac>)
 800e220:	f240 310f 	movw	r1, #783	@ 0x30f
 800e224:	f000 f976 	bl	800e514 <__assert_func>
 800e228:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e22c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e230:	b10d      	cbz	r5, 800e236 <__d2b+0x32>
 800e232:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e236:	9301      	str	r3, [sp, #4]
 800e238:	f1b8 0300 	subs.w	r3, r8, #0
 800e23c:	d023      	beq.n	800e286 <__d2b+0x82>
 800e23e:	4668      	mov	r0, sp
 800e240:	9300      	str	r3, [sp, #0]
 800e242:	f7ff fd0c 	bl	800dc5e <__lo0bits>
 800e246:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e24a:	b1d0      	cbz	r0, 800e282 <__d2b+0x7e>
 800e24c:	f1c0 0320 	rsb	r3, r0, #32
 800e250:	fa02 f303 	lsl.w	r3, r2, r3
 800e254:	430b      	orrs	r3, r1
 800e256:	40c2      	lsrs	r2, r0
 800e258:	6163      	str	r3, [r4, #20]
 800e25a:	9201      	str	r2, [sp, #4]
 800e25c:	9b01      	ldr	r3, [sp, #4]
 800e25e:	61a3      	str	r3, [r4, #24]
 800e260:	2b00      	cmp	r3, #0
 800e262:	bf0c      	ite	eq
 800e264:	2201      	moveq	r2, #1
 800e266:	2202      	movne	r2, #2
 800e268:	6122      	str	r2, [r4, #16]
 800e26a:	b1a5      	cbz	r5, 800e296 <__d2b+0x92>
 800e26c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e270:	4405      	add	r5, r0
 800e272:	603d      	str	r5, [r7, #0]
 800e274:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e278:	6030      	str	r0, [r6, #0]
 800e27a:	4620      	mov	r0, r4
 800e27c:	b003      	add	sp, #12
 800e27e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e282:	6161      	str	r1, [r4, #20]
 800e284:	e7ea      	b.n	800e25c <__d2b+0x58>
 800e286:	a801      	add	r0, sp, #4
 800e288:	f7ff fce9 	bl	800dc5e <__lo0bits>
 800e28c:	9b01      	ldr	r3, [sp, #4]
 800e28e:	6163      	str	r3, [r4, #20]
 800e290:	3020      	adds	r0, #32
 800e292:	2201      	movs	r2, #1
 800e294:	e7e8      	b.n	800e268 <__d2b+0x64>
 800e296:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e29a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e29e:	6038      	str	r0, [r7, #0]
 800e2a0:	6918      	ldr	r0, [r3, #16]
 800e2a2:	f7ff fcbd 	bl	800dc20 <__hi0bits>
 800e2a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e2aa:	e7e5      	b.n	800e278 <__d2b+0x74>
 800e2ac:	080100e8 	.word	0x080100e8
 800e2b0:	08010170 	.word	0x08010170

0800e2b4 <__ratio>:
 800e2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b8:	b085      	sub	sp, #20
 800e2ba:	e9cd 1000 	strd	r1, r0, [sp]
 800e2be:	a902      	add	r1, sp, #8
 800e2c0:	f7ff ff56 	bl	800e170 <__b2d>
 800e2c4:	9800      	ldr	r0, [sp, #0]
 800e2c6:	a903      	add	r1, sp, #12
 800e2c8:	ec55 4b10 	vmov	r4, r5, d0
 800e2cc:	f7ff ff50 	bl	800e170 <__b2d>
 800e2d0:	9b01      	ldr	r3, [sp, #4]
 800e2d2:	6919      	ldr	r1, [r3, #16]
 800e2d4:	9b00      	ldr	r3, [sp, #0]
 800e2d6:	691b      	ldr	r3, [r3, #16]
 800e2d8:	1ac9      	subs	r1, r1, r3
 800e2da:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e2de:	1a9b      	subs	r3, r3, r2
 800e2e0:	ec5b ab10 	vmov	sl, fp, d0
 800e2e4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	bfce      	itee	gt
 800e2ec:	462a      	movgt	r2, r5
 800e2ee:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e2f2:	465a      	movle	r2, fp
 800e2f4:	462f      	mov	r7, r5
 800e2f6:	46d9      	mov	r9, fp
 800e2f8:	bfcc      	ite	gt
 800e2fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e2fe:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e302:	464b      	mov	r3, r9
 800e304:	4652      	mov	r2, sl
 800e306:	4620      	mov	r0, r4
 800e308:	4639      	mov	r1, r7
 800e30a:	f7f2 fab7 	bl	800087c <__aeabi_ddiv>
 800e30e:	ec41 0b10 	vmov	d0, r0, r1
 800e312:	b005      	add	sp, #20
 800e314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e318 <__copybits>:
 800e318:	3901      	subs	r1, #1
 800e31a:	b570      	push	{r4, r5, r6, lr}
 800e31c:	1149      	asrs	r1, r1, #5
 800e31e:	6914      	ldr	r4, [r2, #16]
 800e320:	3101      	adds	r1, #1
 800e322:	f102 0314 	add.w	r3, r2, #20
 800e326:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e32a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e32e:	1f05      	subs	r5, r0, #4
 800e330:	42a3      	cmp	r3, r4
 800e332:	d30c      	bcc.n	800e34e <__copybits+0x36>
 800e334:	1aa3      	subs	r3, r4, r2
 800e336:	3b11      	subs	r3, #17
 800e338:	f023 0303 	bic.w	r3, r3, #3
 800e33c:	3211      	adds	r2, #17
 800e33e:	42a2      	cmp	r2, r4
 800e340:	bf88      	it	hi
 800e342:	2300      	movhi	r3, #0
 800e344:	4418      	add	r0, r3
 800e346:	2300      	movs	r3, #0
 800e348:	4288      	cmp	r0, r1
 800e34a:	d305      	bcc.n	800e358 <__copybits+0x40>
 800e34c:	bd70      	pop	{r4, r5, r6, pc}
 800e34e:	f853 6b04 	ldr.w	r6, [r3], #4
 800e352:	f845 6f04 	str.w	r6, [r5, #4]!
 800e356:	e7eb      	b.n	800e330 <__copybits+0x18>
 800e358:	f840 3b04 	str.w	r3, [r0], #4
 800e35c:	e7f4      	b.n	800e348 <__copybits+0x30>

0800e35e <__any_on>:
 800e35e:	f100 0214 	add.w	r2, r0, #20
 800e362:	6900      	ldr	r0, [r0, #16]
 800e364:	114b      	asrs	r3, r1, #5
 800e366:	4298      	cmp	r0, r3
 800e368:	b510      	push	{r4, lr}
 800e36a:	db11      	blt.n	800e390 <__any_on+0x32>
 800e36c:	dd0a      	ble.n	800e384 <__any_on+0x26>
 800e36e:	f011 011f 	ands.w	r1, r1, #31
 800e372:	d007      	beq.n	800e384 <__any_on+0x26>
 800e374:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e378:	fa24 f001 	lsr.w	r0, r4, r1
 800e37c:	fa00 f101 	lsl.w	r1, r0, r1
 800e380:	428c      	cmp	r4, r1
 800e382:	d10b      	bne.n	800e39c <__any_on+0x3e>
 800e384:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e388:	4293      	cmp	r3, r2
 800e38a:	d803      	bhi.n	800e394 <__any_on+0x36>
 800e38c:	2000      	movs	r0, #0
 800e38e:	bd10      	pop	{r4, pc}
 800e390:	4603      	mov	r3, r0
 800e392:	e7f7      	b.n	800e384 <__any_on+0x26>
 800e394:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e398:	2900      	cmp	r1, #0
 800e39a:	d0f5      	beq.n	800e388 <__any_on+0x2a>
 800e39c:	2001      	movs	r0, #1
 800e39e:	e7f6      	b.n	800e38e <__any_on+0x30>

0800e3a0 <__ascii_wctomb>:
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	4608      	mov	r0, r1
 800e3a4:	b141      	cbz	r1, 800e3b8 <__ascii_wctomb+0x18>
 800e3a6:	2aff      	cmp	r2, #255	@ 0xff
 800e3a8:	d904      	bls.n	800e3b4 <__ascii_wctomb+0x14>
 800e3aa:	228a      	movs	r2, #138	@ 0x8a
 800e3ac:	601a      	str	r2, [r3, #0]
 800e3ae:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b2:	4770      	bx	lr
 800e3b4:	700a      	strb	r2, [r1, #0]
 800e3b6:	2001      	movs	r0, #1
 800e3b8:	4770      	bx	lr
	...

0800e3bc <__sflush_r>:
 800e3bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3c4:	0716      	lsls	r6, r2, #28
 800e3c6:	4605      	mov	r5, r0
 800e3c8:	460c      	mov	r4, r1
 800e3ca:	d454      	bmi.n	800e476 <__sflush_r+0xba>
 800e3cc:	684b      	ldr	r3, [r1, #4]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	dc02      	bgt.n	800e3d8 <__sflush_r+0x1c>
 800e3d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	dd48      	ble.n	800e46a <__sflush_r+0xae>
 800e3d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e3da:	2e00      	cmp	r6, #0
 800e3dc:	d045      	beq.n	800e46a <__sflush_r+0xae>
 800e3de:	2300      	movs	r3, #0
 800e3e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e3e4:	682f      	ldr	r7, [r5, #0]
 800e3e6:	6a21      	ldr	r1, [r4, #32]
 800e3e8:	602b      	str	r3, [r5, #0]
 800e3ea:	d030      	beq.n	800e44e <__sflush_r+0x92>
 800e3ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e3ee:	89a3      	ldrh	r3, [r4, #12]
 800e3f0:	0759      	lsls	r1, r3, #29
 800e3f2:	d505      	bpl.n	800e400 <__sflush_r+0x44>
 800e3f4:	6863      	ldr	r3, [r4, #4]
 800e3f6:	1ad2      	subs	r2, r2, r3
 800e3f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e3fa:	b10b      	cbz	r3, 800e400 <__sflush_r+0x44>
 800e3fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e3fe:	1ad2      	subs	r2, r2, r3
 800e400:	2300      	movs	r3, #0
 800e402:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e404:	6a21      	ldr	r1, [r4, #32]
 800e406:	4628      	mov	r0, r5
 800e408:	47b0      	blx	r6
 800e40a:	1c43      	adds	r3, r0, #1
 800e40c:	89a3      	ldrh	r3, [r4, #12]
 800e40e:	d106      	bne.n	800e41e <__sflush_r+0x62>
 800e410:	6829      	ldr	r1, [r5, #0]
 800e412:	291d      	cmp	r1, #29
 800e414:	d82b      	bhi.n	800e46e <__sflush_r+0xb2>
 800e416:	4a2a      	ldr	r2, [pc, #168]	@ (800e4c0 <__sflush_r+0x104>)
 800e418:	410a      	asrs	r2, r1
 800e41a:	07d6      	lsls	r6, r2, #31
 800e41c:	d427      	bmi.n	800e46e <__sflush_r+0xb2>
 800e41e:	2200      	movs	r2, #0
 800e420:	6062      	str	r2, [r4, #4]
 800e422:	04d9      	lsls	r1, r3, #19
 800e424:	6922      	ldr	r2, [r4, #16]
 800e426:	6022      	str	r2, [r4, #0]
 800e428:	d504      	bpl.n	800e434 <__sflush_r+0x78>
 800e42a:	1c42      	adds	r2, r0, #1
 800e42c:	d101      	bne.n	800e432 <__sflush_r+0x76>
 800e42e:	682b      	ldr	r3, [r5, #0]
 800e430:	b903      	cbnz	r3, 800e434 <__sflush_r+0x78>
 800e432:	6560      	str	r0, [r4, #84]	@ 0x54
 800e434:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e436:	602f      	str	r7, [r5, #0]
 800e438:	b1b9      	cbz	r1, 800e46a <__sflush_r+0xae>
 800e43a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e43e:	4299      	cmp	r1, r3
 800e440:	d002      	beq.n	800e448 <__sflush_r+0x8c>
 800e442:	4628      	mov	r0, r5
 800e444:	f7fe ff64 	bl	800d310 <_free_r>
 800e448:	2300      	movs	r3, #0
 800e44a:	6363      	str	r3, [r4, #52]	@ 0x34
 800e44c:	e00d      	b.n	800e46a <__sflush_r+0xae>
 800e44e:	2301      	movs	r3, #1
 800e450:	4628      	mov	r0, r5
 800e452:	47b0      	blx	r6
 800e454:	4602      	mov	r2, r0
 800e456:	1c50      	adds	r0, r2, #1
 800e458:	d1c9      	bne.n	800e3ee <__sflush_r+0x32>
 800e45a:	682b      	ldr	r3, [r5, #0]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d0c6      	beq.n	800e3ee <__sflush_r+0x32>
 800e460:	2b1d      	cmp	r3, #29
 800e462:	d001      	beq.n	800e468 <__sflush_r+0xac>
 800e464:	2b16      	cmp	r3, #22
 800e466:	d11e      	bne.n	800e4a6 <__sflush_r+0xea>
 800e468:	602f      	str	r7, [r5, #0]
 800e46a:	2000      	movs	r0, #0
 800e46c:	e022      	b.n	800e4b4 <__sflush_r+0xf8>
 800e46e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e472:	b21b      	sxth	r3, r3
 800e474:	e01b      	b.n	800e4ae <__sflush_r+0xf2>
 800e476:	690f      	ldr	r7, [r1, #16]
 800e478:	2f00      	cmp	r7, #0
 800e47a:	d0f6      	beq.n	800e46a <__sflush_r+0xae>
 800e47c:	0793      	lsls	r3, r2, #30
 800e47e:	680e      	ldr	r6, [r1, #0]
 800e480:	bf08      	it	eq
 800e482:	694b      	ldreq	r3, [r1, #20]
 800e484:	600f      	str	r7, [r1, #0]
 800e486:	bf18      	it	ne
 800e488:	2300      	movne	r3, #0
 800e48a:	eba6 0807 	sub.w	r8, r6, r7
 800e48e:	608b      	str	r3, [r1, #8]
 800e490:	f1b8 0f00 	cmp.w	r8, #0
 800e494:	dde9      	ble.n	800e46a <__sflush_r+0xae>
 800e496:	6a21      	ldr	r1, [r4, #32]
 800e498:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e49a:	4643      	mov	r3, r8
 800e49c:	463a      	mov	r2, r7
 800e49e:	4628      	mov	r0, r5
 800e4a0:	47b0      	blx	r6
 800e4a2:	2800      	cmp	r0, #0
 800e4a4:	dc08      	bgt.n	800e4b8 <__sflush_r+0xfc>
 800e4a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4ae:	81a3      	strh	r3, [r4, #12]
 800e4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4b8:	4407      	add	r7, r0
 800e4ba:	eba8 0800 	sub.w	r8, r8, r0
 800e4be:	e7e7      	b.n	800e490 <__sflush_r+0xd4>
 800e4c0:	dfbffffe 	.word	0xdfbffffe

0800e4c4 <_fflush_r>:
 800e4c4:	b538      	push	{r3, r4, r5, lr}
 800e4c6:	690b      	ldr	r3, [r1, #16]
 800e4c8:	4605      	mov	r5, r0
 800e4ca:	460c      	mov	r4, r1
 800e4cc:	b913      	cbnz	r3, 800e4d4 <_fflush_r+0x10>
 800e4ce:	2500      	movs	r5, #0
 800e4d0:	4628      	mov	r0, r5
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	b118      	cbz	r0, 800e4de <_fflush_r+0x1a>
 800e4d6:	6a03      	ldr	r3, [r0, #32]
 800e4d8:	b90b      	cbnz	r3, 800e4de <_fflush_r+0x1a>
 800e4da:	f7fe fde9 	bl	800d0b0 <__sinit>
 800e4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d0f3      	beq.n	800e4ce <_fflush_r+0xa>
 800e4e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e4e8:	07d0      	lsls	r0, r2, #31
 800e4ea:	d404      	bmi.n	800e4f6 <_fflush_r+0x32>
 800e4ec:	0599      	lsls	r1, r3, #22
 800e4ee:	d402      	bmi.n	800e4f6 <_fflush_r+0x32>
 800e4f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4f2:	f7fe fef2 	bl	800d2da <__retarget_lock_acquire_recursive>
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	4621      	mov	r1, r4
 800e4fa:	f7ff ff5f 	bl	800e3bc <__sflush_r>
 800e4fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e500:	07da      	lsls	r2, r3, #31
 800e502:	4605      	mov	r5, r0
 800e504:	d4e4      	bmi.n	800e4d0 <_fflush_r+0xc>
 800e506:	89a3      	ldrh	r3, [r4, #12]
 800e508:	059b      	lsls	r3, r3, #22
 800e50a:	d4e1      	bmi.n	800e4d0 <_fflush_r+0xc>
 800e50c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e50e:	f7fe fee5 	bl	800d2dc <__retarget_lock_release_recursive>
 800e512:	e7dd      	b.n	800e4d0 <_fflush_r+0xc>

0800e514 <__assert_func>:
 800e514:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e516:	4614      	mov	r4, r2
 800e518:	461a      	mov	r2, r3
 800e51a:	4b09      	ldr	r3, [pc, #36]	@ (800e540 <__assert_func+0x2c>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	4605      	mov	r5, r0
 800e520:	68d8      	ldr	r0, [r3, #12]
 800e522:	b954      	cbnz	r4, 800e53a <__assert_func+0x26>
 800e524:	4b07      	ldr	r3, [pc, #28]	@ (800e544 <__assert_func+0x30>)
 800e526:	461c      	mov	r4, r3
 800e528:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e52c:	9100      	str	r1, [sp, #0]
 800e52e:	462b      	mov	r3, r5
 800e530:	4905      	ldr	r1, [pc, #20]	@ (800e548 <__assert_func+0x34>)
 800e532:	f000 f821 	bl	800e578 <fiprintf>
 800e536:	f000 f831 	bl	800e59c <abort>
 800e53a:	4b04      	ldr	r3, [pc, #16]	@ (800e54c <__assert_func+0x38>)
 800e53c:	e7f4      	b.n	800e528 <__assert_func+0x14>
 800e53e:	bf00      	nop
 800e540:	200001dc 	.word	0x200001dc
 800e544:	08010404 	.word	0x08010404
 800e548:	080103d6 	.word	0x080103d6
 800e54c:	080103c9 	.word	0x080103c9

0800e550 <_calloc_r>:
 800e550:	b570      	push	{r4, r5, r6, lr}
 800e552:	fba1 5402 	umull	r5, r4, r1, r2
 800e556:	b93c      	cbnz	r4, 800e568 <_calloc_r+0x18>
 800e558:	4629      	mov	r1, r5
 800e55a:	f7fd fe81 	bl	800c260 <_malloc_r>
 800e55e:	4606      	mov	r6, r0
 800e560:	b928      	cbnz	r0, 800e56e <_calloc_r+0x1e>
 800e562:	2600      	movs	r6, #0
 800e564:	4630      	mov	r0, r6
 800e566:	bd70      	pop	{r4, r5, r6, pc}
 800e568:	220c      	movs	r2, #12
 800e56a:	6002      	str	r2, [r0, #0]
 800e56c:	e7f9      	b.n	800e562 <_calloc_r+0x12>
 800e56e:	462a      	mov	r2, r5
 800e570:	4621      	mov	r1, r4
 800e572:	f7fe fe16 	bl	800d1a2 <memset>
 800e576:	e7f5      	b.n	800e564 <_calloc_r+0x14>

0800e578 <fiprintf>:
 800e578:	b40e      	push	{r1, r2, r3}
 800e57a:	b503      	push	{r0, r1, lr}
 800e57c:	4601      	mov	r1, r0
 800e57e:	ab03      	add	r3, sp, #12
 800e580:	4805      	ldr	r0, [pc, #20]	@ (800e598 <fiprintf+0x20>)
 800e582:	f853 2b04 	ldr.w	r2, [r3], #4
 800e586:	6800      	ldr	r0, [r0, #0]
 800e588:	9301      	str	r3, [sp, #4]
 800e58a:	f000 f837 	bl	800e5fc <_vfiprintf_r>
 800e58e:	b002      	add	sp, #8
 800e590:	f85d eb04 	ldr.w	lr, [sp], #4
 800e594:	b003      	add	sp, #12
 800e596:	4770      	bx	lr
 800e598:	200001dc 	.word	0x200001dc

0800e59c <abort>:
 800e59c:	b508      	push	{r3, lr}
 800e59e:	2006      	movs	r0, #6
 800e5a0:	f000 fb8e 	bl	800ecc0 <raise>
 800e5a4:	2001      	movs	r0, #1
 800e5a6:	f7f7 fe3b 	bl	8006220 <_exit>

0800e5aa <__sfputc_r>:
 800e5aa:	6893      	ldr	r3, [r2, #8]
 800e5ac:	3b01      	subs	r3, #1
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	b410      	push	{r4}
 800e5b2:	6093      	str	r3, [r2, #8]
 800e5b4:	da08      	bge.n	800e5c8 <__sfputc_r+0x1e>
 800e5b6:	6994      	ldr	r4, [r2, #24]
 800e5b8:	42a3      	cmp	r3, r4
 800e5ba:	db01      	blt.n	800e5c0 <__sfputc_r+0x16>
 800e5bc:	290a      	cmp	r1, #10
 800e5be:	d103      	bne.n	800e5c8 <__sfputc_r+0x1e>
 800e5c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e5c4:	f000 bac0 	b.w	800eb48 <__swbuf_r>
 800e5c8:	6813      	ldr	r3, [r2, #0]
 800e5ca:	1c58      	adds	r0, r3, #1
 800e5cc:	6010      	str	r0, [r2, #0]
 800e5ce:	7019      	strb	r1, [r3, #0]
 800e5d0:	4608      	mov	r0, r1
 800e5d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e5d6:	4770      	bx	lr

0800e5d8 <__sfputs_r>:
 800e5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5da:	4606      	mov	r6, r0
 800e5dc:	460f      	mov	r7, r1
 800e5de:	4614      	mov	r4, r2
 800e5e0:	18d5      	adds	r5, r2, r3
 800e5e2:	42ac      	cmp	r4, r5
 800e5e4:	d101      	bne.n	800e5ea <__sfputs_r+0x12>
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	e007      	b.n	800e5fa <__sfputs_r+0x22>
 800e5ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5ee:	463a      	mov	r2, r7
 800e5f0:	4630      	mov	r0, r6
 800e5f2:	f7ff ffda 	bl	800e5aa <__sfputc_r>
 800e5f6:	1c43      	adds	r3, r0, #1
 800e5f8:	d1f3      	bne.n	800e5e2 <__sfputs_r+0xa>
 800e5fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e5fc <_vfiprintf_r>:
 800e5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e600:	460d      	mov	r5, r1
 800e602:	b09d      	sub	sp, #116	@ 0x74
 800e604:	4614      	mov	r4, r2
 800e606:	4698      	mov	r8, r3
 800e608:	4606      	mov	r6, r0
 800e60a:	b118      	cbz	r0, 800e614 <_vfiprintf_r+0x18>
 800e60c:	6a03      	ldr	r3, [r0, #32]
 800e60e:	b90b      	cbnz	r3, 800e614 <_vfiprintf_r+0x18>
 800e610:	f7fe fd4e 	bl	800d0b0 <__sinit>
 800e614:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e616:	07d9      	lsls	r1, r3, #31
 800e618:	d405      	bmi.n	800e626 <_vfiprintf_r+0x2a>
 800e61a:	89ab      	ldrh	r3, [r5, #12]
 800e61c:	059a      	lsls	r2, r3, #22
 800e61e:	d402      	bmi.n	800e626 <_vfiprintf_r+0x2a>
 800e620:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e622:	f7fe fe5a 	bl	800d2da <__retarget_lock_acquire_recursive>
 800e626:	89ab      	ldrh	r3, [r5, #12]
 800e628:	071b      	lsls	r3, r3, #28
 800e62a:	d501      	bpl.n	800e630 <_vfiprintf_r+0x34>
 800e62c:	692b      	ldr	r3, [r5, #16]
 800e62e:	b99b      	cbnz	r3, 800e658 <_vfiprintf_r+0x5c>
 800e630:	4629      	mov	r1, r5
 800e632:	4630      	mov	r0, r6
 800e634:	f000 fac6 	bl	800ebc4 <__swsetup_r>
 800e638:	b170      	cbz	r0, 800e658 <_vfiprintf_r+0x5c>
 800e63a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e63c:	07dc      	lsls	r4, r3, #31
 800e63e:	d504      	bpl.n	800e64a <_vfiprintf_r+0x4e>
 800e640:	f04f 30ff 	mov.w	r0, #4294967295
 800e644:	b01d      	add	sp, #116	@ 0x74
 800e646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e64a:	89ab      	ldrh	r3, [r5, #12]
 800e64c:	0598      	lsls	r0, r3, #22
 800e64e:	d4f7      	bmi.n	800e640 <_vfiprintf_r+0x44>
 800e650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e652:	f7fe fe43 	bl	800d2dc <__retarget_lock_release_recursive>
 800e656:	e7f3      	b.n	800e640 <_vfiprintf_r+0x44>
 800e658:	2300      	movs	r3, #0
 800e65a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e65c:	2320      	movs	r3, #32
 800e65e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e662:	f8cd 800c 	str.w	r8, [sp, #12]
 800e666:	2330      	movs	r3, #48	@ 0x30
 800e668:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e818 <_vfiprintf_r+0x21c>
 800e66c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e670:	f04f 0901 	mov.w	r9, #1
 800e674:	4623      	mov	r3, r4
 800e676:	469a      	mov	sl, r3
 800e678:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e67c:	b10a      	cbz	r2, 800e682 <_vfiprintf_r+0x86>
 800e67e:	2a25      	cmp	r2, #37	@ 0x25
 800e680:	d1f9      	bne.n	800e676 <_vfiprintf_r+0x7a>
 800e682:	ebba 0b04 	subs.w	fp, sl, r4
 800e686:	d00b      	beq.n	800e6a0 <_vfiprintf_r+0xa4>
 800e688:	465b      	mov	r3, fp
 800e68a:	4622      	mov	r2, r4
 800e68c:	4629      	mov	r1, r5
 800e68e:	4630      	mov	r0, r6
 800e690:	f7ff ffa2 	bl	800e5d8 <__sfputs_r>
 800e694:	3001      	adds	r0, #1
 800e696:	f000 80a7 	beq.w	800e7e8 <_vfiprintf_r+0x1ec>
 800e69a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e69c:	445a      	add	r2, fp
 800e69e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6a0:	f89a 3000 	ldrb.w	r3, [sl]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	f000 809f 	beq.w	800e7e8 <_vfiprintf_r+0x1ec>
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e6b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6b4:	f10a 0a01 	add.w	sl, sl, #1
 800e6b8:	9304      	str	r3, [sp, #16]
 800e6ba:	9307      	str	r3, [sp, #28]
 800e6bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e6c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800e6c2:	4654      	mov	r4, sl
 800e6c4:	2205      	movs	r2, #5
 800e6c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6ca:	4853      	ldr	r0, [pc, #332]	@ (800e818 <_vfiprintf_r+0x21c>)
 800e6cc:	f7f1 fda0 	bl	8000210 <memchr>
 800e6d0:	9a04      	ldr	r2, [sp, #16]
 800e6d2:	b9d8      	cbnz	r0, 800e70c <_vfiprintf_r+0x110>
 800e6d4:	06d1      	lsls	r1, r2, #27
 800e6d6:	bf44      	itt	mi
 800e6d8:	2320      	movmi	r3, #32
 800e6da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6de:	0713      	lsls	r3, r2, #28
 800e6e0:	bf44      	itt	mi
 800e6e2:	232b      	movmi	r3, #43	@ 0x2b
 800e6e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6e8:	f89a 3000 	ldrb.w	r3, [sl]
 800e6ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800e6ee:	d015      	beq.n	800e71c <_vfiprintf_r+0x120>
 800e6f0:	9a07      	ldr	r2, [sp, #28]
 800e6f2:	4654      	mov	r4, sl
 800e6f4:	2000      	movs	r0, #0
 800e6f6:	f04f 0c0a 	mov.w	ip, #10
 800e6fa:	4621      	mov	r1, r4
 800e6fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e700:	3b30      	subs	r3, #48	@ 0x30
 800e702:	2b09      	cmp	r3, #9
 800e704:	d94b      	bls.n	800e79e <_vfiprintf_r+0x1a2>
 800e706:	b1b0      	cbz	r0, 800e736 <_vfiprintf_r+0x13a>
 800e708:	9207      	str	r2, [sp, #28]
 800e70a:	e014      	b.n	800e736 <_vfiprintf_r+0x13a>
 800e70c:	eba0 0308 	sub.w	r3, r0, r8
 800e710:	fa09 f303 	lsl.w	r3, r9, r3
 800e714:	4313      	orrs	r3, r2
 800e716:	9304      	str	r3, [sp, #16]
 800e718:	46a2      	mov	sl, r4
 800e71a:	e7d2      	b.n	800e6c2 <_vfiprintf_r+0xc6>
 800e71c:	9b03      	ldr	r3, [sp, #12]
 800e71e:	1d19      	adds	r1, r3, #4
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	9103      	str	r1, [sp, #12]
 800e724:	2b00      	cmp	r3, #0
 800e726:	bfbb      	ittet	lt
 800e728:	425b      	neglt	r3, r3
 800e72a:	f042 0202 	orrlt.w	r2, r2, #2
 800e72e:	9307      	strge	r3, [sp, #28]
 800e730:	9307      	strlt	r3, [sp, #28]
 800e732:	bfb8      	it	lt
 800e734:	9204      	strlt	r2, [sp, #16]
 800e736:	7823      	ldrb	r3, [r4, #0]
 800e738:	2b2e      	cmp	r3, #46	@ 0x2e
 800e73a:	d10a      	bne.n	800e752 <_vfiprintf_r+0x156>
 800e73c:	7863      	ldrb	r3, [r4, #1]
 800e73e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e740:	d132      	bne.n	800e7a8 <_vfiprintf_r+0x1ac>
 800e742:	9b03      	ldr	r3, [sp, #12]
 800e744:	1d1a      	adds	r2, r3, #4
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	9203      	str	r2, [sp, #12]
 800e74a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e74e:	3402      	adds	r4, #2
 800e750:	9305      	str	r3, [sp, #20]
 800e752:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e828 <_vfiprintf_r+0x22c>
 800e756:	7821      	ldrb	r1, [r4, #0]
 800e758:	2203      	movs	r2, #3
 800e75a:	4650      	mov	r0, sl
 800e75c:	f7f1 fd58 	bl	8000210 <memchr>
 800e760:	b138      	cbz	r0, 800e772 <_vfiprintf_r+0x176>
 800e762:	9b04      	ldr	r3, [sp, #16]
 800e764:	eba0 000a 	sub.w	r0, r0, sl
 800e768:	2240      	movs	r2, #64	@ 0x40
 800e76a:	4082      	lsls	r2, r0
 800e76c:	4313      	orrs	r3, r2
 800e76e:	3401      	adds	r4, #1
 800e770:	9304      	str	r3, [sp, #16]
 800e772:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e776:	4829      	ldr	r0, [pc, #164]	@ (800e81c <_vfiprintf_r+0x220>)
 800e778:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e77c:	2206      	movs	r2, #6
 800e77e:	f7f1 fd47 	bl	8000210 <memchr>
 800e782:	2800      	cmp	r0, #0
 800e784:	d03f      	beq.n	800e806 <_vfiprintf_r+0x20a>
 800e786:	4b26      	ldr	r3, [pc, #152]	@ (800e820 <_vfiprintf_r+0x224>)
 800e788:	bb1b      	cbnz	r3, 800e7d2 <_vfiprintf_r+0x1d6>
 800e78a:	9b03      	ldr	r3, [sp, #12]
 800e78c:	3307      	adds	r3, #7
 800e78e:	f023 0307 	bic.w	r3, r3, #7
 800e792:	3308      	adds	r3, #8
 800e794:	9303      	str	r3, [sp, #12]
 800e796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e798:	443b      	add	r3, r7
 800e79a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e79c:	e76a      	b.n	800e674 <_vfiprintf_r+0x78>
 800e79e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7a2:	460c      	mov	r4, r1
 800e7a4:	2001      	movs	r0, #1
 800e7a6:	e7a8      	b.n	800e6fa <_vfiprintf_r+0xfe>
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	3401      	adds	r4, #1
 800e7ac:	9305      	str	r3, [sp, #20]
 800e7ae:	4619      	mov	r1, r3
 800e7b0:	f04f 0c0a 	mov.w	ip, #10
 800e7b4:	4620      	mov	r0, r4
 800e7b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7ba:	3a30      	subs	r2, #48	@ 0x30
 800e7bc:	2a09      	cmp	r2, #9
 800e7be:	d903      	bls.n	800e7c8 <_vfiprintf_r+0x1cc>
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d0c6      	beq.n	800e752 <_vfiprintf_r+0x156>
 800e7c4:	9105      	str	r1, [sp, #20]
 800e7c6:	e7c4      	b.n	800e752 <_vfiprintf_r+0x156>
 800e7c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e7cc:	4604      	mov	r4, r0
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	e7f0      	b.n	800e7b4 <_vfiprintf_r+0x1b8>
 800e7d2:	ab03      	add	r3, sp, #12
 800e7d4:	9300      	str	r3, [sp, #0]
 800e7d6:	462a      	mov	r2, r5
 800e7d8:	4b12      	ldr	r3, [pc, #72]	@ (800e824 <_vfiprintf_r+0x228>)
 800e7da:	a904      	add	r1, sp, #16
 800e7dc:	4630      	mov	r0, r6
 800e7de:	f3af 8000 	nop.w
 800e7e2:	4607      	mov	r7, r0
 800e7e4:	1c78      	adds	r0, r7, #1
 800e7e6:	d1d6      	bne.n	800e796 <_vfiprintf_r+0x19a>
 800e7e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7ea:	07d9      	lsls	r1, r3, #31
 800e7ec:	d405      	bmi.n	800e7fa <_vfiprintf_r+0x1fe>
 800e7ee:	89ab      	ldrh	r3, [r5, #12]
 800e7f0:	059a      	lsls	r2, r3, #22
 800e7f2:	d402      	bmi.n	800e7fa <_vfiprintf_r+0x1fe>
 800e7f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7f6:	f7fe fd71 	bl	800d2dc <__retarget_lock_release_recursive>
 800e7fa:	89ab      	ldrh	r3, [r5, #12]
 800e7fc:	065b      	lsls	r3, r3, #25
 800e7fe:	f53f af1f 	bmi.w	800e640 <_vfiprintf_r+0x44>
 800e802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e804:	e71e      	b.n	800e644 <_vfiprintf_r+0x48>
 800e806:	ab03      	add	r3, sp, #12
 800e808:	9300      	str	r3, [sp, #0]
 800e80a:	462a      	mov	r2, r5
 800e80c:	4b05      	ldr	r3, [pc, #20]	@ (800e824 <_vfiprintf_r+0x228>)
 800e80e:	a904      	add	r1, sp, #16
 800e810:	4630      	mov	r0, r6
 800e812:	f000 f879 	bl	800e908 <_printf_i>
 800e816:	e7e4      	b.n	800e7e2 <_vfiprintf_r+0x1e6>
 800e818:	08010405 	.word	0x08010405
 800e81c:	0801040f 	.word	0x0801040f
 800e820:	00000000 	.word	0x00000000
 800e824:	0800e5d9 	.word	0x0800e5d9
 800e828:	0801040b 	.word	0x0801040b

0800e82c <_printf_common>:
 800e82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e830:	4616      	mov	r6, r2
 800e832:	4698      	mov	r8, r3
 800e834:	688a      	ldr	r2, [r1, #8]
 800e836:	690b      	ldr	r3, [r1, #16]
 800e838:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e83c:	4293      	cmp	r3, r2
 800e83e:	bfb8      	it	lt
 800e840:	4613      	movlt	r3, r2
 800e842:	6033      	str	r3, [r6, #0]
 800e844:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e848:	4607      	mov	r7, r0
 800e84a:	460c      	mov	r4, r1
 800e84c:	b10a      	cbz	r2, 800e852 <_printf_common+0x26>
 800e84e:	3301      	adds	r3, #1
 800e850:	6033      	str	r3, [r6, #0]
 800e852:	6823      	ldr	r3, [r4, #0]
 800e854:	0699      	lsls	r1, r3, #26
 800e856:	bf42      	ittt	mi
 800e858:	6833      	ldrmi	r3, [r6, #0]
 800e85a:	3302      	addmi	r3, #2
 800e85c:	6033      	strmi	r3, [r6, #0]
 800e85e:	6825      	ldr	r5, [r4, #0]
 800e860:	f015 0506 	ands.w	r5, r5, #6
 800e864:	d106      	bne.n	800e874 <_printf_common+0x48>
 800e866:	f104 0a19 	add.w	sl, r4, #25
 800e86a:	68e3      	ldr	r3, [r4, #12]
 800e86c:	6832      	ldr	r2, [r6, #0]
 800e86e:	1a9b      	subs	r3, r3, r2
 800e870:	42ab      	cmp	r3, r5
 800e872:	dc26      	bgt.n	800e8c2 <_printf_common+0x96>
 800e874:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e878:	6822      	ldr	r2, [r4, #0]
 800e87a:	3b00      	subs	r3, #0
 800e87c:	bf18      	it	ne
 800e87e:	2301      	movne	r3, #1
 800e880:	0692      	lsls	r2, r2, #26
 800e882:	d42b      	bmi.n	800e8dc <_printf_common+0xb0>
 800e884:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e888:	4641      	mov	r1, r8
 800e88a:	4638      	mov	r0, r7
 800e88c:	47c8      	blx	r9
 800e88e:	3001      	adds	r0, #1
 800e890:	d01e      	beq.n	800e8d0 <_printf_common+0xa4>
 800e892:	6823      	ldr	r3, [r4, #0]
 800e894:	6922      	ldr	r2, [r4, #16]
 800e896:	f003 0306 	and.w	r3, r3, #6
 800e89a:	2b04      	cmp	r3, #4
 800e89c:	bf02      	ittt	eq
 800e89e:	68e5      	ldreq	r5, [r4, #12]
 800e8a0:	6833      	ldreq	r3, [r6, #0]
 800e8a2:	1aed      	subeq	r5, r5, r3
 800e8a4:	68a3      	ldr	r3, [r4, #8]
 800e8a6:	bf0c      	ite	eq
 800e8a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e8ac:	2500      	movne	r5, #0
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	bfc4      	itt	gt
 800e8b2:	1a9b      	subgt	r3, r3, r2
 800e8b4:	18ed      	addgt	r5, r5, r3
 800e8b6:	2600      	movs	r6, #0
 800e8b8:	341a      	adds	r4, #26
 800e8ba:	42b5      	cmp	r5, r6
 800e8bc:	d11a      	bne.n	800e8f4 <_printf_common+0xc8>
 800e8be:	2000      	movs	r0, #0
 800e8c0:	e008      	b.n	800e8d4 <_printf_common+0xa8>
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	4652      	mov	r2, sl
 800e8c6:	4641      	mov	r1, r8
 800e8c8:	4638      	mov	r0, r7
 800e8ca:	47c8      	blx	r9
 800e8cc:	3001      	adds	r0, #1
 800e8ce:	d103      	bne.n	800e8d8 <_printf_common+0xac>
 800e8d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8d8:	3501      	adds	r5, #1
 800e8da:	e7c6      	b.n	800e86a <_printf_common+0x3e>
 800e8dc:	18e1      	adds	r1, r4, r3
 800e8de:	1c5a      	adds	r2, r3, #1
 800e8e0:	2030      	movs	r0, #48	@ 0x30
 800e8e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e8e6:	4422      	add	r2, r4
 800e8e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e8ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e8f0:	3302      	adds	r3, #2
 800e8f2:	e7c7      	b.n	800e884 <_printf_common+0x58>
 800e8f4:	2301      	movs	r3, #1
 800e8f6:	4622      	mov	r2, r4
 800e8f8:	4641      	mov	r1, r8
 800e8fa:	4638      	mov	r0, r7
 800e8fc:	47c8      	blx	r9
 800e8fe:	3001      	adds	r0, #1
 800e900:	d0e6      	beq.n	800e8d0 <_printf_common+0xa4>
 800e902:	3601      	adds	r6, #1
 800e904:	e7d9      	b.n	800e8ba <_printf_common+0x8e>
	...

0800e908 <_printf_i>:
 800e908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e90c:	7e0f      	ldrb	r7, [r1, #24]
 800e90e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e910:	2f78      	cmp	r7, #120	@ 0x78
 800e912:	4691      	mov	r9, r2
 800e914:	4680      	mov	r8, r0
 800e916:	460c      	mov	r4, r1
 800e918:	469a      	mov	sl, r3
 800e91a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e91e:	d807      	bhi.n	800e930 <_printf_i+0x28>
 800e920:	2f62      	cmp	r7, #98	@ 0x62
 800e922:	d80a      	bhi.n	800e93a <_printf_i+0x32>
 800e924:	2f00      	cmp	r7, #0
 800e926:	f000 80d2 	beq.w	800eace <_printf_i+0x1c6>
 800e92a:	2f58      	cmp	r7, #88	@ 0x58
 800e92c:	f000 80b9 	beq.w	800eaa2 <_printf_i+0x19a>
 800e930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e934:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e938:	e03a      	b.n	800e9b0 <_printf_i+0xa8>
 800e93a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e93e:	2b15      	cmp	r3, #21
 800e940:	d8f6      	bhi.n	800e930 <_printf_i+0x28>
 800e942:	a101      	add	r1, pc, #4	@ (adr r1, 800e948 <_printf_i+0x40>)
 800e944:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e948:	0800e9a1 	.word	0x0800e9a1
 800e94c:	0800e9b5 	.word	0x0800e9b5
 800e950:	0800e931 	.word	0x0800e931
 800e954:	0800e931 	.word	0x0800e931
 800e958:	0800e931 	.word	0x0800e931
 800e95c:	0800e931 	.word	0x0800e931
 800e960:	0800e9b5 	.word	0x0800e9b5
 800e964:	0800e931 	.word	0x0800e931
 800e968:	0800e931 	.word	0x0800e931
 800e96c:	0800e931 	.word	0x0800e931
 800e970:	0800e931 	.word	0x0800e931
 800e974:	0800eab5 	.word	0x0800eab5
 800e978:	0800e9df 	.word	0x0800e9df
 800e97c:	0800ea6f 	.word	0x0800ea6f
 800e980:	0800e931 	.word	0x0800e931
 800e984:	0800e931 	.word	0x0800e931
 800e988:	0800ead7 	.word	0x0800ead7
 800e98c:	0800e931 	.word	0x0800e931
 800e990:	0800e9df 	.word	0x0800e9df
 800e994:	0800e931 	.word	0x0800e931
 800e998:	0800e931 	.word	0x0800e931
 800e99c:	0800ea77 	.word	0x0800ea77
 800e9a0:	6833      	ldr	r3, [r6, #0]
 800e9a2:	1d1a      	adds	r2, r3, #4
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	6032      	str	r2, [r6, #0]
 800e9a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e9ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	e09d      	b.n	800eaf0 <_printf_i+0x1e8>
 800e9b4:	6833      	ldr	r3, [r6, #0]
 800e9b6:	6820      	ldr	r0, [r4, #0]
 800e9b8:	1d19      	adds	r1, r3, #4
 800e9ba:	6031      	str	r1, [r6, #0]
 800e9bc:	0606      	lsls	r6, r0, #24
 800e9be:	d501      	bpl.n	800e9c4 <_printf_i+0xbc>
 800e9c0:	681d      	ldr	r5, [r3, #0]
 800e9c2:	e003      	b.n	800e9cc <_printf_i+0xc4>
 800e9c4:	0645      	lsls	r5, r0, #25
 800e9c6:	d5fb      	bpl.n	800e9c0 <_printf_i+0xb8>
 800e9c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e9cc:	2d00      	cmp	r5, #0
 800e9ce:	da03      	bge.n	800e9d8 <_printf_i+0xd0>
 800e9d0:	232d      	movs	r3, #45	@ 0x2d
 800e9d2:	426d      	negs	r5, r5
 800e9d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e9d8:	4859      	ldr	r0, [pc, #356]	@ (800eb40 <_printf_i+0x238>)
 800e9da:	230a      	movs	r3, #10
 800e9dc:	e011      	b.n	800ea02 <_printf_i+0xfa>
 800e9de:	6821      	ldr	r1, [r4, #0]
 800e9e0:	6833      	ldr	r3, [r6, #0]
 800e9e2:	0608      	lsls	r0, r1, #24
 800e9e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800e9e8:	d402      	bmi.n	800e9f0 <_printf_i+0xe8>
 800e9ea:	0649      	lsls	r1, r1, #25
 800e9ec:	bf48      	it	mi
 800e9ee:	b2ad      	uxthmi	r5, r5
 800e9f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800e9f2:	4853      	ldr	r0, [pc, #332]	@ (800eb40 <_printf_i+0x238>)
 800e9f4:	6033      	str	r3, [r6, #0]
 800e9f6:	bf14      	ite	ne
 800e9f8:	230a      	movne	r3, #10
 800e9fa:	2308      	moveq	r3, #8
 800e9fc:	2100      	movs	r1, #0
 800e9fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ea02:	6866      	ldr	r6, [r4, #4]
 800ea04:	60a6      	str	r6, [r4, #8]
 800ea06:	2e00      	cmp	r6, #0
 800ea08:	bfa2      	ittt	ge
 800ea0a:	6821      	ldrge	r1, [r4, #0]
 800ea0c:	f021 0104 	bicge.w	r1, r1, #4
 800ea10:	6021      	strge	r1, [r4, #0]
 800ea12:	b90d      	cbnz	r5, 800ea18 <_printf_i+0x110>
 800ea14:	2e00      	cmp	r6, #0
 800ea16:	d04b      	beq.n	800eab0 <_printf_i+0x1a8>
 800ea18:	4616      	mov	r6, r2
 800ea1a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ea1e:	fb03 5711 	mls	r7, r3, r1, r5
 800ea22:	5dc7      	ldrb	r7, [r0, r7]
 800ea24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ea28:	462f      	mov	r7, r5
 800ea2a:	42bb      	cmp	r3, r7
 800ea2c:	460d      	mov	r5, r1
 800ea2e:	d9f4      	bls.n	800ea1a <_printf_i+0x112>
 800ea30:	2b08      	cmp	r3, #8
 800ea32:	d10b      	bne.n	800ea4c <_printf_i+0x144>
 800ea34:	6823      	ldr	r3, [r4, #0]
 800ea36:	07df      	lsls	r7, r3, #31
 800ea38:	d508      	bpl.n	800ea4c <_printf_i+0x144>
 800ea3a:	6923      	ldr	r3, [r4, #16]
 800ea3c:	6861      	ldr	r1, [r4, #4]
 800ea3e:	4299      	cmp	r1, r3
 800ea40:	bfde      	ittt	le
 800ea42:	2330      	movle	r3, #48	@ 0x30
 800ea44:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ea48:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ea4c:	1b92      	subs	r2, r2, r6
 800ea4e:	6122      	str	r2, [r4, #16]
 800ea50:	f8cd a000 	str.w	sl, [sp]
 800ea54:	464b      	mov	r3, r9
 800ea56:	aa03      	add	r2, sp, #12
 800ea58:	4621      	mov	r1, r4
 800ea5a:	4640      	mov	r0, r8
 800ea5c:	f7ff fee6 	bl	800e82c <_printf_common>
 800ea60:	3001      	adds	r0, #1
 800ea62:	d14a      	bne.n	800eafa <_printf_i+0x1f2>
 800ea64:	f04f 30ff 	mov.w	r0, #4294967295
 800ea68:	b004      	add	sp, #16
 800ea6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea6e:	6823      	ldr	r3, [r4, #0]
 800ea70:	f043 0320 	orr.w	r3, r3, #32
 800ea74:	6023      	str	r3, [r4, #0]
 800ea76:	4833      	ldr	r0, [pc, #204]	@ (800eb44 <_printf_i+0x23c>)
 800ea78:	2778      	movs	r7, #120	@ 0x78
 800ea7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ea7e:	6823      	ldr	r3, [r4, #0]
 800ea80:	6831      	ldr	r1, [r6, #0]
 800ea82:	061f      	lsls	r7, r3, #24
 800ea84:	f851 5b04 	ldr.w	r5, [r1], #4
 800ea88:	d402      	bmi.n	800ea90 <_printf_i+0x188>
 800ea8a:	065f      	lsls	r7, r3, #25
 800ea8c:	bf48      	it	mi
 800ea8e:	b2ad      	uxthmi	r5, r5
 800ea90:	6031      	str	r1, [r6, #0]
 800ea92:	07d9      	lsls	r1, r3, #31
 800ea94:	bf44      	itt	mi
 800ea96:	f043 0320 	orrmi.w	r3, r3, #32
 800ea9a:	6023      	strmi	r3, [r4, #0]
 800ea9c:	b11d      	cbz	r5, 800eaa6 <_printf_i+0x19e>
 800ea9e:	2310      	movs	r3, #16
 800eaa0:	e7ac      	b.n	800e9fc <_printf_i+0xf4>
 800eaa2:	4827      	ldr	r0, [pc, #156]	@ (800eb40 <_printf_i+0x238>)
 800eaa4:	e7e9      	b.n	800ea7a <_printf_i+0x172>
 800eaa6:	6823      	ldr	r3, [r4, #0]
 800eaa8:	f023 0320 	bic.w	r3, r3, #32
 800eaac:	6023      	str	r3, [r4, #0]
 800eaae:	e7f6      	b.n	800ea9e <_printf_i+0x196>
 800eab0:	4616      	mov	r6, r2
 800eab2:	e7bd      	b.n	800ea30 <_printf_i+0x128>
 800eab4:	6833      	ldr	r3, [r6, #0]
 800eab6:	6825      	ldr	r5, [r4, #0]
 800eab8:	6961      	ldr	r1, [r4, #20]
 800eaba:	1d18      	adds	r0, r3, #4
 800eabc:	6030      	str	r0, [r6, #0]
 800eabe:	062e      	lsls	r6, r5, #24
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	d501      	bpl.n	800eac8 <_printf_i+0x1c0>
 800eac4:	6019      	str	r1, [r3, #0]
 800eac6:	e002      	b.n	800eace <_printf_i+0x1c6>
 800eac8:	0668      	lsls	r0, r5, #25
 800eaca:	d5fb      	bpl.n	800eac4 <_printf_i+0x1bc>
 800eacc:	8019      	strh	r1, [r3, #0]
 800eace:	2300      	movs	r3, #0
 800ead0:	6123      	str	r3, [r4, #16]
 800ead2:	4616      	mov	r6, r2
 800ead4:	e7bc      	b.n	800ea50 <_printf_i+0x148>
 800ead6:	6833      	ldr	r3, [r6, #0]
 800ead8:	1d1a      	adds	r2, r3, #4
 800eada:	6032      	str	r2, [r6, #0]
 800eadc:	681e      	ldr	r6, [r3, #0]
 800eade:	6862      	ldr	r2, [r4, #4]
 800eae0:	2100      	movs	r1, #0
 800eae2:	4630      	mov	r0, r6
 800eae4:	f7f1 fb94 	bl	8000210 <memchr>
 800eae8:	b108      	cbz	r0, 800eaee <_printf_i+0x1e6>
 800eaea:	1b80      	subs	r0, r0, r6
 800eaec:	6060      	str	r0, [r4, #4]
 800eaee:	6863      	ldr	r3, [r4, #4]
 800eaf0:	6123      	str	r3, [r4, #16]
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eaf8:	e7aa      	b.n	800ea50 <_printf_i+0x148>
 800eafa:	6923      	ldr	r3, [r4, #16]
 800eafc:	4632      	mov	r2, r6
 800eafe:	4649      	mov	r1, r9
 800eb00:	4640      	mov	r0, r8
 800eb02:	47d0      	blx	sl
 800eb04:	3001      	adds	r0, #1
 800eb06:	d0ad      	beq.n	800ea64 <_printf_i+0x15c>
 800eb08:	6823      	ldr	r3, [r4, #0]
 800eb0a:	079b      	lsls	r3, r3, #30
 800eb0c:	d413      	bmi.n	800eb36 <_printf_i+0x22e>
 800eb0e:	68e0      	ldr	r0, [r4, #12]
 800eb10:	9b03      	ldr	r3, [sp, #12]
 800eb12:	4298      	cmp	r0, r3
 800eb14:	bfb8      	it	lt
 800eb16:	4618      	movlt	r0, r3
 800eb18:	e7a6      	b.n	800ea68 <_printf_i+0x160>
 800eb1a:	2301      	movs	r3, #1
 800eb1c:	4632      	mov	r2, r6
 800eb1e:	4649      	mov	r1, r9
 800eb20:	4640      	mov	r0, r8
 800eb22:	47d0      	blx	sl
 800eb24:	3001      	adds	r0, #1
 800eb26:	d09d      	beq.n	800ea64 <_printf_i+0x15c>
 800eb28:	3501      	adds	r5, #1
 800eb2a:	68e3      	ldr	r3, [r4, #12]
 800eb2c:	9903      	ldr	r1, [sp, #12]
 800eb2e:	1a5b      	subs	r3, r3, r1
 800eb30:	42ab      	cmp	r3, r5
 800eb32:	dcf2      	bgt.n	800eb1a <_printf_i+0x212>
 800eb34:	e7eb      	b.n	800eb0e <_printf_i+0x206>
 800eb36:	2500      	movs	r5, #0
 800eb38:	f104 0619 	add.w	r6, r4, #25
 800eb3c:	e7f5      	b.n	800eb2a <_printf_i+0x222>
 800eb3e:	bf00      	nop
 800eb40:	08010416 	.word	0x08010416
 800eb44:	08010427 	.word	0x08010427

0800eb48 <__swbuf_r>:
 800eb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb4a:	460e      	mov	r6, r1
 800eb4c:	4614      	mov	r4, r2
 800eb4e:	4605      	mov	r5, r0
 800eb50:	b118      	cbz	r0, 800eb5a <__swbuf_r+0x12>
 800eb52:	6a03      	ldr	r3, [r0, #32]
 800eb54:	b90b      	cbnz	r3, 800eb5a <__swbuf_r+0x12>
 800eb56:	f7fe faab 	bl	800d0b0 <__sinit>
 800eb5a:	69a3      	ldr	r3, [r4, #24]
 800eb5c:	60a3      	str	r3, [r4, #8]
 800eb5e:	89a3      	ldrh	r3, [r4, #12]
 800eb60:	071a      	lsls	r2, r3, #28
 800eb62:	d501      	bpl.n	800eb68 <__swbuf_r+0x20>
 800eb64:	6923      	ldr	r3, [r4, #16]
 800eb66:	b943      	cbnz	r3, 800eb7a <__swbuf_r+0x32>
 800eb68:	4621      	mov	r1, r4
 800eb6a:	4628      	mov	r0, r5
 800eb6c:	f000 f82a 	bl	800ebc4 <__swsetup_r>
 800eb70:	b118      	cbz	r0, 800eb7a <__swbuf_r+0x32>
 800eb72:	f04f 37ff 	mov.w	r7, #4294967295
 800eb76:	4638      	mov	r0, r7
 800eb78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb7a:	6823      	ldr	r3, [r4, #0]
 800eb7c:	6922      	ldr	r2, [r4, #16]
 800eb7e:	1a98      	subs	r0, r3, r2
 800eb80:	6963      	ldr	r3, [r4, #20]
 800eb82:	b2f6      	uxtb	r6, r6
 800eb84:	4283      	cmp	r3, r0
 800eb86:	4637      	mov	r7, r6
 800eb88:	dc05      	bgt.n	800eb96 <__swbuf_r+0x4e>
 800eb8a:	4621      	mov	r1, r4
 800eb8c:	4628      	mov	r0, r5
 800eb8e:	f7ff fc99 	bl	800e4c4 <_fflush_r>
 800eb92:	2800      	cmp	r0, #0
 800eb94:	d1ed      	bne.n	800eb72 <__swbuf_r+0x2a>
 800eb96:	68a3      	ldr	r3, [r4, #8]
 800eb98:	3b01      	subs	r3, #1
 800eb9a:	60a3      	str	r3, [r4, #8]
 800eb9c:	6823      	ldr	r3, [r4, #0]
 800eb9e:	1c5a      	adds	r2, r3, #1
 800eba0:	6022      	str	r2, [r4, #0]
 800eba2:	701e      	strb	r6, [r3, #0]
 800eba4:	6962      	ldr	r2, [r4, #20]
 800eba6:	1c43      	adds	r3, r0, #1
 800eba8:	429a      	cmp	r2, r3
 800ebaa:	d004      	beq.n	800ebb6 <__swbuf_r+0x6e>
 800ebac:	89a3      	ldrh	r3, [r4, #12]
 800ebae:	07db      	lsls	r3, r3, #31
 800ebb0:	d5e1      	bpl.n	800eb76 <__swbuf_r+0x2e>
 800ebb2:	2e0a      	cmp	r6, #10
 800ebb4:	d1df      	bne.n	800eb76 <__swbuf_r+0x2e>
 800ebb6:	4621      	mov	r1, r4
 800ebb8:	4628      	mov	r0, r5
 800ebba:	f7ff fc83 	bl	800e4c4 <_fflush_r>
 800ebbe:	2800      	cmp	r0, #0
 800ebc0:	d0d9      	beq.n	800eb76 <__swbuf_r+0x2e>
 800ebc2:	e7d6      	b.n	800eb72 <__swbuf_r+0x2a>

0800ebc4 <__swsetup_r>:
 800ebc4:	b538      	push	{r3, r4, r5, lr}
 800ebc6:	4b29      	ldr	r3, [pc, #164]	@ (800ec6c <__swsetup_r+0xa8>)
 800ebc8:	4605      	mov	r5, r0
 800ebca:	6818      	ldr	r0, [r3, #0]
 800ebcc:	460c      	mov	r4, r1
 800ebce:	b118      	cbz	r0, 800ebd8 <__swsetup_r+0x14>
 800ebd0:	6a03      	ldr	r3, [r0, #32]
 800ebd2:	b90b      	cbnz	r3, 800ebd8 <__swsetup_r+0x14>
 800ebd4:	f7fe fa6c 	bl	800d0b0 <__sinit>
 800ebd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebdc:	0719      	lsls	r1, r3, #28
 800ebde:	d422      	bmi.n	800ec26 <__swsetup_r+0x62>
 800ebe0:	06da      	lsls	r2, r3, #27
 800ebe2:	d407      	bmi.n	800ebf4 <__swsetup_r+0x30>
 800ebe4:	2209      	movs	r2, #9
 800ebe6:	602a      	str	r2, [r5, #0]
 800ebe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebec:	81a3      	strh	r3, [r4, #12]
 800ebee:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf2:	e033      	b.n	800ec5c <__swsetup_r+0x98>
 800ebf4:	0758      	lsls	r0, r3, #29
 800ebf6:	d512      	bpl.n	800ec1e <__swsetup_r+0x5a>
 800ebf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ebfa:	b141      	cbz	r1, 800ec0e <__swsetup_r+0x4a>
 800ebfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec00:	4299      	cmp	r1, r3
 800ec02:	d002      	beq.n	800ec0a <__swsetup_r+0x46>
 800ec04:	4628      	mov	r0, r5
 800ec06:	f7fe fb83 	bl	800d310 <_free_r>
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec0e:	89a3      	ldrh	r3, [r4, #12]
 800ec10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ec14:	81a3      	strh	r3, [r4, #12]
 800ec16:	2300      	movs	r3, #0
 800ec18:	6063      	str	r3, [r4, #4]
 800ec1a:	6923      	ldr	r3, [r4, #16]
 800ec1c:	6023      	str	r3, [r4, #0]
 800ec1e:	89a3      	ldrh	r3, [r4, #12]
 800ec20:	f043 0308 	orr.w	r3, r3, #8
 800ec24:	81a3      	strh	r3, [r4, #12]
 800ec26:	6923      	ldr	r3, [r4, #16]
 800ec28:	b94b      	cbnz	r3, 800ec3e <__swsetup_r+0x7a>
 800ec2a:	89a3      	ldrh	r3, [r4, #12]
 800ec2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ec30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec34:	d003      	beq.n	800ec3e <__swsetup_r+0x7a>
 800ec36:	4621      	mov	r1, r4
 800ec38:	4628      	mov	r0, r5
 800ec3a:	f000 f883 	bl	800ed44 <__smakebuf_r>
 800ec3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec42:	f013 0201 	ands.w	r2, r3, #1
 800ec46:	d00a      	beq.n	800ec5e <__swsetup_r+0x9a>
 800ec48:	2200      	movs	r2, #0
 800ec4a:	60a2      	str	r2, [r4, #8]
 800ec4c:	6962      	ldr	r2, [r4, #20]
 800ec4e:	4252      	negs	r2, r2
 800ec50:	61a2      	str	r2, [r4, #24]
 800ec52:	6922      	ldr	r2, [r4, #16]
 800ec54:	b942      	cbnz	r2, 800ec68 <__swsetup_r+0xa4>
 800ec56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ec5a:	d1c5      	bne.n	800ebe8 <__swsetup_r+0x24>
 800ec5c:	bd38      	pop	{r3, r4, r5, pc}
 800ec5e:	0799      	lsls	r1, r3, #30
 800ec60:	bf58      	it	pl
 800ec62:	6962      	ldrpl	r2, [r4, #20]
 800ec64:	60a2      	str	r2, [r4, #8]
 800ec66:	e7f4      	b.n	800ec52 <__swsetup_r+0x8e>
 800ec68:	2000      	movs	r0, #0
 800ec6a:	e7f7      	b.n	800ec5c <__swsetup_r+0x98>
 800ec6c:	200001dc 	.word	0x200001dc

0800ec70 <_raise_r>:
 800ec70:	291f      	cmp	r1, #31
 800ec72:	b538      	push	{r3, r4, r5, lr}
 800ec74:	4605      	mov	r5, r0
 800ec76:	460c      	mov	r4, r1
 800ec78:	d904      	bls.n	800ec84 <_raise_r+0x14>
 800ec7a:	2316      	movs	r3, #22
 800ec7c:	6003      	str	r3, [r0, #0]
 800ec7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec82:	bd38      	pop	{r3, r4, r5, pc}
 800ec84:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ec86:	b112      	cbz	r2, 800ec8e <_raise_r+0x1e>
 800ec88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ec8c:	b94b      	cbnz	r3, 800eca2 <_raise_r+0x32>
 800ec8e:	4628      	mov	r0, r5
 800ec90:	f000 f830 	bl	800ecf4 <_getpid_r>
 800ec94:	4622      	mov	r2, r4
 800ec96:	4601      	mov	r1, r0
 800ec98:	4628      	mov	r0, r5
 800ec9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec9e:	f000 b817 	b.w	800ecd0 <_kill_r>
 800eca2:	2b01      	cmp	r3, #1
 800eca4:	d00a      	beq.n	800ecbc <_raise_r+0x4c>
 800eca6:	1c59      	adds	r1, r3, #1
 800eca8:	d103      	bne.n	800ecb2 <_raise_r+0x42>
 800ecaa:	2316      	movs	r3, #22
 800ecac:	6003      	str	r3, [r0, #0]
 800ecae:	2001      	movs	r0, #1
 800ecb0:	e7e7      	b.n	800ec82 <_raise_r+0x12>
 800ecb2:	2100      	movs	r1, #0
 800ecb4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ecb8:	4620      	mov	r0, r4
 800ecba:	4798      	blx	r3
 800ecbc:	2000      	movs	r0, #0
 800ecbe:	e7e0      	b.n	800ec82 <_raise_r+0x12>

0800ecc0 <raise>:
 800ecc0:	4b02      	ldr	r3, [pc, #8]	@ (800eccc <raise+0xc>)
 800ecc2:	4601      	mov	r1, r0
 800ecc4:	6818      	ldr	r0, [r3, #0]
 800ecc6:	f7ff bfd3 	b.w	800ec70 <_raise_r>
 800ecca:	bf00      	nop
 800eccc:	200001dc 	.word	0x200001dc

0800ecd0 <_kill_r>:
 800ecd0:	b538      	push	{r3, r4, r5, lr}
 800ecd2:	4d07      	ldr	r5, [pc, #28]	@ (800ecf0 <_kill_r+0x20>)
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	4604      	mov	r4, r0
 800ecd8:	4608      	mov	r0, r1
 800ecda:	4611      	mov	r1, r2
 800ecdc:	602b      	str	r3, [r5, #0]
 800ecde:	f7f7 fa8f 	bl	8006200 <_kill>
 800ece2:	1c43      	adds	r3, r0, #1
 800ece4:	d102      	bne.n	800ecec <_kill_r+0x1c>
 800ece6:	682b      	ldr	r3, [r5, #0]
 800ece8:	b103      	cbz	r3, 800ecec <_kill_r+0x1c>
 800ecea:	6023      	str	r3, [r4, #0]
 800ecec:	bd38      	pop	{r3, r4, r5, pc}
 800ecee:	bf00      	nop
 800ecf0:	200027e8 	.word	0x200027e8

0800ecf4 <_getpid_r>:
 800ecf4:	f7f7 ba7c 	b.w	80061f0 <_getpid>

0800ecf8 <__swhatbuf_r>:
 800ecf8:	b570      	push	{r4, r5, r6, lr}
 800ecfa:	460c      	mov	r4, r1
 800ecfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed00:	2900      	cmp	r1, #0
 800ed02:	b096      	sub	sp, #88	@ 0x58
 800ed04:	4615      	mov	r5, r2
 800ed06:	461e      	mov	r6, r3
 800ed08:	da0d      	bge.n	800ed26 <__swhatbuf_r+0x2e>
 800ed0a:	89a3      	ldrh	r3, [r4, #12]
 800ed0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ed10:	f04f 0100 	mov.w	r1, #0
 800ed14:	bf14      	ite	ne
 800ed16:	2340      	movne	r3, #64	@ 0x40
 800ed18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ed1c:	2000      	movs	r0, #0
 800ed1e:	6031      	str	r1, [r6, #0]
 800ed20:	602b      	str	r3, [r5, #0]
 800ed22:	b016      	add	sp, #88	@ 0x58
 800ed24:	bd70      	pop	{r4, r5, r6, pc}
 800ed26:	466a      	mov	r2, sp
 800ed28:	f000 f848 	bl	800edbc <_fstat_r>
 800ed2c:	2800      	cmp	r0, #0
 800ed2e:	dbec      	blt.n	800ed0a <__swhatbuf_r+0x12>
 800ed30:	9901      	ldr	r1, [sp, #4]
 800ed32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ed36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ed3a:	4259      	negs	r1, r3
 800ed3c:	4159      	adcs	r1, r3
 800ed3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ed42:	e7eb      	b.n	800ed1c <__swhatbuf_r+0x24>

0800ed44 <__smakebuf_r>:
 800ed44:	898b      	ldrh	r3, [r1, #12]
 800ed46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed48:	079d      	lsls	r5, r3, #30
 800ed4a:	4606      	mov	r6, r0
 800ed4c:	460c      	mov	r4, r1
 800ed4e:	d507      	bpl.n	800ed60 <__smakebuf_r+0x1c>
 800ed50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ed54:	6023      	str	r3, [r4, #0]
 800ed56:	6123      	str	r3, [r4, #16]
 800ed58:	2301      	movs	r3, #1
 800ed5a:	6163      	str	r3, [r4, #20]
 800ed5c:	b003      	add	sp, #12
 800ed5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed60:	ab01      	add	r3, sp, #4
 800ed62:	466a      	mov	r2, sp
 800ed64:	f7ff ffc8 	bl	800ecf8 <__swhatbuf_r>
 800ed68:	9f00      	ldr	r7, [sp, #0]
 800ed6a:	4605      	mov	r5, r0
 800ed6c:	4639      	mov	r1, r7
 800ed6e:	4630      	mov	r0, r6
 800ed70:	f7fd fa76 	bl	800c260 <_malloc_r>
 800ed74:	b948      	cbnz	r0, 800ed8a <__smakebuf_r+0x46>
 800ed76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed7a:	059a      	lsls	r2, r3, #22
 800ed7c:	d4ee      	bmi.n	800ed5c <__smakebuf_r+0x18>
 800ed7e:	f023 0303 	bic.w	r3, r3, #3
 800ed82:	f043 0302 	orr.w	r3, r3, #2
 800ed86:	81a3      	strh	r3, [r4, #12]
 800ed88:	e7e2      	b.n	800ed50 <__smakebuf_r+0xc>
 800ed8a:	89a3      	ldrh	r3, [r4, #12]
 800ed8c:	6020      	str	r0, [r4, #0]
 800ed8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed92:	81a3      	strh	r3, [r4, #12]
 800ed94:	9b01      	ldr	r3, [sp, #4]
 800ed96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ed9a:	b15b      	cbz	r3, 800edb4 <__smakebuf_r+0x70>
 800ed9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eda0:	4630      	mov	r0, r6
 800eda2:	f000 f81d 	bl	800ede0 <_isatty_r>
 800eda6:	b128      	cbz	r0, 800edb4 <__smakebuf_r+0x70>
 800eda8:	89a3      	ldrh	r3, [r4, #12]
 800edaa:	f023 0303 	bic.w	r3, r3, #3
 800edae:	f043 0301 	orr.w	r3, r3, #1
 800edb2:	81a3      	strh	r3, [r4, #12]
 800edb4:	89a3      	ldrh	r3, [r4, #12]
 800edb6:	431d      	orrs	r5, r3
 800edb8:	81a5      	strh	r5, [r4, #12]
 800edba:	e7cf      	b.n	800ed5c <__smakebuf_r+0x18>

0800edbc <_fstat_r>:
 800edbc:	b538      	push	{r3, r4, r5, lr}
 800edbe:	4d07      	ldr	r5, [pc, #28]	@ (800eddc <_fstat_r+0x20>)
 800edc0:	2300      	movs	r3, #0
 800edc2:	4604      	mov	r4, r0
 800edc4:	4608      	mov	r0, r1
 800edc6:	4611      	mov	r1, r2
 800edc8:	602b      	str	r3, [r5, #0]
 800edca:	f7f7 fa79 	bl	80062c0 <_fstat>
 800edce:	1c43      	adds	r3, r0, #1
 800edd0:	d102      	bne.n	800edd8 <_fstat_r+0x1c>
 800edd2:	682b      	ldr	r3, [r5, #0]
 800edd4:	b103      	cbz	r3, 800edd8 <_fstat_r+0x1c>
 800edd6:	6023      	str	r3, [r4, #0]
 800edd8:	bd38      	pop	{r3, r4, r5, pc}
 800edda:	bf00      	nop
 800eddc:	200027e8 	.word	0x200027e8

0800ede0 <_isatty_r>:
 800ede0:	b538      	push	{r3, r4, r5, lr}
 800ede2:	4d06      	ldr	r5, [pc, #24]	@ (800edfc <_isatty_r+0x1c>)
 800ede4:	2300      	movs	r3, #0
 800ede6:	4604      	mov	r4, r0
 800ede8:	4608      	mov	r0, r1
 800edea:	602b      	str	r3, [r5, #0]
 800edec:	f7f7 fa78 	bl	80062e0 <_isatty>
 800edf0:	1c43      	adds	r3, r0, #1
 800edf2:	d102      	bne.n	800edfa <_isatty_r+0x1a>
 800edf4:	682b      	ldr	r3, [r5, #0]
 800edf6:	b103      	cbz	r3, 800edfa <_isatty_r+0x1a>
 800edf8:	6023      	str	r3, [r4, #0]
 800edfa:	bd38      	pop	{r3, r4, r5, pc}
 800edfc:	200027e8 	.word	0x200027e8

0800ee00 <pow>:
 800ee00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee02:	ed2d 8b02 	vpush	{d8}
 800ee06:	eeb0 8a40 	vmov.f32	s16, s0
 800ee0a:	eef0 8a60 	vmov.f32	s17, s1
 800ee0e:	ec55 4b11 	vmov	r4, r5, d1
 800ee12:	f000 f971 	bl	800f0f8 <__ieee754_pow>
 800ee16:	4622      	mov	r2, r4
 800ee18:	462b      	mov	r3, r5
 800ee1a:	4620      	mov	r0, r4
 800ee1c:	4629      	mov	r1, r5
 800ee1e:	ec57 6b10 	vmov	r6, r7, d0
 800ee22:	f7f1 fe9b 	bl	8000b5c <__aeabi_dcmpun>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d13b      	bne.n	800eea2 <pow+0xa2>
 800ee2a:	ec51 0b18 	vmov	r0, r1, d8
 800ee2e:	2200      	movs	r2, #0
 800ee30:	2300      	movs	r3, #0
 800ee32:	f7f1 fe61 	bl	8000af8 <__aeabi_dcmpeq>
 800ee36:	b1b8      	cbz	r0, 800ee68 <pow+0x68>
 800ee38:	2200      	movs	r2, #0
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	4620      	mov	r0, r4
 800ee3e:	4629      	mov	r1, r5
 800ee40:	f7f1 fe5a 	bl	8000af8 <__aeabi_dcmpeq>
 800ee44:	2800      	cmp	r0, #0
 800ee46:	d146      	bne.n	800eed6 <pow+0xd6>
 800ee48:	ec45 4b10 	vmov	d0, r4, r5
 800ee4c:	f000 f868 	bl	800ef20 <finite>
 800ee50:	b338      	cbz	r0, 800eea2 <pow+0xa2>
 800ee52:	2200      	movs	r2, #0
 800ee54:	2300      	movs	r3, #0
 800ee56:	4620      	mov	r0, r4
 800ee58:	4629      	mov	r1, r5
 800ee5a:	f7f1 fe57 	bl	8000b0c <__aeabi_dcmplt>
 800ee5e:	b300      	cbz	r0, 800eea2 <pow+0xa2>
 800ee60:	f7fe fa10 	bl	800d284 <__errno>
 800ee64:	2322      	movs	r3, #34	@ 0x22
 800ee66:	e01b      	b.n	800eea0 <pow+0xa0>
 800ee68:	ec47 6b10 	vmov	d0, r6, r7
 800ee6c:	f000 f858 	bl	800ef20 <finite>
 800ee70:	b9e0      	cbnz	r0, 800eeac <pow+0xac>
 800ee72:	eeb0 0a48 	vmov.f32	s0, s16
 800ee76:	eef0 0a68 	vmov.f32	s1, s17
 800ee7a:	f000 f851 	bl	800ef20 <finite>
 800ee7e:	b1a8      	cbz	r0, 800eeac <pow+0xac>
 800ee80:	ec45 4b10 	vmov	d0, r4, r5
 800ee84:	f000 f84c 	bl	800ef20 <finite>
 800ee88:	b180      	cbz	r0, 800eeac <pow+0xac>
 800ee8a:	4632      	mov	r2, r6
 800ee8c:	463b      	mov	r3, r7
 800ee8e:	4630      	mov	r0, r6
 800ee90:	4639      	mov	r1, r7
 800ee92:	f7f1 fe63 	bl	8000b5c <__aeabi_dcmpun>
 800ee96:	2800      	cmp	r0, #0
 800ee98:	d0e2      	beq.n	800ee60 <pow+0x60>
 800ee9a:	f7fe f9f3 	bl	800d284 <__errno>
 800ee9e:	2321      	movs	r3, #33	@ 0x21
 800eea0:	6003      	str	r3, [r0, #0]
 800eea2:	ecbd 8b02 	vpop	{d8}
 800eea6:	ec47 6b10 	vmov	d0, r6, r7
 800eeaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeac:	2200      	movs	r2, #0
 800eeae:	2300      	movs	r3, #0
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	4639      	mov	r1, r7
 800eeb4:	f7f1 fe20 	bl	8000af8 <__aeabi_dcmpeq>
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	d0f2      	beq.n	800eea2 <pow+0xa2>
 800eebc:	eeb0 0a48 	vmov.f32	s0, s16
 800eec0:	eef0 0a68 	vmov.f32	s1, s17
 800eec4:	f000 f82c 	bl	800ef20 <finite>
 800eec8:	2800      	cmp	r0, #0
 800eeca:	d0ea      	beq.n	800eea2 <pow+0xa2>
 800eecc:	ec45 4b10 	vmov	d0, r4, r5
 800eed0:	f000 f826 	bl	800ef20 <finite>
 800eed4:	e7c3      	b.n	800ee5e <pow+0x5e>
 800eed6:	4f01      	ldr	r7, [pc, #4]	@ (800eedc <pow+0xdc>)
 800eed8:	2600      	movs	r6, #0
 800eeda:	e7e2      	b.n	800eea2 <pow+0xa2>
 800eedc:	3ff00000 	.word	0x3ff00000

0800eee0 <atan2f>:
 800eee0:	f000 be56 	b.w	800fb90 <__ieee754_atan2f>

0800eee4 <sqrtf>:
 800eee4:	b508      	push	{r3, lr}
 800eee6:	ed2d 8b02 	vpush	{d8}
 800eeea:	eeb0 8a40 	vmov.f32	s16, s0
 800eeee:	f000 f8fd 	bl	800f0ec <__ieee754_sqrtf>
 800eef2:	eeb4 8a48 	vcmp.f32	s16, s16
 800eef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eefa:	d60c      	bvs.n	800ef16 <sqrtf+0x32>
 800eefc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ef1c <sqrtf+0x38>
 800ef00:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ef04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef08:	d505      	bpl.n	800ef16 <sqrtf+0x32>
 800ef0a:	f7fe f9bb 	bl	800d284 <__errno>
 800ef0e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ef12:	2321      	movs	r3, #33	@ 0x21
 800ef14:	6003      	str	r3, [r0, #0]
 800ef16:	ecbd 8b02 	vpop	{d8}
 800ef1a:	bd08      	pop	{r3, pc}
 800ef1c:	00000000 	.word	0x00000000

0800ef20 <finite>:
 800ef20:	b082      	sub	sp, #8
 800ef22:	ed8d 0b00 	vstr	d0, [sp]
 800ef26:	9801      	ldr	r0, [sp, #4]
 800ef28:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800ef2c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800ef30:	0fc0      	lsrs	r0, r0, #31
 800ef32:	b002      	add	sp, #8
 800ef34:	4770      	bx	lr
	...

0800ef38 <__ieee754_sqrt>:
 800ef38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef3c:	4a68      	ldr	r2, [pc, #416]	@ (800f0e0 <__ieee754_sqrt+0x1a8>)
 800ef3e:	ec55 4b10 	vmov	r4, r5, d0
 800ef42:	43aa      	bics	r2, r5
 800ef44:	462b      	mov	r3, r5
 800ef46:	4621      	mov	r1, r4
 800ef48:	d110      	bne.n	800ef6c <__ieee754_sqrt+0x34>
 800ef4a:	4622      	mov	r2, r4
 800ef4c:	4620      	mov	r0, r4
 800ef4e:	4629      	mov	r1, r5
 800ef50:	f7f1 fb6a 	bl	8000628 <__aeabi_dmul>
 800ef54:	4602      	mov	r2, r0
 800ef56:	460b      	mov	r3, r1
 800ef58:	4620      	mov	r0, r4
 800ef5a:	4629      	mov	r1, r5
 800ef5c:	f7f1 f9ae 	bl	80002bc <__adddf3>
 800ef60:	4604      	mov	r4, r0
 800ef62:	460d      	mov	r5, r1
 800ef64:	ec45 4b10 	vmov	d0, r4, r5
 800ef68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef6c:	2d00      	cmp	r5, #0
 800ef6e:	dc0e      	bgt.n	800ef8e <__ieee754_sqrt+0x56>
 800ef70:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ef74:	4322      	orrs	r2, r4
 800ef76:	d0f5      	beq.n	800ef64 <__ieee754_sqrt+0x2c>
 800ef78:	b19d      	cbz	r5, 800efa2 <__ieee754_sqrt+0x6a>
 800ef7a:	4622      	mov	r2, r4
 800ef7c:	4620      	mov	r0, r4
 800ef7e:	4629      	mov	r1, r5
 800ef80:	f7f1 f99a 	bl	80002b8 <__aeabi_dsub>
 800ef84:	4602      	mov	r2, r0
 800ef86:	460b      	mov	r3, r1
 800ef88:	f7f1 fc78 	bl	800087c <__aeabi_ddiv>
 800ef8c:	e7e8      	b.n	800ef60 <__ieee754_sqrt+0x28>
 800ef8e:	152a      	asrs	r2, r5, #20
 800ef90:	d115      	bne.n	800efbe <__ieee754_sqrt+0x86>
 800ef92:	2000      	movs	r0, #0
 800ef94:	e009      	b.n	800efaa <__ieee754_sqrt+0x72>
 800ef96:	0acb      	lsrs	r3, r1, #11
 800ef98:	3a15      	subs	r2, #21
 800ef9a:	0549      	lsls	r1, r1, #21
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d0fa      	beq.n	800ef96 <__ieee754_sqrt+0x5e>
 800efa0:	e7f7      	b.n	800ef92 <__ieee754_sqrt+0x5a>
 800efa2:	462a      	mov	r2, r5
 800efa4:	e7fa      	b.n	800ef9c <__ieee754_sqrt+0x64>
 800efa6:	005b      	lsls	r3, r3, #1
 800efa8:	3001      	adds	r0, #1
 800efaa:	02dc      	lsls	r4, r3, #11
 800efac:	d5fb      	bpl.n	800efa6 <__ieee754_sqrt+0x6e>
 800efae:	1e44      	subs	r4, r0, #1
 800efb0:	1b12      	subs	r2, r2, r4
 800efb2:	f1c0 0420 	rsb	r4, r0, #32
 800efb6:	fa21 f404 	lsr.w	r4, r1, r4
 800efba:	4323      	orrs	r3, r4
 800efbc:	4081      	lsls	r1, r0
 800efbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800efc2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800efc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800efca:	07d2      	lsls	r2, r2, #31
 800efcc:	bf5c      	itt	pl
 800efce:	005b      	lslpl	r3, r3, #1
 800efd0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800efd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800efd8:	bf58      	it	pl
 800efda:	0049      	lslpl	r1, r1, #1
 800efdc:	2600      	movs	r6, #0
 800efde:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800efe2:	106d      	asrs	r5, r5, #1
 800efe4:	0049      	lsls	r1, r1, #1
 800efe6:	2016      	movs	r0, #22
 800efe8:	4632      	mov	r2, r6
 800efea:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800efee:	1917      	adds	r7, r2, r4
 800eff0:	429f      	cmp	r7, r3
 800eff2:	bfde      	ittt	le
 800eff4:	193a      	addle	r2, r7, r4
 800eff6:	1bdb      	suble	r3, r3, r7
 800eff8:	1936      	addle	r6, r6, r4
 800effa:	0fcf      	lsrs	r7, r1, #31
 800effc:	3801      	subs	r0, #1
 800effe:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f002:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f006:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f00a:	d1f0      	bne.n	800efee <__ieee754_sqrt+0xb6>
 800f00c:	4604      	mov	r4, r0
 800f00e:	2720      	movs	r7, #32
 800f010:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f014:	429a      	cmp	r2, r3
 800f016:	eb00 0e0c 	add.w	lr, r0, ip
 800f01a:	db02      	blt.n	800f022 <__ieee754_sqrt+0xea>
 800f01c:	d113      	bne.n	800f046 <__ieee754_sqrt+0x10e>
 800f01e:	458e      	cmp	lr, r1
 800f020:	d811      	bhi.n	800f046 <__ieee754_sqrt+0x10e>
 800f022:	f1be 0f00 	cmp.w	lr, #0
 800f026:	eb0e 000c 	add.w	r0, lr, ip
 800f02a:	da42      	bge.n	800f0b2 <__ieee754_sqrt+0x17a>
 800f02c:	2800      	cmp	r0, #0
 800f02e:	db40      	blt.n	800f0b2 <__ieee754_sqrt+0x17a>
 800f030:	f102 0801 	add.w	r8, r2, #1
 800f034:	1a9b      	subs	r3, r3, r2
 800f036:	458e      	cmp	lr, r1
 800f038:	bf88      	it	hi
 800f03a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f03e:	eba1 010e 	sub.w	r1, r1, lr
 800f042:	4464      	add	r4, ip
 800f044:	4642      	mov	r2, r8
 800f046:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f04a:	3f01      	subs	r7, #1
 800f04c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f050:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f054:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f058:	d1dc      	bne.n	800f014 <__ieee754_sqrt+0xdc>
 800f05a:	4319      	orrs	r1, r3
 800f05c:	d01b      	beq.n	800f096 <__ieee754_sqrt+0x15e>
 800f05e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800f0e4 <__ieee754_sqrt+0x1ac>
 800f062:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800f0e8 <__ieee754_sqrt+0x1b0>
 800f066:	e9da 0100 	ldrd	r0, r1, [sl]
 800f06a:	e9db 2300 	ldrd	r2, r3, [fp]
 800f06e:	f7f1 f923 	bl	80002b8 <__aeabi_dsub>
 800f072:	e9da 8900 	ldrd	r8, r9, [sl]
 800f076:	4602      	mov	r2, r0
 800f078:	460b      	mov	r3, r1
 800f07a:	4640      	mov	r0, r8
 800f07c:	4649      	mov	r1, r9
 800f07e:	f7f1 fd4f 	bl	8000b20 <__aeabi_dcmple>
 800f082:	b140      	cbz	r0, 800f096 <__ieee754_sqrt+0x15e>
 800f084:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f088:	e9da 0100 	ldrd	r0, r1, [sl]
 800f08c:	e9db 2300 	ldrd	r2, r3, [fp]
 800f090:	d111      	bne.n	800f0b6 <__ieee754_sqrt+0x17e>
 800f092:	3601      	adds	r6, #1
 800f094:	463c      	mov	r4, r7
 800f096:	1072      	asrs	r2, r6, #1
 800f098:	0863      	lsrs	r3, r4, #1
 800f09a:	07f1      	lsls	r1, r6, #31
 800f09c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800f0a0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800f0a4:	bf48      	it	mi
 800f0a6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800f0aa:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	e756      	b.n	800ef60 <__ieee754_sqrt+0x28>
 800f0b2:	4690      	mov	r8, r2
 800f0b4:	e7be      	b.n	800f034 <__ieee754_sqrt+0xfc>
 800f0b6:	f7f1 f901 	bl	80002bc <__adddf3>
 800f0ba:	e9da 8900 	ldrd	r8, r9, [sl]
 800f0be:	4602      	mov	r2, r0
 800f0c0:	460b      	mov	r3, r1
 800f0c2:	4640      	mov	r0, r8
 800f0c4:	4649      	mov	r1, r9
 800f0c6:	f7f1 fd21 	bl	8000b0c <__aeabi_dcmplt>
 800f0ca:	b120      	cbz	r0, 800f0d6 <__ieee754_sqrt+0x19e>
 800f0cc:	1ca0      	adds	r0, r4, #2
 800f0ce:	bf08      	it	eq
 800f0d0:	3601      	addeq	r6, #1
 800f0d2:	3402      	adds	r4, #2
 800f0d4:	e7df      	b.n	800f096 <__ieee754_sqrt+0x15e>
 800f0d6:	1c63      	adds	r3, r4, #1
 800f0d8:	f023 0401 	bic.w	r4, r3, #1
 800f0dc:	e7db      	b.n	800f096 <__ieee754_sqrt+0x15e>
 800f0de:	bf00      	nop
 800f0e0:	7ff00000 	.word	0x7ff00000
 800f0e4:	20000238 	.word	0x20000238
 800f0e8:	20000230 	.word	0x20000230

0800f0ec <__ieee754_sqrtf>:
 800f0ec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f0f0:	4770      	bx	lr
 800f0f2:	0000      	movs	r0, r0
 800f0f4:	0000      	movs	r0, r0
	...

0800f0f8 <__ieee754_pow>:
 800f0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0fc:	b091      	sub	sp, #68	@ 0x44
 800f0fe:	ed8d 1b00 	vstr	d1, [sp]
 800f102:	e9dd 1900 	ldrd	r1, r9, [sp]
 800f106:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800f10a:	ea5a 0001 	orrs.w	r0, sl, r1
 800f10e:	ec57 6b10 	vmov	r6, r7, d0
 800f112:	d113      	bne.n	800f13c <__ieee754_pow+0x44>
 800f114:	19b3      	adds	r3, r6, r6
 800f116:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800f11a:	4152      	adcs	r2, r2
 800f11c:	4298      	cmp	r0, r3
 800f11e:	4b98      	ldr	r3, [pc, #608]	@ (800f380 <__ieee754_pow+0x288>)
 800f120:	4193      	sbcs	r3, r2
 800f122:	f080 84ea 	bcs.w	800fafa <__ieee754_pow+0xa02>
 800f126:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f12a:	4630      	mov	r0, r6
 800f12c:	4639      	mov	r1, r7
 800f12e:	f7f1 f8c5 	bl	80002bc <__adddf3>
 800f132:	ec41 0b10 	vmov	d0, r0, r1
 800f136:	b011      	add	sp, #68	@ 0x44
 800f138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f13c:	4a91      	ldr	r2, [pc, #580]	@ (800f384 <__ieee754_pow+0x28c>)
 800f13e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f142:	4590      	cmp	r8, r2
 800f144:	463d      	mov	r5, r7
 800f146:	4633      	mov	r3, r6
 800f148:	d806      	bhi.n	800f158 <__ieee754_pow+0x60>
 800f14a:	d101      	bne.n	800f150 <__ieee754_pow+0x58>
 800f14c:	2e00      	cmp	r6, #0
 800f14e:	d1ea      	bne.n	800f126 <__ieee754_pow+0x2e>
 800f150:	4592      	cmp	sl, r2
 800f152:	d801      	bhi.n	800f158 <__ieee754_pow+0x60>
 800f154:	d10e      	bne.n	800f174 <__ieee754_pow+0x7c>
 800f156:	b169      	cbz	r1, 800f174 <__ieee754_pow+0x7c>
 800f158:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800f15c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800f160:	431d      	orrs	r5, r3
 800f162:	d1e0      	bne.n	800f126 <__ieee754_pow+0x2e>
 800f164:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f168:	18db      	adds	r3, r3, r3
 800f16a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800f16e:	4152      	adcs	r2, r2
 800f170:	429d      	cmp	r5, r3
 800f172:	e7d4      	b.n	800f11e <__ieee754_pow+0x26>
 800f174:	2d00      	cmp	r5, #0
 800f176:	46c3      	mov	fp, r8
 800f178:	da3a      	bge.n	800f1f0 <__ieee754_pow+0xf8>
 800f17a:	4a83      	ldr	r2, [pc, #524]	@ (800f388 <__ieee754_pow+0x290>)
 800f17c:	4592      	cmp	sl, r2
 800f17e:	d84d      	bhi.n	800f21c <__ieee754_pow+0x124>
 800f180:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800f184:	4592      	cmp	sl, r2
 800f186:	f240 84c7 	bls.w	800fb18 <__ieee754_pow+0xa20>
 800f18a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800f18e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800f192:	2a14      	cmp	r2, #20
 800f194:	dd0f      	ble.n	800f1b6 <__ieee754_pow+0xbe>
 800f196:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800f19a:	fa21 f402 	lsr.w	r4, r1, r2
 800f19e:	fa04 f202 	lsl.w	r2, r4, r2
 800f1a2:	428a      	cmp	r2, r1
 800f1a4:	f040 84b8 	bne.w	800fb18 <__ieee754_pow+0xa20>
 800f1a8:	f004 0401 	and.w	r4, r4, #1
 800f1ac:	f1c4 0402 	rsb	r4, r4, #2
 800f1b0:	2900      	cmp	r1, #0
 800f1b2:	d158      	bne.n	800f266 <__ieee754_pow+0x16e>
 800f1b4:	e00e      	b.n	800f1d4 <__ieee754_pow+0xdc>
 800f1b6:	2900      	cmp	r1, #0
 800f1b8:	d154      	bne.n	800f264 <__ieee754_pow+0x16c>
 800f1ba:	f1c2 0214 	rsb	r2, r2, #20
 800f1be:	fa4a f402 	asr.w	r4, sl, r2
 800f1c2:	fa04 f202 	lsl.w	r2, r4, r2
 800f1c6:	4552      	cmp	r2, sl
 800f1c8:	f040 84a3 	bne.w	800fb12 <__ieee754_pow+0xa1a>
 800f1cc:	f004 0401 	and.w	r4, r4, #1
 800f1d0:	f1c4 0402 	rsb	r4, r4, #2
 800f1d4:	4a6d      	ldr	r2, [pc, #436]	@ (800f38c <__ieee754_pow+0x294>)
 800f1d6:	4592      	cmp	sl, r2
 800f1d8:	d12e      	bne.n	800f238 <__ieee754_pow+0x140>
 800f1da:	f1b9 0f00 	cmp.w	r9, #0
 800f1de:	f280 8494 	bge.w	800fb0a <__ieee754_pow+0xa12>
 800f1e2:	496a      	ldr	r1, [pc, #424]	@ (800f38c <__ieee754_pow+0x294>)
 800f1e4:	4632      	mov	r2, r6
 800f1e6:	463b      	mov	r3, r7
 800f1e8:	2000      	movs	r0, #0
 800f1ea:	f7f1 fb47 	bl	800087c <__aeabi_ddiv>
 800f1ee:	e7a0      	b.n	800f132 <__ieee754_pow+0x3a>
 800f1f0:	2400      	movs	r4, #0
 800f1f2:	bbc1      	cbnz	r1, 800f266 <__ieee754_pow+0x16e>
 800f1f4:	4a63      	ldr	r2, [pc, #396]	@ (800f384 <__ieee754_pow+0x28c>)
 800f1f6:	4592      	cmp	sl, r2
 800f1f8:	d1ec      	bne.n	800f1d4 <__ieee754_pow+0xdc>
 800f1fa:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800f1fe:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800f202:	431a      	orrs	r2, r3
 800f204:	f000 8479 	beq.w	800fafa <__ieee754_pow+0xa02>
 800f208:	4b61      	ldr	r3, [pc, #388]	@ (800f390 <__ieee754_pow+0x298>)
 800f20a:	4598      	cmp	r8, r3
 800f20c:	d908      	bls.n	800f220 <__ieee754_pow+0x128>
 800f20e:	f1b9 0f00 	cmp.w	r9, #0
 800f212:	f2c0 8476 	blt.w	800fb02 <__ieee754_pow+0xa0a>
 800f216:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f21a:	e78a      	b.n	800f132 <__ieee754_pow+0x3a>
 800f21c:	2402      	movs	r4, #2
 800f21e:	e7e8      	b.n	800f1f2 <__ieee754_pow+0xfa>
 800f220:	f1b9 0f00 	cmp.w	r9, #0
 800f224:	f04f 0000 	mov.w	r0, #0
 800f228:	f04f 0100 	mov.w	r1, #0
 800f22c:	da81      	bge.n	800f132 <__ieee754_pow+0x3a>
 800f22e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f232:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f236:	e77c      	b.n	800f132 <__ieee754_pow+0x3a>
 800f238:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800f23c:	d106      	bne.n	800f24c <__ieee754_pow+0x154>
 800f23e:	4632      	mov	r2, r6
 800f240:	463b      	mov	r3, r7
 800f242:	4630      	mov	r0, r6
 800f244:	4639      	mov	r1, r7
 800f246:	f7f1 f9ef 	bl	8000628 <__aeabi_dmul>
 800f24a:	e772      	b.n	800f132 <__ieee754_pow+0x3a>
 800f24c:	4a51      	ldr	r2, [pc, #324]	@ (800f394 <__ieee754_pow+0x29c>)
 800f24e:	4591      	cmp	r9, r2
 800f250:	d109      	bne.n	800f266 <__ieee754_pow+0x16e>
 800f252:	2d00      	cmp	r5, #0
 800f254:	db07      	blt.n	800f266 <__ieee754_pow+0x16e>
 800f256:	ec47 6b10 	vmov	d0, r6, r7
 800f25a:	b011      	add	sp, #68	@ 0x44
 800f25c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f260:	f7ff be6a 	b.w	800ef38 <__ieee754_sqrt>
 800f264:	2400      	movs	r4, #0
 800f266:	ec47 6b10 	vmov	d0, r6, r7
 800f26a:	9302      	str	r3, [sp, #8]
 800f26c:	f000 fc88 	bl	800fb80 <fabs>
 800f270:	9b02      	ldr	r3, [sp, #8]
 800f272:	ec51 0b10 	vmov	r0, r1, d0
 800f276:	bb53      	cbnz	r3, 800f2ce <__ieee754_pow+0x1d6>
 800f278:	4b44      	ldr	r3, [pc, #272]	@ (800f38c <__ieee754_pow+0x294>)
 800f27a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800f27e:	429a      	cmp	r2, r3
 800f280:	d002      	beq.n	800f288 <__ieee754_pow+0x190>
 800f282:	f1b8 0f00 	cmp.w	r8, #0
 800f286:	d122      	bne.n	800f2ce <__ieee754_pow+0x1d6>
 800f288:	f1b9 0f00 	cmp.w	r9, #0
 800f28c:	da05      	bge.n	800f29a <__ieee754_pow+0x1a2>
 800f28e:	4602      	mov	r2, r0
 800f290:	460b      	mov	r3, r1
 800f292:	2000      	movs	r0, #0
 800f294:	493d      	ldr	r1, [pc, #244]	@ (800f38c <__ieee754_pow+0x294>)
 800f296:	f7f1 faf1 	bl	800087c <__aeabi_ddiv>
 800f29a:	2d00      	cmp	r5, #0
 800f29c:	f6bf af49 	bge.w	800f132 <__ieee754_pow+0x3a>
 800f2a0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800f2a4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800f2a8:	ea58 0804 	orrs.w	r8, r8, r4
 800f2ac:	d108      	bne.n	800f2c0 <__ieee754_pow+0x1c8>
 800f2ae:	4602      	mov	r2, r0
 800f2b0:	460b      	mov	r3, r1
 800f2b2:	4610      	mov	r0, r2
 800f2b4:	4619      	mov	r1, r3
 800f2b6:	f7f0 ffff 	bl	80002b8 <__aeabi_dsub>
 800f2ba:	4602      	mov	r2, r0
 800f2bc:	460b      	mov	r3, r1
 800f2be:	e794      	b.n	800f1ea <__ieee754_pow+0xf2>
 800f2c0:	2c01      	cmp	r4, #1
 800f2c2:	f47f af36 	bne.w	800f132 <__ieee754_pow+0x3a>
 800f2c6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f2ca:	4619      	mov	r1, r3
 800f2cc:	e731      	b.n	800f132 <__ieee754_pow+0x3a>
 800f2ce:	0feb      	lsrs	r3, r5, #31
 800f2d0:	3b01      	subs	r3, #1
 800f2d2:	ea53 0204 	orrs.w	r2, r3, r4
 800f2d6:	d102      	bne.n	800f2de <__ieee754_pow+0x1e6>
 800f2d8:	4632      	mov	r2, r6
 800f2da:	463b      	mov	r3, r7
 800f2dc:	e7e9      	b.n	800f2b2 <__ieee754_pow+0x1ba>
 800f2de:	3c01      	subs	r4, #1
 800f2e0:	431c      	orrs	r4, r3
 800f2e2:	d016      	beq.n	800f312 <__ieee754_pow+0x21a>
 800f2e4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800f370 <__ieee754_pow+0x278>
 800f2e8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800f2ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f2f0:	f240 8112 	bls.w	800f518 <__ieee754_pow+0x420>
 800f2f4:	4b28      	ldr	r3, [pc, #160]	@ (800f398 <__ieee754_pow+0x2a0>)
 800f2f6:	459a      	cmp	sl, r3
 800f2f8:	4b25      	ldr	r3, [pc, #148]	@ (800f390 <__ieee754_pow+0x298>)
 800f2fa:	d916      	bls.n	800f32a <__ieee754_pow+0x232>
 800f2fc:	4598      	cmp	r8, r3
 800f2fe:	d80b      	bhi.n	800f318 <__ieee754_pow+0x220>
 800f300:	f1b9 0f00 	cmp.w	r9, #0
 800f304:	da0b      	bge.n	800f31e <__ieee754_pow+0x226>
 800f306:	2000      	movs	r0, #0
 800f308:	b011      	add	sp, #68	@ 0x44
 800f30a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f30e:	f000 be6f 	b.w	800fff0 <__math_oflow>
 800f312:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800f378 <__ieee754_pow+0x280>
 800f316:	e7e7      	b.n	800f2e8 <__ieee754_pow+0x1f0>
 800f318:	f1b9 0f00 	cmp.w	r9, #0
 800f31c:	dcf3      	bgt.n	800f306 <__ieee754_pow+0x20e>
 800f31e:	2000      	movs	r0, #0
 800f320:	b011      	add	sp, #68	@ 0x44
 800f322:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f326:	f000 be5b 	b.w	800ffe0 <__math_uflow>
 800f32a:	4598      	cmp	r8, r3
 800f32c:	d20c      	bcs.n	800f348 <__ieee754_pow+0x250>
 800f32e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f332:	2200      	movs	r2, #0
 800f334:	2300      	movs	r3, #0
 800f336:	f7f1 fbe9 	bl	8000b0c <__aeabi_dcmplt>
 800f33a:	3800      	subs	r0, #0
 800f33c:	bf18      	it	ne
 800f33e:	2001      	movne	r0, #1
 800f340:	f1b9 0f00 	cmp.w	r9, #0
 800f344:	daec      	bge.n	800f320 <__ieee754_pow+0x228>
 800f346:	e7df      	b.n	800f308 <__ieee754_pow+0x210>
 800f348:	4b10      	ldr	r3, [pc, #64]	@ (800f38c <__ieee754_pow+0x294>)
 800f34a:	4598      	cmp	r8, r3
 800f34c:	f04f 0200 	mov.w	r2, #0
 800f350:	d924      	bls.n	800f39c <__ieee754_pow+0x2a4>
 800f352:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f356:	2300      	movs	r3, #0
 800f358:	f7f1 fbd8 	bl	8000b0c <__aeabi_dcmplt>
 800f35c:	3800      	subs	r0, #0
 800f35e:	bf18      	it	ne
 800f360:	2001      	movne	r0, #1
 800f362:	f1b9 0f00 	cmp.w	r9, #0
 800f366:	dccf      	bgt.n	800f308 <__ieee754_pow+0x210>
 800f368:	e7da      	b.n	800f320 <__ieee754_pow+0x228>
 800f36a:	bf00      	nop
 800f36c:	f3af 8000 	nop.w
 800f370:	00000000 	.word	0x00000000
 800f374:	3ff00000 	.word	0x3ff00000
 800f378:	00000000 	.word	0x00000000
 800f37c:	bff00000 	.word	0xbff00000
 800f380:	fff00000 	.word	0xfff00000
 800f384:	7ff00000 	.word	0x7ff00000
 800f388:	433fffff 	.word	0x433fffff
 800f38c:	3ff00000 	.word	0x3ff00000
 800f390:	3fefffff 	.word	0x3fefffff
 800f394:	3fe00000 	.word	0x3fe00000
 800f398:	43f00000 	.word	0x43f00000
 800f39c:	4b5a      	ldr	r3, [pc, #360]	@ (800f508 <__ieee754_pow+0x410>)
 800f39e:	f7f0 ff8b 	bl	80002b8 <__aeabi_dsub>
 800f3a2:	a351      	add	r3, pc, #324	@ (adr r3, 800f4e8 <__ieee754_pow+0x3f0>)
 800f3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a8:	4604      	mov	r4, r0
 800f3aa:	460d      	mov	r5, r1
 800f3ac:	f7f1 f93c 	bl	8000628 <__aeabi_dmul>
 800f3b0:	a34f      	add	r3, pc, #316	@ (adr r3, 800f4f0 <__ieee754_pow+0x3f8>)
 800f3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b6:	4606      	mov	r6, r0
 800f3b8:	460f      	mov	r7, r1
 800f3ba:	4620      	mov	r0, r4
 800f3bc:	4629      	mov	r1, r5
 800f3be:	f7f1 f933 	bl	8000628 <__aeabi_dmul>
 800f3c2:	4b52      	ldr	r3, [pc, #328]	@ (800f50c <__ieee754_pow+0x414>)
 800f3c4:	4682      	mov	sl, r0
 800f3c6:	468b      	mov	fp, r1
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	4620      	mov	r0, r4
 800f3cc:	4629      	mov	r1, r5
 800f3ce:	f7f1 f92b 	bl	8000628 <__aeabi_dmul>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	460b      	mov	r3, r1
 800f3d6:	a148      	add	r1, pc, #288	@ (adr r1, 800f4f8 <__ieee754_pow+0x400>)
 800f3d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3dc:	f7f0 ff6c 	bl	80002b8 <__aeabi_dsub>
 800f3e0:	4622      	mov	r2, r4
 800f3e2:	462b      	mov	r3, r5
 800f3e4:	f7f1 f920 	bl	8000628 <__aeabi_dmul>
 800f3e8:	4602      	mov	r2, r0
 800f3ea:	460b      	mov	r3, r1
 800f3ec:	2000      	movs	r0, #0
 800f3ee:	4948      	ldr	r1, [pc, #288]	@ (800f510 <__ieee754_pow+0x418>)
 800f3f0:	f7f0 ff62 	bl	80002b8 <__aeabi_dsub>
 800f3f4:	4622      	mov	r2, r4
 800f3f6:	4680      	mov	r8, r0
 800f3f8:	4689      	mov	r9, r1
 800f3fa:	462b      	mov	r3, r5
 800f3fc:	4620      	mov	r0, r4
 800f3fe:	4629      	mov	r1, r5
 800f400:	f7f1 f912 	bl	8000628 <__aeabi_dmul>
 800f404:	4602      	mov	r2, r0
 800f406:	460b      	mov	r3, r1
 800f408:	4640      	mov	r0, r8
 800f40a:	4649      	mov	r1, r9
 800f40c:	f7f1 f90c 	bl	8000628 <__aeabi_dmul>
 800f410:	a33b      	add	r3, pc, #236	@ (adr r3, 800f500 <__ieee754_pow+0x408>)
 800f412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f416:	f7f1 f907 	bl	8000628 <__aeabi_dmul>
 800f41a:	4602      	mov	r2, r0
 800f41c:	460b      	mov	r3, r1
 800f41e:	4650      	mov	r0, sl
 800f420:	4659      	mov	r1, fp
 800f422:	f7f0 ff49 	bl	80002b8 <__aeabi_dsub>
 800f426:	4602      	mov	r2, r0
 800f428:	460b      	mov	r3, r1
 800f42a:	4680      	mov	r8, r0
 800f42c:	4689      	mov	r9, r1
 800f42e:	4630      	mov	r0, r6
 800f430:	4639      	mov	r1, r7
 800f432:	f7f0 ff43 	bl	80002bc <__adddf3>
 800f436:	2400      	movs	r4, #0
 800f438:	4632      	mov	r2, r6
 800f43a:	463b      	mov	r3, r7
 800f43c:	4620      	mov	r0, r4
 800f43e:	460d      	mov	r5, r1
 800f440:	f7f0 ff3a 	bl	80002b8 <__aeabi_dsub>
 800f444:	4602      	mov	r2, r0
 800f446:	460b      	mov	r3, r1
 800f448:	4640      	mov	r0, r8
 800f44a:	4649      	mov	r1, r9
 800f44c:	f7f0 ff34 	bl	80002b8 <__aeabi_dsub>
 800f450:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f454:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f458:	2300      	movs	r3, #0
 800f45a:	9304      	str	r3, [sp, #16]
 800f45c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f460:	4606      	mov	r6, r0
 800f462:	460f      	mov	r7, r1
 800f464:	4652      	mov	r2, sl
 800f466:	465b      	mov	r3, fp
 800f468:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f46c:	f7f0 ff24 	bl	80002b8 <__aeabi_dsub>
 800f470:	4622      	mov	r2, r4
 800f472:	462b      	mov	r3, r5
 800f474:	f7f1 f8d8 	bl	8000628 <__aeabi_dmul>
 800f478:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f47c:	4680      	mov	r8, r0
 800f47e:	4689      	mov	r9, r1
 800f480:	4630      	mov	r0, r6
 800f482:	4639      	mov	r1, r7
 800f484:	f7f1 f8d0 	bl	8000628 <__aeabi_dmul>
 800f488:	4602      	mov	r2, r0
 800f48a:	460b      	mov	r3, r1
 800f48c:	4640      	mov	r0, r8
 800f48e:	4649      	mov	r1, r9
 800f490:	f7f0 ff14 	bl	80002bc <__adddf3>
 800f494:	4652      	mov	r2, sl
 800f496:	465b      	mov	r3, fp
 800f498:	4606      	mov	r6, r0
 800f49a:	460f      	mov	r7, r1
 800f49c:	4620      	mov	r0, r4
 800f49e:	4629      	mov	r1, r5
 800f4a0:	f7f1 f8c2 	bl	8000628 <__aeabi_dmul>
 800f4a4:	460b      	mov	r3, r1
 800f4a6:	4602      	mov	r2, r0
 800f4a8:	4680      	mov	r8, r0
 800f4aa:	4689      	mov	r9, r1
 800f4ac:	4630      	mov	r0, r6
 800f4ae:	4639      	mov	r1, r7
 800f4b0:	f7f0 ff04 	bl	80002bc <__adddf3>
 800f4b4:	4b17      	ldr	r3, [pc, #92]	@ (800f514 <__ieee754_pow+0x41c>)
 800f4b6:	4299      	cmp	r1, r3
 800f4b8:	4604      	mov	r4, r0
 800f4ba:	460d      	mov	r5, r1
 800f4bc:	468a      	mov	sl, r1
 800f4be:	468b      	mov	fp, r1
 800f4c0:	f340 82ef 	ble.w	800faa2 <__ieee754_pow+0x9aa>
 800f4c4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800f4c8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800f4cc:	4303      	orrs	r3, r0
 800f4ce:	f000 81e8 	beq.w	800f8a2 <__ieee754_pow+0x7aa>
 800f4d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	2300      	movs	r3, #0
 800f4da:	f7f1 fb17 	bl	8000b0c <__aeabi_dcmplt>
 800f4de:	3800      	subs	r0, #0
 800f4e0:	bf18      	it	ne
 800f4e2:	2001      	movne	r0, #1
 800f4e4:	e710      	b.n	800f308 <__ieee754_pow+0x210>
 800f4e6:	bf00      	nop
 800f4e8:	60000000 	.word	0x60000000
 800f4ec:	3ff71547 	.word	0x3ff71547
 800f4f0:	f85ddf44 	.word	0xf85ddf44
 800f4f4:	3e54ae0b 	.word	0x3e54ae0b
 800f4f8:	55555555 	.word	0x55555555
 800f4fc:	3fd55555 	.word	0x3fd55555
 800f500:	652b82fe 	.word	0x652b82fe
 800f504:	3ff71547 	.word	0x3ff71547
 800f508:	3ff00000 	.word	0x3ff00000
 800f50c:	3fd00000 	.word	0x3fd00000
 800f510:	3fe00000 	.word	0x3fe00000
 800f514:	408fffff 	.word	0x408fffff
 800f518:	4bd5      	ldr	r3, [pc, #852]	@ (800f870 <__ieee754_pow+0x778>)
 800f51a:	402b      	ands	r3, r5
 800f51c:	2200      	movs	r2, #0
 800f51e:	b92b      	cbnz	r3, 800f52c <__ieee754_pow+0x434>
 800f520:	4bd4      	ldr	r3, [pc, #848]	@ (800f874 <__ieee754_pow+0x77c>)
 800f522:	f7f1 f881 	bl	8000628 <__aeabi_dmul>
 800f526:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800f52a:	468b      	mov	fp, r1
 800f52c:	ea4f 532b 	mov.w	r3, fp, asr #20
 800f530:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800f534:	4413      	add	r3, r2
 800f536:	930a      	str	r3, [sp, #40]	@ 0x28
 800f538:	4bcf      	ldr	r3, [pc, #828]	@ (800f878 <__ieee754_pow+0x780>)
 800f53a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800f53e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800f542:	459b      	cmp	fp, r3
 800f544:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f548:	dd08      	ble.n	800f55c <__ieee754_pow+0x464>
 800f54a:	4bcc      	ldr	r3, [pc, #816]	@ (800f87c <__ieee754_pow+0x784>)
 800f54c:	459b      	cmp	fp, r3
 800f54e:	f340 81a5 	ble.w	800f89c <__ieee754_pow+0x7a4>
 800f552:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f554:	3301      	adds	r3, #1
 800f556:	930a      	str	r3, [sp, #40]	@ 0x28
 800f558:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800f55c:	f04f 0a00 	mov.w	sl, #0
 800f560:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f564:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f566:	4bc6      	ldr	r3, [pc, #792]	@ (800f880 <__ieee754_pow+0x788>)
 800f568:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f56c:	ed93 7b00 	vldr	d7, [r3]
 800f570:	4629      	mov	r1, r5
 800f572:	ec53 2b17 	vmov	r2, r3, d7
 800f576:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f57a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f57e:	f7f0 fe9b 	bl	80002b8 <__aeabi_dsub>
 800f582:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f586:	4606      	mov	r6, r0
 800f588:	460f      	mov	r7, r1
 800f58a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f58e:	f7f0 fe95 	bl	80002bc <__adddf3>
 800f592:	4602      	mov	r2, r0
 800f594:	460b      	mov	r3, r1
 800f596:	2000      	movs	r0, #0
 800f598:	49ba      	ldr	r1, [pc, #744]	@ (800f884 <__ieee754_pow+0x78c>)
 800f59a:	f7f1 f96f 	bl	800087c <__aeabi_ddiv>
 800f59e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800f5a2:	4602      	mov	r2, r0
 800f5a4:	460b      	mov	r3, r1
 800f5a6:	4630      	mov	r0, r6
 800f5a8:	4639      	mov	r1, r7
 800f5aa:	f7f1 f83d 	bl	8000628 <__aeabi_dmul>
 800f5ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f5b2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800f5b6:	106d      	asrs	r5, r5, #1
 800f5b8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800f5bc:	f04f 0b00 	mov.w	fp, #0
 800f5c0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800f5c4:	4661      	mov	r1, ip
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800f5cc:	4658      	mov	r0, fp
 800f5ce:	46e1      	mov	r9, ip
 800f5d0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800f5d4:	4614      	mov	r4, r2
 800f5d6:	461d      	mov	r5, r3
 800f5d8:	f7f1 f826 	bl	8000628 <__aeabi_dmul>
 800f5dc:	4602      	mov	r2, r0
 800f5de:	460b      	mov	r3, r1
 800f5e0:	4630      	mov	r0, r6
 800f5e2:	4639      	mov	r1, r7
 800f5e4:	f7f0 fe68 	bl	80002b8 <__aeabi_dsub>
 800f5e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f5ec:	4606      	mov	r6, r0
 800f5ee:	460f      	mov	r7, r1
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	4629      	mov	r1, r5
 800f5f4:	f7f0 fe60 	bl	80002b8 <__aeabi_dsub>
 800f5f8:	4602      	mov	r2, r0
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f600:	f7f0 fe5a 	bl	80002b8 <__aeabi_dsub>
 800f604:	465a      	mov	r2, fp
 800f606:	464b      	mov	r3, r9
 800f608:	f7f1 f80e 	bl	8000628 <__aeabi_dmul>
 800f60c:	4602      	mov	r2, r0
 800f60e:	460b      	mov	r3, r1
 800f610:	4630      	mov	r0, r6
 800f612:	4639      	mov	r1, r7
 800f614:	f7f0 fe50 	bl	80002b8 <__aeabi_dsub>
 800f618:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f61c:	f7f1 f804 	bl	8000628 <__aeabi_dmul>
 800f620:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f624:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f628:	4610      	mov	r0, r2
 800f62a:	4619      	mov	r1, r3
 800f62c:	f7f0 fffc 	bl	8000628 <__aeabi_dmul>
 800f630:	a37d      	add	r3, pc, #500	@ (adr r3, 800f828 <__ieee754_pow+0x730>)
 800f632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f636:	4604      	mov	r4, r0
 800f638:	460d      	mov	r5, r1
 800f63a:	f7f0 fff5 	bl	8000628 <__aeabi_dmul>
 800f63e:	a37c      	add	r3, pc, #496	@ (adr r3, 800f830 <__ieee754_pow+0x738>)
 800f640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f644:	f7f0 fe3a 	bl	80002bc <__adddf3>
 800f648:	4622      	mov	r2, r4
 800f64a:	462b      	mov	r3, r5
 800f64c:	f7f0 ffec 	bl	8000628 <__aeabi_dmul>
 800f650:	a379      	add	r3, pc, #484	@ (adr r3, 800f838 <__ieee754_pow+0x740>)
 800f652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f656:	f7f0 fe31 	bl	80002bc <__adddf3>
 800f65a:	4622      	mov	r2, r4
 800f65c:	462b      	mov	r3, r5
 800f65e:	f7f0 ffe3 	bl	8000628 <__aeabi_dmul>
 800f662:	a377      	add	r3, pc, #476	@ (adr r3, 800f840 <__ieee754_pow+0x748>)
 800f664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f668:	f7f0 fe28 	bl	80002bc <__adddf3>
 800f66c:	4622      	mov	r2, r4
 800f66e:	462b      	mov	r3, r5
 800f670:	f7f0 ffda 	bl	8000628 <__aeabi_dmul>
 800f674:	a374      	add	r3, pc, #464	@ (adr r3, 800f848 <__ieee754_pow+0x750>)
 800f676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f67a:	f7f0 fe1f 	bl	80002bc <__adddf3>
 800f67e:	4622      	mov	r2, r4
 800f680:	462b      	mov	r3, r5
 800f682:	f7f0 ffd1 	bl	8000628 <__aeabi_dmul>
 800f686:	a372      	add	r3, pc, #456	@ (adr r3, 800f850 <__ieee754_pow+0x758>)
 800f688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f68c:	f7f0 fe16 	bl	80002bc <__adddf3>
 800f690:	4622      	mov	r2, r4
 800f692:	4606      	mov	r6, r0
 800f694:	460f      	mov	r7, r1
 800f696:	462b      	mov	r3, r5
 800f698:	4620      	mov	r0, r4
 800f69a:	4629      	mov	r1, r5
 800f69c:	f7f0 ffc4 	bl	8000628 <__aeabi_dmul>
 800f6a0:	4602      	mov	r2, r0
 800f6a2:	460b      	mov	r3, r1
 800f6a4:	4630      	mov	r0, r6
 800f6a6:	4639      	mov	r1, r7
 800f6a8:	f7f0 ffbe 	bl	8000628 <__aeabi_dmul>
 800f6ac:	465a      	mov	r2, fp
 800f6ae:	4604      	mov	r4, r0
 800f6b0:	460d      	mov	r5, r1
 800f6b2:	464b      	mov	r3, r9
 800f6b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6b8:	f7f0 fe00 	bl	80002bc <__adddf3>
 800f6bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f6c0:	f7f0 ffb2 	bl	8000628 <__aeabi_dmul>
 800f6c4:	4622      	mov	r2, r4
 800f6c6:	462b      	mov	r3, r5
 800f6c8:	f7f0 fdf8 	bl	80002bc <__adddf3>
 800f6cc:	465a      	mov	r2, fp
 800f6ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f6d2:	464b      	mov	r3, r9
 800f6d4:	4658      	mov	r0, fp
 800f6d6:	4649      	mov	r1, r9
 800f6d8:	f7f0 ffa6 	bl	8000628 <__aeabi_dmul>
 800f6dc:	4b6a      	ldr	r3, [pc, #424]	@ (800f888 <__ieee754_pow+0x790>)
 800f6de:	2200      	movs	r2, #0
 800f6e0:	4606      	mov	r6, r0
 800f6e2:	460f      	mov	r7, r1
 800f6e4:	f7f0 fdea 	bl	80002bc <__adddf3>
 800f6e8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f6ec:	f7f0 fde6 	bl	80002bc <__adddf3>
 800f6f0:	46d8      	mov	r8, fp
 800f6f2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800f6f6:	460d      	mov	r5, r1
 800f6f8:	465a      	mov	r2, fp
 800f6fa:	460b      	mov	r3, r1
 800f6fc:	4640      	mov	r0, r8
 800f6fe:	4649      	mov	r1, r9
 800f700:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800f704:	f7f0 ff90 	bl	8000628 <__aeabi_dmul>
 800f708:	465c      	mov	r4, fp
 800f70a:	4680      	mov	r8, r0
 800f70c:	4689      	mov	r9, r1
 800f70e:	4b5e      	ldr	r3, [pc, #376]	@ (800f888 <__ieee754_pow+0x790>)
 800f710:	2200      	movs	r2, #0
 800f712:	4620      	mov	r0, r4
 800f714:	4629      	mov	r1, r5
 800f716:	f7f0 fdcf 	bl	80002b8 <__aeabi_dsub>
 800f71a:	4632      	mov	r2, r6
 800f71c:	463b      	mov	r3, r7
 800f71e:	f7f0 fdcb 	bl	80002b8 <__aeabi_dsub>
 800f722:	4602      	mov	r2, r0
 800f724:	460b      	mov	r3, r1
 800f726:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f72a:	f7f0 fdc5 	bl	80002b8 <__aeabi_dsub>
 800f72e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f732:	f7f0 ff79 	bl	8000628 <__aeabi_dmul>
 800f736:	4622      	mov	r2, r4
 800f738:	4606      	mov	r6, r0
 800f73a:	460f      	mov	r7, r1
 800f73c:	462b      	mov	r3, r5
 800f73e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f742:	f7f0 ff71 	bl	8000628 <__aeabi_dmul>
 800f746:	4602      	mov	r2, r0
 800f748:	460b      	mov	r3, r1
 800f74a:	4630      	mov	r0, r6
 800f74c:	4639      	mov	r1, r7
 800f74e:	f7f0 fdb5 	bl	80002bc <__adddf3>
 800f752:	4606      	mov	r6, r0
 800f754:	460f      	mov	r7, r1
 800f756:	4602      	mov	r2, r0
 800f758:	460b      	mov	r3, r1
 800f75a:	4640      	mov	r0, r8
 800f75c:	4649      	mov	r1, r9
 800f75e:	f7f0 fdad 	bl	80002bc <__adddf3>
 800f762:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800f766:	a33c      	add	r3, pc, #240	@ (adr r3, 800f858 <__ieee754_pow+0x760>)
 800f768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76c:	4658      	mov	r0, fp
 800f76e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800f772:	460d      	mov	r5, r1
 800f774:	f7f0 ff58 	bl	8000628 <__aeabi_dmul>
 800f778:	465c      	mov	r4, fp
 800f77a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f77e:	4642      	mov	r2, r8
 800f780:	464b      	mov	r3, r9
 800f782:	4620      	mov	r0, r4
 800f784:	4629      	mov	r1, r5
 800f786:	f7f0 fd97 	bl	80002b8 <__aeabi_dsub>
 800f78a:	4602      	mov	r2, r0
 800f78c:	460b      	mov	r3, r1
 800f78e:	4630      	mov	r0, r6
 800f790:	4639      	mov	r1, r7
 800f792:	f7f0 fd91 	bl	80002b8 <__aeabi_dsub>
 800f796:	a332      	add	r3, pc, #200	@ (adr r3, 800f860 <__ieee754_pow+0x768>)
 800f798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79c:	f7f0 ff44 	bl	8000628 <__aeabi_dmul>
 800f7a0:	a331      	add	r3, pc, #196	@ (adr r3, 800f868 <__ieee754_pow+0x770>)
 800f7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7a6:	4606      	mov	r6, r0
 800f7a8:	460f      	mov	r7, r1
 800f7aa:	4620      	mov	r0, r4
 800f7ac:	4629      	mov	r1, r5
 800f7ae:	f7f0 ff3b 	bl	8000628 <__aeabi_dmul>
 800f7b2:	4602      	mov	r2, r0
 800f7b4:	460b      	mov	r3, r1
 800f7b6:	4630      	mov	r0, r6
 800f7b8:	4639      	mov	r1, r7
 800f7ba:	f7f0 fd7f 	bl	80002bc <__adddf3>
 800f7be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f7c0:	4b32      	ldr	r3, [pc, #200]	@ (800f88c <__ieee754_pow+0x794>)
 800f7c2:	4413      	add	r3, r2
 800f7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c8:	f7f0 fd78 	bl	80002bc <__adddf3>
 800f7cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f7d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f7d2:	f7f0 febf 	bl	8000554 <__aeabi_i2d>
 800f7d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f7d8:	4b2d      	ldr	r3, [pc, #180]	@ (800f890 <__ieee754_pow+0x798>)
 800f7da:	4413      	add	r3, r2
 800f7dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f7e0:	4606      	mov	r6, r0
 800f7e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f7e6:	460f      	mov	r7, r1
 800f7e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f7ec:	f7f0 fd66 	bl	80002bc <__adddf3>
 800f7f0:	4642      	mov	r2, r8
 800f7f2:	464b      	mov	r3, r9
 800f7f4:	f7f0 fd62 	bl	80002bc <__adddf3>
 800f7f8:	4632      	mov	r2, r6
 800f7fa:	463b      	mov	r3, r7
 800f7fc:	f7f0 fd5e 	bl	80002bc <__adddf3>
 800f800:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800f804:	4632      	mov	r2, r6
 800f806:	463b      	mov	r3, r7
 800f808:	4658      	mov	r0, fp
 800f80a:	460d      	mov	r5, r1
 800f80c:	f7f0 fd54 	bl	80002b8 <__aeabi_dsub>
 800f810:	4642      	mov	r2, r8
 800f812:	464b      	mov	r3, r9
 800f814:	f7f0 fd50 	bl	80002b8 <__aeabi_dsub>
 800f818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f81c:	f7f0 fd4c 	bl	80002b8 <__aeabi_dsub>
 800f820:	465c      	mov	r4, fp
 800f822:	4602      	mov	r2, r0
 800f824:	e036      	b.n	800f894 <__ieee754_pow+0x79c>
 800f826:	bf00      	nop
 800f828:	4a454eef 	.word	0x4a454eef
 800f82c:	3fca7e28 	.word	0x3fca7e28
 800f830:	93c9db65 	.word	0x93c9db65
 800f834:	3fcd864a 	.word	0x3fcd864a
 800f838:	a91d4101 	.word	0xa91d4101
 800f83c:	3fd17460 	.word	0x3fd17460
 800f840:	518f264d 	.word	0x518f264d
 800f844:	3fd55555 	.word	0x3fd55555
 800f848:	db6fabff 	.word	0xdb6fabff
 800f84c:	3fdb6db6 	.word	0x3fdb6db6
 800f850:	33333303 	.word	0x33333303
 800f854:	3fe33333 	.word	0x3fe33333
 800f858:	e0000000 	.word	0xe0000000
 800f85c:	3feec709 	.word	0x3feec709
 800f860:	dc3a03fd 	.word	0xdc3a03fd
 800f864:	3feec709 	.word	0x3feec709
 800f868:	145b01f5 	.word	0x145b01f5
 800f86c:	be3e2fe0 	.word	0xbe3e2fe0
 800f870:	7ff00000 	.word	0x7ff00000
 800f874:	43400000 	.word	0x43400000
 800f878:	0003988e 	.word	0x0003988e
 800f87c:	000bb679 	.word	0x000bb679
 800f880:	08010458 	.word	0x08010458
 800f884:	3ff00000 	.word	0x3ff00000
 800f888:	40080000 	.word	0x40080000
 800f88c:	08010438 	.word	0x08010438
 800f890:	08010448 	.word	0x08010448
 800f894:	460b      	mov	r3, r1
 800f896:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f89a:	e5d7      	b.n	800f44c <__ieee754_pow+0x354>
 800f89c:	f04f 0a01 	mov.w	sl, #1
 800f8a0:	e65e      	b.n	800f560 <__ieee754_pow+0x468>
 800f8a2:	a3b4      	add	r3, pc, #720	@ (adr r3, 800fb74 <__ieee754_pow+0xa7c>)
 800f8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a8:	4630      	mov	r0, r6
 800f8aa:	4639      	mov	r1, r7
 800f8ac:	f7f0 fd06 	bl	80002bc <__adddf3>
 800f8b0:	4642      	mov	r2, r8
 800f8b2:	e9cd 0100 	strd	r0, r1, [sp]
 800f8b6:	464b      	mov	r3, r9
 800f8b8:	4620      	mov	r0, r4
 800f8ba:	4629      	mov	r1, r5
 800f8bc:	f7f0 fcfc 	bl	80002b8 <__aeabi_dsub>
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	460b      	mov	r3, r1
 800f8c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8c8:	f7f1 f93e 	bl	8000b48 <__aeabi_dcmpgt>
 800f8cc:	2800      	cmp	r0, #0
 800f8ce:	f47f ae00 	bne.w	800f4d2 <__ieee754_pow+0x3da>
 800f8d2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800f8d6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800f8da:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800f8de:	fa43 fa0a 	asr.w	sl, r3, sl
 800f8e2:	44da      	add	sl, fp
 800f8e4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800f8e8:	489d      	ldr	r0, [pc, #628]	@ (800fb60 <__ieee754_pow+0xa68>)
 800f8ea:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800f8ee:	4108      	asrs	r0, r1
 800f8f0:	ea00 030a 	and.w	r3, r0, sl
 800f8f4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800f8f8:	f1c1 0114 	rsb	r1, r1, #20
 800f8fc:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800f900:	fa4a fa01 	asr.w	sl, sl, r1
 800f904:	f1bb 0f00 	cmp.w	fp, #0
 800f908:	4640      	mov	r0, r8
 800f90a:	4649      	mov	r1, r9
 800f90c:	f04f 0200 	mov.w	r2, #0
 800f910:	bfb8      	it	lt
 800f912:	f1ca 0a00 	rsblt	sl, sl, #0
 800f916:	f7f0 fccf 	bl	80002b8 <__aeabi_dsub>
 800f91a:	4680      	mov	r8, r0
 800f91c:	4689      	mov	r9, r1
 800f91e:	4632      	mov	r2, r6
 800f920:	463b      	mov	r3, r7
 800f922:	4640      	mov	r0, r8
 800f924:	4649      	mov	r1, r9
 800f926:	f7f0 fcc9 	bl	80002bc <__adddf3>
 800f92a:	2400      	movs	r4, #0
 800f92c:	a37c      	add	r3, pc, #496	@ (adr r3, 800fb20 <__ieee754_pow+0xa28>)
 800f92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f932:	4620      	mov	r0, r4
 800f934:	460d      	mov	r5, r1
 800f936:	f7f0 fe77 	bl	8000628 <__aeabi_dmul>
 800f93a:	4642      	mov	r2, r8
 800f93c:	e9cd 0100 	strd	r0, r1, [sp]
 800f940:	464b      	mov	r3, r9
 800f942:	4620      	mov	r0, r4
 800f944:	4629      	mov	r1, r5
 800f946:	f7f0 fcb7 	bl	80002b8 <__aeabi_dsub>
 800f94a:	4602      	mov	r2, r0
 800f94c:	460b      	mov	r3, r1
 800f94e:	4630      	mov	r0, r6
 800f950:	4639      	mov	r1, r7
 800f952:	f7f0 fcb1 	bl	80002b8 <__aeabi_dsub>
 800f956:	a374      	add	r3, pc, #464	@ (adr r3, 800fb28 <__ieee754_pow+0xa30>)
 800f958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f95c:	f7f0 fe64 	bl	8000628 <__aeabi_dmul>
 800f960:	a373      	add	r3, pc, #460	@ (adr r3, 800fb30 <__ieee754_pow+0xa38>)
 800f962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f966:	4680      	mov	r8, r0
 800f968:	4689      	mov	r9, r1
 800f96a:	4620      	mov	r0, r4
 800f96c:	4629      	mov	r1, r5
 800f96e:	f7f0 fe5b 	bl	8000628 <__aeabi_dmul>
 800f972:	4602      	mov	r2, r0
 800f974:	460b      	mov	r3, r1
 800f976:	4640      	mov	r0, r8
 800f978:	4649      	mov	r1, r9
 800f97a:	f7f0 fc9f 	bl	80002bc <__adddf3>
 800f97e:	4604      	mov	r4, r0
 800f980:	460d      	mov	r5, r1
 800f982:	4602      	mov	r2, r0
 800f984:	460b      	mov	r3, r1
 800f986:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f98a:	f7f0 fc97 	bl	80002bc <__adddf3>
 800f98e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f992:	4680      	mov	r8, r0
 800f994:	4689      	mov	r9, r1
 800f996:	f7f0 fc8f 	bl	80002b8 <__aeabi_dsub>
 800f99a:	4602      	mov	r2, r0
 800f99c:	460b      	mov	r3, r1
 800f99e:	4620      	mov	r0, r4
 800f9a0:	4629      	mov	r1, r5
 800f9a2:	f7f0 fc89 	bl	80002b8 <__aeabi_dsub>
 800f9a6:	4642      	mov	r2, r8
 800f9a8:	4606      	mov	r6, r0
 800f9aa:	460f      	mov	r7, r1
 800f9ac:	464b      	mov	r3, r9
 800f9ae:	4640      	mov	r0, r8
 800f9b0:	4649      	mov	r1, r9
 800f9b2:	f7f0 fe39 	bl	8000628 <__aeabi_dmul>
 800f9b6:	a360      	add	r3, pc, #384	@ (adr r3, 800fb38 <__ieee754_pow+0xa40>)
 800f9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9bc:	4604      	mov	r4, r0
 800f9be:	460d      	mov	r5, r1
 800f9c0:	f7f0 fe32 	bl	8000628 <__aeabi_dmul>
 800f9c4:	a35e      	add	r3, pc, #376	@ (adr r3, 800fb40 <__ieee754_pow+0xa48>)
 800f9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ca:	f7f0 fc75 	bl	80002b8 <__aeabi_dsub>
 800f9ce:	4622      	mov	r2, r4
 800f9d0:	462b      	mov	r3, r5
 800f9d2:	f7f0 fe29 	bl	8000628 <__aeabi_dmul>
 800f9d6:	a35c      	add	r3, pc, #368	@ (adr r3, 800fb48 <__ieee754_pow+0xa50>)
 800f9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9dc:	f7f0 fc6e 	bl	80002bc <__adddf3>
 800f9e0:	4622      	mov	r2, r4
 800f9e2:	462b      	mov	r3, r5
 800f9e4:	f7f0 fe20 	bl	8000628 <__aeabi_dmul>
 800f9e8:	a359      	add	r3, pc, #356	@ (adr r3, 800fb50 <__ieee754_pow+0xa58>)
 800f9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ee:	f7f0 fc63 	bl	80002b8 <__aeabi_dsub>
 800f9f2:	4622      	mov	r2, r4
 800f9f4:	462b      	mov	r3, r5
 800f9f6:	f7f0 fe17 	bl	8000628 <__aeabi_dmul>
 800f9fa:	a357      	add	r3, pc, #348	@ (adr r3, 800fb58 <__ieee754_pow+0xa60>)
 800f9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa00:	f7f0 fc5c 	bl	80002bc <__adddf3>
 800fa04:	4622      	mov	r2, r4
 800fa06:	462b      	mov	r3, r5
 800fa08:	f7f0 fe0e 	bl	8000628 <__aeabi_dmul>
 800fa0c:	4602      	mov	r2, r0
 800fa0e:	460b      	mov	r3, r1
 800fa10:	4640      	mov	r0, r8
 800fa12:	4649      	mov	r1, r9
 800fa14:	f7f0 fc50 	bl	80002b8 <__aeabi_dsub>
 800fa18:	4604      	mov	r4, r0
 800fa1a:	460d      	mov	r5, r1
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	4640      	mov	r0, r8
 800fa22:	4649      	mov	r1, r9
 800fa24:	f7f0 fe00 	bl	8000628 <__aeabi_dmul>
 800fa28:	2200      	movs	r2, #0
 800fa2a:	e9cd 0100 	strd	r0, r1, [sp]
 800fa2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fa32:	4620      	mov	r0, r4
 800fa34:	4629      	mov	r1, r5
 800fa36:	f7f0 fc3f 	bl	80002b8 <__aeabi_dsub>
 800fa3a:	4602      	mov	r2, r0
 800fa3c:	460b      	mov	r3, r1
 800fa3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa42:	f7f0 ff1b 	bl	800087c <__aeabi_ddiv>
 800fa46:	4632      	mov	r2, r6
 800fa48:	4604      	mov	r4, r0
 800fa4a:	460d      	mov	r5, r1
 800fa4c:	463b      	mov	r3, r7
 800fa4e:	4640      	mov	r0, r8
 800fa50:	4649      	mov	r1, r9
 800fa52:	f7f0 fde9 	bl	8000628 <__aeabi_dmul>
 800fa56:	4632      	mov	r2, r6
 800fa58:	463b      	mov	r3, r7
 800fa5a:	f7f0 fc2f 	bl	80002bc <__adddf3>
 800fa5e:	4602      	mov	r2, r0
 800fa60:	460b      	mov	r3, r1
 800fa62:	4620      	mov	r0, r4
 800fa64:	4629      	mov	r1, r5
 800fa66:	f7f0 fc27 	bl	80002b8 <__aeabi_dsub>
 800fa6a:	4642      	mov	r2, r8
 800fa6c:	464b      	mov	r3, r9
 800fa6e:	f7f0 fc23 	bl	80002b8 <__aeabi_dsub>
 800fa72:	460b      	mov	r3, r1
 800fa74:	4602      	mov	r2, r0
 800fa76:	493b      	ldr	r1, [pc, #236]	@ (800fb64 <__ieee754_pow+0xa6c>)
 800fa78:	2000      	movs	r0, #0
 800fa7a:	f7f0 fc1d 	bl	80002b8 <__aeabi_dsub>
 800fa7e:	ec41 0b10 	vmov	d0, r0, r1
 800fa82:	ee10 3a90 	vmov	r3, s1
 800fa86:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800fa8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fa8e:	da30      	bge.n	800faf2 <__ieee754_pow+0x9fa>
 800fa90:	4650      	mov	r0, sl
 800fa92:	f000 f9f9 	bl	800fe88 <scalbn>
 800fa96:	ec51 0b10 	vmov	r0, r1, d0
 800fa9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa9e:	f7ff bbd2 	b.w	800f246 <__ieee754_pow+0x14e>
 800faa2:	4c31      	ldr	r4, [pc, #196]	@ (800fb68 <__ieee754_pow+0xa70>)
 800faa4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800faa8:	42a3      	cmp	r3, r4
 800faaa:	d91a      	bls.n	800fae2 <__ieee754_pow+0x9ea>
 800faac:	4b2f      	ldr	r3, [pc, #188]	@ (800fb6c <__ieee754_pow+0xa74>)
 800faae:	440b      	add	r3, r1
 800fab0:	4303      	orrs	r3, r0
 800fab2:	d009      	beq.n	800fac8 <__ieee754_pow+0x9d0>
 800fab4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fab8:	2200      	movs	r2, #0
 800faba:	2300      	movs	r3, #0
 800fabc:	f7f1 f826 	bl	8000b0c <__aeabi_dcmplt>
 800fac0:	3800      	subs	r0, #0
 800fac2:	bf18      	it	ne
 800fac4:	2001      	movne	r0, #1
 800fac6:	e42b      	b.n	800f320 <__ieee754_pow+0x228>
 800fac8:	4642      	mov	r2, r8
 800faca:	464b      	mov	r3, r9
 800facc:	f7f0 fbf4 	bl	80002b8 <__aeabi_dsub>
 800fad0:	4632      	mov	r2, r6
 800fad2:	463b      	mov	r3, r7
 800fad4:	f7f1 f82e 	bl	8000b34 <__aeabi_dcmpge>
 800fad8:	2800      	cmp	r0, #0
 800fada:	d1eb      	bne.n	800fab4 <__ieee754_pow+0x9bc>
 800fadc:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800fb7c <__ieee754_pow+0xa84>
 800fae0:	e6f7      	b.n	800f8d2 <__ieee754_pow+0x7da>
 800fae2:	469a      	mov	sl, r3
 800fae4:	4b22      	ldr	r3, [pc, #136]	@ (800fb70 <__ieee754_pow+0xa78>)
 800fae6:	459a      	cmp	sl, r3
 800fae8:	f63f aef3 	bhi.w	800f8d2 <__ieee754_pow+0x7da>
 800faec:	f8dd a010 	ldr.w	sl, [sp, #16]
 800faf0:	e715      	b.n	800f91e <__ieee754_pow+0x826>
 800faf2:	ec51 0b10 	vmov	r0, r1, d0
 800faf6:	4619      	mov	r1, r3
 800faf8:	e7cf      	b.n	800fa9a <__ieee754_pow+0x9a2>
 800fafa:	491a      	ldr	r1, [pc, #104]	@ (800fb64 <__ieee754_pow+0xa6c>)
 800fafc:	2000      	movs	r0, #0
 800fafe:	f7ff bb18 	b.w	800f132 <__ieee754_pow+0x3a>
 800fb02:	2000      	movs	r0, #0
 800fb04:	2100      	movs	r1, #0
 800fb06:	f7ff bb14 	b.w	800f132 <__ieee754_pow+0x3a>
 800fb0a:	4630      	mov	r0, r6
 800fb0c:	4639      	mov	r1, r7
 800fb0e:	f7ff bb10 	b.w	800f132 <__ieee754_pow+0x3a>
 800fb12:	460c      	mov	r4, r1
 800fb14:	f7ff bb5e 	b.w	800f1d4 <__ieee754_pow+0xdc>
 800fb18:	2400      	movs	r4, #0
 800fb1a:	f7ff bb49 	b.w	800f1b0 <__ieee754_pow+0xb8>
 800fb1e:	bf00      	nop
 800fb20:	00000000 	.word	0x00000000
 800fb24:	3fe62e43 	.word	0x3fe62e43
 800fb28:	fefa39ef 	.word	0xfefa39ef
 800fb2c:	3fe62e42 	.word	0x3fe62e42
 800fb30:	0ca86c39 	.word	0x0ca86c39
 800fb34:	be205c61 	.word	0xbe205c61
 800fb38:	72bea4d0 	.word	0x72bea4d0
 800fb3c:	3e663769 	.word	0x3e663769
 800fb40:	c5d26bf1 	.word	0xc5d26bf1
 800fb44:	3ebbbd41 	.word	0x3ebbbd41
 800fb48:	af25de2c 	.word	0xaf25de2c
 800fb4c:	3f11566a 	.word	0x3f11566a
 800fb50:	16bebd93 	.word	0x16bebd93
 800fb54:	3f66c16c 	.word	0x3f66c16c
 800fb58:	5555553e 	.word	0x5555553e
 800fb5c:	3fc55555 	.word	0x3fc55555
 800fb60:	fff00000 	.word	0xfff00000
 800fb64:	3ff00000 	.word	0x3ff00000
 800fb68:	4090cbff 	.word	0x4090cbff
 800fb6c:	3f6f3400 	.word	0x3f6f3400
 800fb70:	3fe00000 	.word	0x3fe00000
 800fb74:	652b82fe 	.word	0x652b82fe
 800fb78:	3c971547 	.word	0x3c971547
 800fb7c:	4090cc00 	.word	0x4090cc00

0800fb80 <fabs>:
 800fb80:	ec51 0b10 	vmov	r0, r1, d0
 800fb84:	4602      	mov	r2, r0
 800fb86:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fb8a:	ec43 2b10 	vmov	d0, r2, r3
 800fb8e:	4770      	bx	lr

0800fb90 <__ieee754_atan2f>:
 800fb90:	ee10 2a90 	vmov	r2, s1
 800fb94:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800fb98:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fb9c:	b510      	push	{r4, lr}
 800fb9e:	eef0 7a40 	vmov.f32	s15, s0
 800fba2:	d806      	bhi.n	800fbb2 <__ieee754_atan2f+0x22>
 800fba4:	ee10 0a10 	vmov	r0, s0
 800fba8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800fbac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fbb0:	d904      	bls.n	800fbbc <__ieee754_atan2f+0x2c>
 800fbb2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800fbb6:	eeb0 0a67 	vmov.f32	s0, s15
 800fbba:	bd10      	pop	{r4, pc}
 800fbbc:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800fbc0:	d103      	bne.n	800fbca <__ieee754_atan2f+0x3a>
 800fbc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbc6:	f000 b883 	b.w	800fcd0 <atanf>
 800fbca:	1794      	asrs	r4, r2, #30
 800fbcc:	f004 0402 	and.w	r4, r4, #2
 800fbd0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800fbd4:	b943      	cbnz	r3, 800fbe8 <__ieee754_atan2f+0x58>
 800fbd6:	2c02      	cmp	r4, #2
 800fbd8:	d05e      	beq.n	800fc98 <__ieee754_atan2f+0x108>
 800fbda:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800fcac <__ieee754_atan2f+0x11c>
 800fbde:	2c03      	cmp	r4, #3
 800fbe0:	bf08      	it	eq
 800fbe2:	eef0 7a47 	vmoveq.f32	s15, s14
 800fbe6:	e7e6      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fbe8:	b941      	cbnz	r1, 800fbfc <__ieee754_atan2f+0x6c>
 800fbea:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800fcb0 <__ieee754_atan2f+0x120>
 800fbee:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800fcb4 <__ieee754_atan2f+0x124>
 800fbf2:	2800      	cmp	r0, #0
 800fbf4:	bfb8      	it	lt
 800fbf6:	eef0 7a47 	vmovlt.f32	s15, s14
 800fbfa:	e7dc      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fbfc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fc00:	d110      	bne.n	800fc24 <__ieee754_atan2f+0x94>
 800fc02:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fc06:	f104 34ff 	add.w	r4, r4, #4294967295
 800fc0a:	d107      	bne.n	800fc1c <__ieee754_atan2f+0x8c>
 800fc0c:	2c02      	cmp	r4, #2
 800fc0e:	d846      	bhi.n	800fc9e <__ieee754_atan2f+0x10e>
 800fc10:	4b29      	ldr	r3, [pc, #164]	@ (800fcb8 <__ieee754_atan2f+0x128>)
 800fc12:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800fc16:	edd3 7a00 	vldr	s15, [r3]
 800fc1a:	e7cc      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fc1c:	2c02      	cmp	r4, #2
 800fc1e:	d841      	bhi.n	800fca4 <__ieee754_atan2f+0x114>
 800fc20:	4b26      	ldr	r3, [pc, #152]	@ (800fcbc <__ieee754_atan2f+0x12c>)
 800fc22:	e7f6      	b.n	800fc12 <__ieee754_atan2f+0x82>
 800fc24:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fc28:	d0df      	beq.n	800fbea <__ieee754_atan2f+0x5a>
 800fc2a:	1a5b      	subs	r3, r3, r1
 800fc2c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800fc30:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800fc34:	da1a      	bge.n	800fc6c <__ieee754_atan2f+0xdc>
 800fc36:	2a00      	cmp	r2, #0
 800fc38:	da01      	bge.n	800fc3e <__ieee754_atan2f+0xae>
 800fc3a:	313c      	adds	r1, #60	@ 0x3c
 800fc3c:	db19      	blt.n	800fc72 <__ieee754_atan2f+0xe2>
 800fc3e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800fc42:	f000 f919 	bl	800fe78 <fabsf>
 800fc46:	f000 f843 	bl	800fcd0 <atanf>
 800fc4a:	eef0 7a40 	vmov.f32	s15, s0
 800fc4e:	2c01      	cmp	r4, #1
 800fc50:	d012      	beq.n	800fc78 <__ieee754_atan2f+0xe8>
 800fc52:	2c02      	cmp	r4, #2
 800fc54:	d017      	beq.n	800fc86 <__ieee754_atan2f+0xf6>
 800fc56:	2c00      	cmp	r4, #0
 800fc58:	d0ad      	beq.n	800fbb6 <__ieee754_atan2f+0x26>
 800fc5a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800fcc0 <__ieee754_atan2f+0x130>
 800fc5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fc62:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800fcc4 <__ieee754_atan2f+0x134>
 800fc66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fc6a:	e7a4      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fc6c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800fcb0 <__ieee754_atan2f+0x120>
 800fc70:	e7ed      	b.n	800fc4e <__ieee754_atan2f+0xbe>
 800fc72:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800fcc8 <__ieee754_atan2f+0x138>
 800fc76:	e7ea      	b.n	800fc4e <__ieee754_atan2f+0xbe>
 800fc78:	ee17 3a90 	vmov	r3, s15
 800fc7c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800fc80:	ee07 3a90 	vmov	s15, r3
 800fc84:	e797      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fc86:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800fcc0 <__ieee754_atan2f+0x130>
 800fc8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fc8e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800fcc4 <__ieee754_atan2f+0x134>
 800fc92:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fc96:	e78e      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fc98:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800fcc4 <__ieee754_atan2f+0x134>
 800fc9c:	e78b      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fc9e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800fccc <__ieee754_atan2f+0x13c>
 800fca2:	e788      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fca4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800fcc8 <__ieee754_atan2f+0x138>
 800fca8:	e785      	b.n	800fbb6 <__ieee754_atan2f+0x26>
 800fcaa:	bf00      	nop
 800fcac:	c0490fdb 	.word	0xc0490fdb
 800fcb0:	3fc90fdb 	.word	0x3fc90fdb
 800fcb4:	bfc90fdb 	.word	0xbfc90fdb
 800fcb8:	08010474 	.word	0x08010474
 800fcbc:	08010468 	.word	0x08010468
 800fcc0:	33bbbd2e 	.word	0x33bbbd2e
 800fcc4:	40490fdb 	.word	0x40490fdb
 800fcc8:	00000000 	.word	0x00000000
 800fccc:	3f490fdb 	.word	0x3f490fdb

0800fcd0 <atanf>:
 800fcd0:	b538      	push	{r3, r4, r5, lr}
 800fcd2:	ee10 5a10 	vmov	r5, s0
 800fcd6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800fcda:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800fcde:	eef0 7a40 	vmov.f32	s15, s0
 800fce2:	d310      	bcc.n	800fd06 <atanf+0x36>
 800fce4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800fce8:	d904      	bls.n	800fcf4 <atanf+0x24>
 800fcea:	ee70 7a00 	vadd.f32	s15, s0, s0
 800fcee:	eeb0 0a67 	vmov.f32	s0, s15
 800fcf2:	bd38      	pop	{r3, r4, r5, pc}
 800fcf4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800fe2c <atanf+0x15c>
 800fcf8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800fe30 <atanf+0x160>
 800fcfc:	2d00      	cmp	r5, #0
 800fcfe:	bfc8      	it	gt
 800fd00:	eef0 7a47 	vmovgt.f32	s15, s14
 800fd04:	e7f3      	b.n	800fcee <atanf+0x1e>
 800fd06:	4b4b      	ldr	r3, [pc, #300]	@ (800fe34 <atanf+0x164>)
 800fd08:	429c      	cmp	r4, r3
 800fd0a:	d810      	bhi.n	800fd2e <atanf+0x5e>
 800fd0c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800fd10:	d20a      	bcs.n	800fd28 <atanf+0x58>
 800fd12:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800fe38 <atanf+0x168>
 800fd16:	ee30 7a07 	vadd.f32	s14, s0, s14
 800fd1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd1e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800fd22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd26:	dce2      	bgt.n	800fcee <atanf+0x1e>
 800fd28:	f04f 33ff 	mov.w	r3, #4294967295
 800fd2c:	e013      	b.n	800fd56 <atanf+0x86>
 800fd2e:	f000 f8a3 	bl	800fe78 <fabsf>
 800fd32:	4b42      	ldr	r3, [pc, #264]	@ (800fe3c <atanf+0x16c>)
 800fd34:	429c      	cmp	r4, r3
 800fd36:	d84f      	bhi.n	800fdd8 <atanf+0x108>
 800fd38:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800fd3c:	429c      	cmp	r4, r3
 800fd3e:	d841      	bhi.n	800fdc4 <atanf+0xf4>
 800fd40:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800fd44:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800fd48:	eea0 7a27 	vfma.f32	s14, s0, s15
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fd52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fd56:	1c5a      	adds	r2, r3, #1
 800fd58:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800fd5c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800fe40 <atanf+0x170>
 800fd60:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800fe44 <atanf+0x174>
 800fd64:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800fe48 <atanf+0x178>
 800fd68:	ee66 6a06 	vmul.f32	s13, s12, s12
 800fd6c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800fd70:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800fe4c <atanf+0x17c>
 800fd74:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fd78:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800fe50 <atanf+0x180>
 800fd7c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800fd80:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800fe54 <atanf+0x184>
 800fd84:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fd88:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800fe58 <atanf+0x188>
 800fd8c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800fd90:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800fe5c <atanf+0x18c>
 800fd94:	eea6 5a87 	vfma.f32	s10, s13, s14
 800fd98:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800fe60 <atanf+0x190>
 800fd9c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800fda0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800fe64 <atanf+0x194>
 800fda4:	eea7 5a26 	vfma.f32	s10, s14, s13
 800fda8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800fe68 <atanf+0x198>
 800fdac:	eea5 7a26 	vfma.f32	s14, s10, s13
 800fdb0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800fdb4:	eea5 7a86 	vfma.f32	s14, s11, s12
 800fdb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fdbc:	d121      	bne.n	800fe02 <atanf+0x132>
 800fdbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fdc2:	e794      	b.n	800fcee <atanf+0x1e>
 800fdc4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fdc8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fdcc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fdd0:	2301      	movs	r3, #1
 800fdd2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fdd6:	e7be      	b.n	800fd56 <atanf+0x86>
 800fdd8:	4b24      	ldr	r3, [pc, #144]	@ (800fe6c <atanf+0x19c>)
 800fdda:	429c      	cmp	r4, r3
 800fddc:	d80b      	bhi.n	800fdf6 <atanf+0x126>
 800fdde:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800fde2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fde6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800fdea:	2302      	movs	r3, #2
 800fdec:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fdf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fdf4:	e7af      	b.n	800fd56 <atanf+0x86>
 800fdf6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800fdfa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fdfe:	2303      	movs	r3, #3
 800fe00:	e7a9      	b.n	800fd56 <atanf+0x86>
 800fe02:	4a1b      	ldr	r2, [pc, #108]	@ (800fe70 <atanf+0x1a0>)
 800fe04:	491b      	ldr	r1, [pc, #108]	@ (800fe74 <atanf+0x1a4>)
 800fe06:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fe0a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800fe0e:	edd3 6a00 	vldr	s13, [r3]
 800fe12:	ee37 7a66 	vsub.f32	s14, s14, s13
 800fe16:	2d00      	cmp	r5, #0
 800fe18:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fe1c:	edd2 7a00 	vldr	s15, [r2]
 800fe20:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe24:	bfb8      	it	lt
 800fe26:	eef1 7a67 	vneglt.f32	s15, s15
 800fe2a:	e760      	b.n	800fcee <atanf+0x1e>
 800fe2c:	bfc90fdb 	.word	0xbfc90fdb
 800fe30:	3fc90fdb 	.word	0x3fc90fdb
 800fe34:	3edfffff 	.word	0x3edfffff
 800fe38:	7149f2ca 	.word	0x7149f2ca
 800fe3c:	3f97ffff 	.word	0x3f97ffff
 800fe40:	3c8569d7 	.word	0x3c8569d7
 800fe44:	3d4bda59 	.word	0x3d4bda59
 800fe48:	bd6ef16b 	.word	0xbd6ef16b
 800fe4c:	3d886b35 	.word	0x3d886b35
 800fe50:	3dba2e6e 	.word	0x3dba2e6e
 800fe54:	3e124925 	.word	0x3e124925
 800fe58:	3eaaaaab 	.word	0x3eaaaaab
 800fe5c:	bd15a221 	.word	0xbd15a221
 800fe60:	bd9d8795 	.word	0xbd9d8795
 800fe64:	bde38e38 	.word	0xbde38e38
 800fe68:	be4ccccd 	.word	0xbe4ccccd
 800fe6c:	401bffff 	.word	0x401bffff
 800fe70:	08010490 	.word	0x08010490
 800fe74:	08010480 	.word	0x08010480

0800fe78 <fabsf>:
 800fe78:	ee10 3a10 	vmov	r3, s0
 800fe7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe80:	ee00 3a10 	vmov	s0, r3
 800fe84:	4770      	bx	lr
	...

0800fe88 <scalbn>:
 800fe88:	b570      	push	{r4, r5, r6, lr}
 800fe8a:	ec55 4b10 	vmov	r4, r5, d0
 800fe8e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800fe92:	4606      	mov	r6, r0
 800fe94:	462b      	mov	r3, r5
 800fe96:	b991      	cbnz	r1, 800febe <scalbn+0x36>
 800fe98:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800fe9c:	4323      	orrs	r3, r4
 800fe9e:	d03d      	beq.n	800ff1c <scalbn+0x94>
 800fea0:	4b35      	ldr	r3, [pc, #212]	@ (800ff78 <scalbn+0xf0>)
 800fea2:	4620      	mov	r0, r4
 800fea4:	4629      	mov	r1, r5
 800fea6:	2200      	movs	r2, #0
 800fea8:	f7f0 fbbe 	bl	8000628 <__aeabi_dmul>
 800feac:	4b33      	ldr	r3, [pc, #204]	@ (800ff7c <scalbn+0xf4>)
 800feae:	429e      	cmp	r6, r3
 800feb0:	4604      	mov	r4, r0
 800feb2:	460d      	mov	r5, r1
 800feb4:	da0f      	bge.n	800fed6 <scalbn+0x4e>
 800feb6:	a328      	add	r3, pc, #160	@ (adr r3, 800ff58 <scalbn+0xd0>)
 800feb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febc:	e01e      	b.n	800fefc <scalbn+0x74>
 800febe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800fec2:	4291      	cmp	r1, r2
 800fec4:	d10b      	bne.n	800fede <scalbn+0x56>
 800fec6:	4622      	mov	r2, r4
 800fec8:	4620      	mov	r0, r4
 800feca:	4629      	mov	r1, r5
 800fecc:	f7f0 f9f6 	bl	80002bc <__adddf3>
 800fed0:	4604      	mov	r4, r0
 800fed2:	460d      	mov	r5, r1
 800fed4:	e022      	b.n	800ff1c <scalbn+0x94>
 800fed6:	460b      	mov	r3, r1
 800fed8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800fedc:	3936      	subs	r1, #54	@ 0x36
 800fede:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800fee2:	4296      	cmp	r6, r2
 800fee4:	dd0d      	ble.n	800ff02 <scalbn+0x7a>
 800fee6:	2d00      	cmp	r5, #0
 800fee8:	a11d      	add	r1, pc, #116	@ (adr r1, 800ff60 <scalbn+0xd8>)
 800feea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feee:	da02      	bge.n	800fef6 <scalbn+0x6e>
 800fef0:	a11d      	add	r1, pc, #116	@ (adr r1, 800ff68 <scalbn+0xe0>)
 800fef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fef6:	a31a      	add	r3, pc, #104	@ (adr r3, 800ff60 <scalbn+0xd8>)
 800fef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fefc:	f7f0 fb94 	bl	8000628 <__aeabi_dmul>
 800ff00:	e7e6      	b.n	800fed0 <scalbn+0x48>
 800ff02:	1872      	adds	r2, r6, r1
 800ff04:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ff08:	428a      	cmp	r2, r1
 800ff0a:	dcec      	bgt.n	800fee6 <scalbn+0x5e>
 800ff0c:	2a00      	cmp	r2, #0
 800ff0e:	dd08      	ble.n	800ff22 <scalbn+0x9a>
 800ff10:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ff14:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ff18:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff1c:	ec45 4b10 	vmov	d0, r4, r5
 800ff20:	bd70      	pop	{r4, r5, r6, pc}
 800ff22:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ff26:	da08      	bge.n	800ff3a <scalbn+0xb2>
 800ff28:	2d00      	cmp	r5, #0
 800ff2a:	a10b      	add	r1, pc, #44	@ (adr r1, 800ff58 <scalbn+0xd0>)
 800ff2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff30:	dac1      	bge.n	800feb6 <scalbn+0x2e>
 800ff32:	a10f      	add	r1, pc, #60	@ (adr r1, 800ff70 <scalbn+0xe8>)
 800ff34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff38:	e7bd      	b.n	800feb6 <scalbn+0x2e>
 800ff3a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ff3e:	3236      	adds	r2, #54	@ 0x36
 800ff40:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ff44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff48:	4620      	mov	r0, r4
 800ff4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ff80 <scalbn+0xf8>)
 800ff4c:	4629      	mov	r1, r5
 800ff4e:	2200      	movs	r2, #0
 800ff50:	e7d4      	b.n	800fefc <scalbn+0x74>
 800ff52:	bf00      	nop
 800ff54:	f3af 8000 	nop.w
 800ff58:	c2f8f359 	.word	0xc2f8f359
 800ff5c:	01a56e1f 	.word	0x01a56e1f
 800ff60:	8800759c 	.word	0x8800759c
 800ff64:	7e37e43c 	.word	0x7e37e43c
 800ff68:	8800759c 	.word	0x8800759c
 800ff6c:	fe37e43c 	.word	0xfe37e43c
 800ff70:	c2f8f359 	.word	0xc2f8f359
 800ff74:	81a56e1f 	.word	0x81a56e1f
 800ff78:	43500000 	.word	0x43500000
 800ff7c:	ffff3cb0 	.word	0xffff3cb0
 800ff80:	3c900000 	.word	0x3c900000

0800ff84 <with_errno>:
 800ff84:	b510      	push	{r4, lr}
 800ff86:	ed2d 8b02 	vpush	{d8}
 800ff8a:	eeb0 8a40 	vmov.f32	s16, s0
 800ff8e:	eef0 8a60 	vmov.f32	s17, s1
 800ff92:	4604      	mov	r4, r0
 800ff94:	f7fd f976 	bl	800d284 <__errno>
 800ff98:	eeb0 0a48 	vmov.f32	s0, s16
 800ff9c:	eef0 0a68 	vmov.f32	s1, s17
 800ffa0:	ecbd 8b02 	vpop	{d8}
 800ffa4:	6004      	str	r4, [r0, #0]
 800ffa6:	bd10      	pop	{r4, pc}

0800ffa8 <xflow>:
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	b507      	push	{r0, r1, r2, lr}
 800ffac:	ec51 0b10 	vmov	r0, r1, d0
 800ffb0:	b183      	cbz	r3, 800ffd4 <xflow+0x2c>
 800ffb2:	4602      	mov	r2, r0
 800ffb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ffb8:	e9cd 2300 	strd	r2, r3, [sp]
 800ffbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffc0:	f7f0 fb32 	bl	8000628 <__aeabi_dmul>
 800ffc4:	ec41 0b10 	vmov	d0, r0, r1
 800ffc8:	2022      	movs	r0, #34	@ 0x22
 800ffca:	b003      	add	sp, #12
 800ffcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffd0:	f7ff bfd8 	b.w	800ff84 <with_errno>
 800ffd4:	4602      	mov	r2, r0
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	e7ee      	b.n	800ffb8 <xflow+0x10>
 800ffda:	0000      	movs	r0, r0
 800ffdc:	0000      	movs	r0, r0
	...

0800ffe0 <__math_uflow>:
 800ffe0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ffe8 <__math_uflow+0x8>
 800ffe4:	f7ff bfe0 	b.w	800ffa8 <xflow>
 800ffe8:	00000000 	.word	0x00000000
 800ffec:	10000000 	.word	0x10000000

0800fff0 <__math_oflow>:
 800fff0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fff8 <__math_oflow+0x8>
 800fff4:	f7ff bfd8 	b.w	800ffa8 <xflow>
 800fff8:	00000000 	.word	0x00000000
 800fffc:	70000000 	.word	0x70000000

08010000 <_init>:
 8010000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010002:	bf00      	nop
 8010004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010006:	bc08      	pop	{r3}
 8010008:	469e      	mov	lr, r3
 801000a:	4770      	bx	lr

0801000c <_fini>:
 801000c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801000e:	bf00      	nop
 8010010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010012:	bc08      	pop	{r3}
 8010014:	469e      	mov	lr, r3
 8010016:	4770      	bx	lr
