digraph "lib/Target/AMDGPU/AMDGPURegisterInfo.h"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape="box"];
  Node1 [label="lib/Target/AMDGPU/AMDGPURegister\lInfo.h",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="TargetRegisterInfo interface that is implemented by all hw codegen targets."];
  Node1 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="lib/Target/AMDGPU/AMDGPUISel\lDAGToDAG.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUISelDAGToDAG_8cpp.html",tooltip="Defines an instruction selector for the AMDGPU target."];
  Node1 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="lib/Target/AMDGPU/AMDGPUISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUISelLowering_8cpp.html",tooltip="This is the parent TargetLowering class for hardware code gen targets."];
  Node1 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="lib/Target/AMDGPU/AMDGPUInstr\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUInstrInfo_8cpp.html",tooltip="Implementation of the TargetInstrInfo class that is common to all AMD GPUs."];
  Node1 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="lib/Target/AMDGPU/AMDGPUInstruction\lSelector.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUInstructionSelector_8cpp.html",tooltip="This file implements the targeting of the InstructionSelector class for AMDGPU."];
  Node1 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node6 [label="lib/Target/AMDGPU/AMDGPURegister\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPURegisterInfo_8cpp.html",tooltip="Parent TargetRegisterInfo class common to all hw codegen targets."];
  Node1 -> Node7 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node7 [label="lib/Target/AMDGPU/Disassembler\l/AMDGPUDisassembler.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUDisassembler_8cpp.html",tooltip="This file contains definition for AMDGPU ISA disassembler."];
  Node1 -> Node8 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node8 [label="lib/Target/AMDGPU/MCTarget\lDesc/SIMCCodeEmitter.cpp",height=0.2,width=0.4,color="black",URL="$SIMCCodeEmitter_8cpp.html",tooltip="The SI code emitter produces machine code that can be executed directly on the GPU device."];
  Node1 -> Node9 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 [label="lib/Target/AMDGPU/SIRegister\lInfo.h",height=0.2,width=0.4,color="black",URL="$SIRegisterInfo_8h.html",tooltip="Interface definition for SIRegisterInfo."];
  Node9 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="lib/Target/AMDGPU/AMDGPUArgument\lUsageInfo.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUArgumentUsageInfo_8cpp.html",tooltip=" "];
  Node9 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 [label="lib/Target/AMDGPU/AMDGPUAsm\lPrinter.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAsmPrinter_8cpp.html",tooltip="The AMDGPUAsmPrinter is used to print both assembly string and also binary code."];
  Node9 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node12 [label="lib/Target/AMDGPU/AMDGPUCall\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUCallLowering_8cpp.html",tooltip="This file implements the lowering of LLVM calls to machine code calls for GlobalISel."];
  Node9 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node13 [label="lib/Target/AMDGPU/AMDGPURegister\lBankInfo.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPURegisterBankInfo_8cpp.html",tooltip="This file implements the targeting of the RegisterBankInfo class for AMDGPU."];
  Node9 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node14 [label="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp",height=0.2,width=0.4,color="black",URL="$GCNHazardRecognizer_8cpp.html",tooltip=" "];
  Node9 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node15 [label="lib/Target/AMDGPU/GCNReg\lPressure.cpp",height=0.2,width=0.4,color="black",URL="$GCNRegPressure_8cpp.html",tooltip=" "];
  Node9 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node16 [label="lib/Target/AMDGPU/GCNSched\lStrategy.cpp",height=0.2,width=0.4,color="black",URL="$GCNSchedStrategy_8cpp.html",tooltip="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware."];
  Node9 -> Node17 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node17 [label="lib/Target/AMDGPU/SIFixSGPRCopies.cpp",height=0.2,width=0.4,color="black",URL="$SIFixSGPRCopies_8cpp.html",tooltip="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..."];
  Node9 -> Node18 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node18 [label="lib/Target/AMDGPU/SIForm\lMemoryClauses.cpp",height=0.2,width=0.4,color="black",URL="$SIFormMemoryClauses_8cpp.html",tooltip="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled."];
  Node9 -> Node19 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node19 [label="lib/Target/AMDGPU/SIFrame\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$SIFrameLowering_8cpp.html",tooltip=" "];
  Node9 -> Node20 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node20 [label="lib/Target/AMDGPU/SIISel\lLowering.cpp",height=0.2,width=0.4,color="black",URL="$SIISelLowering_8cpp.html",tooltip="Custom DAG lowering for SI."];
  Node9 -> Node21 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node21 [label="lib/Target/AMDGPU/SIInsert\lWaitcnts.cpp",height=0.2,width=0.4,color="black",URL="$SIInsertWaitcnts_8cpp.html",tooltip="Insert wait instructions for memory reads and writes."];
  Node9 -> Node22 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node22 [label="lib/Target/AMDGPU/SIInstr\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$SIInstrInfo_8cpp.html",tooltip="SI Implementation of TargetInstrInfo."];
  Node9 -> Node23 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 [label="lib/Target/AMDGPU/SIInstr\lInfo.h",height=0.2,width=0.4,color="red",URL="$SIInstrInfo_8h.html",tooltip="Interface definition for SIInstrInfo."];
  Node23 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node24 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node24 [label="lib/Target/AMDGPU/AMDGPUMCInst\lLower.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMCInstLower_8cpp.html",tooltip="Code to lower AMDGPU MachineInstrs to their corresponding MCInst."];
  Node23 -> Node25 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node25 [label="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMachineCFGStructurizer_8cpp.html",tooltip=" "];
  Node23 -> Node26 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node26 [label="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUMacroFusion_8cpp.html",tooltip=" "];
  Node23 -> Node27 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 [label="lib/Target/AMDGPU/AMDGPUSubtarget.h",height=0.2,width=0.4,color="red",URL="$AMDGPUSubtarget_8h.html",tooltip="AMDGPU specific subclass of TargetSubtarget."];
  Node27 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node24 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node25 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node26 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node50 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node50 [label="lib/Target/AMDGPU/GCNDPPCombine.cpp",height=0.2,width=0.4,color="black",URL="$GCNDPPCombine_8cpp.html",tooltip=" "];
  Node27 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node52 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node52 [label="lib/Target/AMDGPU/GCNNSAReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNNSAReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ from non-sequential to sequential in NSA image instructions."];
  Node27 -> Node53 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node53 [label="lib/Target/AMDGPU/GCNReg\lBankReassign.cpp",height=0.2,width=0.4,color="black",URL="$GCNRegBankReassign_8cpp.html",tooltip="Try to reassign registers on GFX10+ to reduce register bank conflicts."];
  Node27 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node68 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node68 [label="lib/Target/AMDGPU/SIAddIMGInit.cpp",height=0.2,width=0.4,color="black",URL="$SIAddIMGInit_8cpp.html",tooltip="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..."];
  Node27 -> Node17 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node70 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node70 [label="lib/Target/AMDGPU/SIFixVGPRCopies.cpp",height=0.2,width=0.4,color="black",URL="$SIFixVGPRCopies_8cpp.html",tooltip="Add implicit use of exec to vector register copies."];
  Node27 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node72 [label="lib/Target/AMDGPU/SIFold\lOperands.cpp",height=0.2,width=0.4,color="black",URL="$SIFoldOperands_8cpp.html",tooltip=" "];
  Node27 -> Node18 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node19 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node20 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node73 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node73 [label="lib/Target/AMDGPU/SIInsert\lSkips.cpp",height=0.2,width=0.4,color="black",URL="$SIInsertSkips_8cpp.html",tooltip="This pass inserts branches on the 0 exec mask over divergent branches branches when it's expected tha..."];
  Node27 -> Node21 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node22 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node27 -> Node74 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node74 [label="lib/Target/AMDGPU/SILoad\lStoreOptimizer.cpp",height=0.2,width=0.4,color="black",URL="$SILoadStoreOptimizer_8cpp.html",tooltip=" "];
  Node27 -> Node75 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node75 [label="lib/Target/AMDGPU/SILower\lControlFlow.cpp",height=0.2,width=0.4,color="black",URL="$SILowerControlFlow_8cpp.html",tooltip="This pass lowers the pseudo control flow instructions to real machine instructions."];
  Node27 -> Node76 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node76 [label="lib/Target/AMDGPU/SILower\lI1Copies.cpp",height=0.2,width=0.4,color="black",URL="$SILowerI1Copies_8cpp.html",tooltip=" "];
  Node27 -> Node77 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node77 [label="lib/Target/AMDGPU/SILower\lSGPRSpills.cpp",height=0.2,width=0.4,color="black",URL="$SILowerSGPRSpills_8cpp.html",tooltip=" "];
  Node27 -> Node78 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node78 [label="lib/Target/AMDGPU/SIMachine\lFunctionInfo.cpp",height=0.2,width=0.4,color="black",URL="$SIMachineFunctionInfo_8cpp.html",tooltip=" "];
  Node27 -> Node79 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node79 [label="lib/Target/AMDGPU/SIMemory\lLegalizer.cpp",height=0.2,width=0.4,color="black",URL="$SIMemoryLegalizer_8cpp.html",tooltip="Memory legalizer - implements memory model."];
  Node27 -> Node80 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node80 [label="lib/Target/AMDGPU/SIMode\lRegister.cpp",height=0.2,width=0.4,color="black",URL="$SIModeRegister_8cpp.html",tooltip="This pass inserts changes to the Mode register settings as required."];
  Node27 -> Node81 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node81 [label="lib/Target/AMDGPU/SIOptimize\lExecMasking.cpp",height=0.2,width=0.4,color="black",URL="$SIOptimizeExecMasking_8cpp.html",tooltip=" "];
  Node27 -> Node83 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node83 [label="lib/Target/AMDGPU/SIPeephole\lSDWA.cpp",height=0.2,width=0.4,color="black",URL="$SIPeepholeSDWA_8cpp.html",tooltip=" "];
  Node27 -> Node84 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node84 [label="lib/Target/AMDGPU/SIPreAllocate\lWWMRegs.cpp",height=0.2,width=0.4,color="black",URL="$SIPreAllocateWWMRegs_8cpp.html",tooltip="Pass to pre-allocated WWM registers."];
  Node27 -> Node85 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node85 [label="lib/Target/AMDGPU/SIRegister\lInfo.cpp",height=0.2,width=0.4,color="black",URL="$SIRegisterInfo_8cpp.html",tooltip="SI implementation of the TargetRegisterInfo class."];
  Node23 -> Node88 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node88 [label="lib/Target/AMDGPU/AsmParser\l/AMDGPUAsmParser.cpp",height=0.2,width=0.4,color="black",URL="$AMDGPUAsmParser_8cpp.html",tooltip=" "];
  Node23 -> Node50 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node52 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node53 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node68 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node17 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node70 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node18 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node19 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node20 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node89 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node89 [label="lib/Target/AMDGPU/SIISel\lLowering.h",height=0.2,width=0.4,color="black",URL="$SIISelLowering_8h.html",tooltip="SI DAG Lowering interface definition."];
  Node89 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node89 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node89 -> Node27 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node89 -> Node20 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node73 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node21 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node22 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node74 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node75 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node76 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node77 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node90 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 [label="lib/Target/AMDGPU/SIMachine\lFunctionInfo.h",height=0.2,width=0.4,color="red",URL="$SIMachineFunctionInfo_8h.html",tooltip=" "];
  Node90 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node5 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node6 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node52 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node53 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node18 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node19 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node20 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node73 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node21 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node22 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node77 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node78 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node80 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node84 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node90 -> Node85 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node91 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node91 [label="lib/Target/AMDGPU/SIMachine\lScheduler.cpp",height=0.2,width=0.4,color="black",URL="$SIMachineScheduler_8cpp.html",tooltip="SI Machine Scheduler interface."];
  Node23 -> Node92 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node92 [label="lib/Target/AMDGPU/SIMachine\lScheduler.h",height=0.2,width=0.4,color="red",URL="$SIMachineScheduler_8h.html",tooltip="SI Machine Scheduler interface."];
  Node92 -> Node91 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node79 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node80 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node81 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node83 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node84 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node23 -> Node85 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node74 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node78 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node90 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node91 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node83 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node84 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node9 -> Node85 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
}
