// Seed: 1662722333
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    output tri1 id_11,
    output tri1 id_12
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_25 = 32'd29
) (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    output supply0 id_9,
    inout wand id_10,
    output tri0 id_11,
    input supply0 id_12,
    output wand id_13,
    input wor id_14,
    output wire id_15,
    input wand id_16,
    output supply0 id_17,
    input wor id_18#(
        .id_32(1),
        .id_33(-1),
        .id_34(1)
    ),
    input tri id_19,
    input wand id_20,
    output supply1 id_21,
    input tri id_22,
    output wire id_23,
    input tri1 id_24,
    output uwire _id_25,
    output supply1 id_26,
    input tri1 id_27,
    input wand id_28
    , id_35,
    input supply0 id_29
    , id_36,
    input supply0 id_30
);
  logic [id_25 : 1 'b0] id_37;
  wire [-1 : 1] id_38;
  module_0 modCall_1 (
      id_26,
      id_5,
      id_24,
      id_21,
      id_14,
      id_4,
      id_10,
      id_1,
      id_3,
      id_27,
      id_7,
      id_23,
      id_23
  );
  assign modCall_1.id_6 = 0;
endmodule
