============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sat Mar  4 18:44:46 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Core/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../Core/pll.v(84)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk_uart', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(60)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(76)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 0110110000101010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=116) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=116) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=116)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=116)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1999/30 useful/useless nets, 1081/2 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1700/2 useful/useless nets, 1489/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1684/16 useful/useless nets, 1477/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 404 better
SYN-1014 : Optimize round 2
SYN-1032 : 1349/75 useful/useless nets, 1142/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1385/229 useful/useless nets, 1209/40 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 302 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 35 instances.
SYN-2501 : Optimize round 1, 71 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 1822/26 useful/useless nets, 1646/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7104, tnet num: 1822, tinst num: 1645, tnode num: 8999, tedge num: 10764.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (3.53), #lev = 6 (1.79)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 219 (3.53), #lev = 6 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 516 instances into 219 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 365 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.553759s wall, 1.171875s user + 0.140625s system = 1.312500s CPU (84.5%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 160 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net type/clk driven by BUFG (57 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (252 clock/control pins, 0 other pins).
SYN-4019 : Net clk_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net type/clk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1097 instances
RUN-0007 : 390 luts, 508 seqs, 86 mslices, 55 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1294 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 697 nets have 2 pins
RUN-1001 : 480 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     213     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     287     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1095 instances, 390 luts, 508 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5914, tnet num: 1292, tinst num: 1095, tnode num: 7976, tedge num: 9927.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.221351s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 307078
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1095.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 209964, overlap = 72
PHY-3002 : Step(2): len = 141919, overlap = 72
PHY-3002 : Step(3): len = 99709.8, overlap = 72
PHY-3002 : Step(4): len = 72090.3, overlap = 72
PHY-3002 : Step(5): len = 56132.5, overlap = 72
PHY-3002 : Step(6): len = 45285, overlap = 72
PHY-3002 : Step(7): len = 39349.4, overlap = 72
PHY-3002 : Step(8): len = 35096, overlap = 72
PHY-3002 : Step(9): len = 30916.7, overlap = 72
PHY-3002 : Step(10): len = 30297.1, overlap = 72
PHY-3002 : Step(11): len = 30602.1, overlap = 72
PHY-3002 : Step(12): len = 27170.8, overlap = 72
PHY-3002 : Step(13): len = 24045.9, overlap = 72
PHY-3002 : Step(14): len = 23957.2, overlap = 72
PHY-3002 : Step(15): len = 22733.1, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.20765e-07
PHY-3002 : Step(16): len = 22601, overlap = 63
PHY-3002 : Step(17): len = 22767, overlap = 63
PHY-3002 : Step(18): len = 21942.5, overlap = 67.5
PHY-3002 : Step(19): len = 21911.2, overlap = 67.5
PHY-3002 : Step(20): len = 21099.2, overlap = 60.75
PHY-3002 : Step(21): len = 21043.8, overlap = 60.75
PHY-3002 : Step(22): len = 20746.7, overlap = 60.9688
PHY-3002 : Step(23): len = 20910.9, overlap = 58.6875
PHY-3002 : Step(24): len = 20529.3, overlap = 60.9062
PHY-3002 : Step(25): len = 20522.8, overlap = 61.0938
PHY-3002 : Step(26): len = 20452.3, overlap = 63.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24153e-06
PHY-3002 : Step(27): len = 20318.7, overlap = 63.75
PHY-3002 : Step(28): len = 20349.2, overlap = 63.75
PHY-3002 : Step(29): len = 20452.3, overlap = 72.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.48306e-06
PHY-3002 : Step(30): len = 20469.5, overlap = 72.5312
PHY-3002 : Step(31): len = 20469.5, overlap = 72.5312
PHY-3002 : Step(32): len = 20576.3, overlap = 72.6562
PHY-3002 : Step(33): len = 20576.3, overlap = 72.6562
PHY-3002 : Step(34): len = 20795, overlap = 72.5312
PHY-3002 : Step(35): len = 20842.3, overlap = 72.7812
PHY-3002 : Step(36): len = 21047.1, overlap = 72.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.96612e-06
PHY-3002 : Step(37): len = 21304.5, overlap = 73.1562
PHY-3002 : Step(38): len = 21323.9, overlap = 73.0625
PHY-3002 : Step(39): len = 21614.5, overlap = 68.5625
PHY-3002 : Step(40): len = 21762.3, overlap = 64.0625
PHY-3002 : Step(41): len = 22070.1, overlap = 61.8125
PHY-3002 : Step(42): len = 22095.7, overlap = 61.8125
PHY-3002 : Step(43): len = 22085.3, overlap = 62
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.93224e-06
PHY-3002 : Step(44): len = 22101.9, overlap = 62
PHY-3002 : Step(45): len = 22104.5, overlap = 62
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.98645e-05
PHY-3002 : Step(46): len = 22230.5, overlap = 55.25
PHY-3002 : Step(47): len = 22250.2, overlap = 55.25
PHY-3002 : Step(48): len = 22413.2, overlap = 55.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.21407e-05
PHY-3002 : Step(49): len = 22399.3, overlap = 55.25
PHY-3002 : Step(50): len = 22425, overlap = 55.25
PHY-3002 : Step(51): len = 22435.1, overlap = 55.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.20037e-05
PHY-3002 : Step(52): len = 22507.1, overlap = 55.1562
PHY-3002 : Step(53): len = 22569.1, overlap = 55.1562
PHY-3002 : Step(54): len = 22603, overlap = 55.1562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008806s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39322e-05
PHY-3002 : Step(55): len = 27273.4, overlap = 14.4688
PHY-3002 : Step(56): len = 27273.4, overlap = 14.4688
PHY-3002 : Step(57): len = 26683.7, overlap = 15.125
PHY-3002 : Step(58): len = 26683.7, overlap = 15.125
PHY-3002 : Step(59): len = 26761.1, overlap = 14.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.78645e-05
PHY-3002 : Step(60): len = 26488.3, overlap = 14.25
PHY-3002 : Step(61): len = 26593.9, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.57289e-05
PHY-3002 : Step(62): len = 26567.4, overlap = 14.0938
PHY-3002 : Step(63): len = 26766.6, overlap = 13.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21141e-05
PHY-3002 : Step(64): len = 26743.2, overlap = 42.2188
PHY-3002 : Step(65): len = 26904.7, overlap = 42.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42282e-05
PHY-3002 : Step(66): len = 27609.8, overlap = 38.3438
PHY-3002 : Step(67): len = 28036.6, overlap = 37.5938
PHY-3002 : Step(68): len = 28448.3, overlap = 32.2812
PHY-3002 : Step(69): len = 28360.8, overlap = 31.3125
PHY-3002 : Step(70): len = 27444.3, overlap = 29.375
PHY-3002 : Step(71): len = 27386.3, overlap = 29.2812
PHY-3002 : Step(72): len = 27355.3, overlap = 28.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.84564e-05
PHY-3002 : Step(73): len = 27616.5, overlap = 28.0625
PHY-3002 : Step(74): len = 27616.5, overlap = 28.0625
PHY-3002 : Step(75): len = 27256.8, overlap = 27.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.69129e-05
PHY-3002 : Step(76): len = 27638.1, overlap = 24.9062
PHY-3002 : Step(77): len = 27687.9, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000193826
PHY-3002 : Step(78): len = 27876.5, overlap = 23.0938
PHY-3002 : Step(79): len = 27956, overlap = 20.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5914, tnet num: 1292, tinst num: 1095, tnode num: 7976, tedge num: 9927.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 55.47 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41680, over cnt = 164(0%), over = 503, worst = 14
PHY-1001 : End global iterations;  0.124723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.14, top5 = 17.53, top10 = 11.73, top15 = 8.38.
PHY-1001 : End incremental global routing;  0.215926s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (14.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045431s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.288602s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.9%)

OPT-1001 : Current memory(MB): used = 201, reserve = 168, peak = 201.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 784/1294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41680, over cnt = 164(0%), over = 503, worst = 14
PHY-1002 : len = 44816, over cnt = 98(0%), over = 196, worst = 14
PHY-1002 : len = 46560, over cnt = 17(0%), over = 21, worst = 3
PHY-1002 : len = 46816, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 46912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159895s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.3%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 18.04, top10 = 12.55, top15 = 9.11.
OPT-1001 : End congestion update;  0.236611s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036292s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.273060s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 203, reserve = 169, peak = 203.
OPT-1001 : End physical optimization;  0.786294s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (59.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 390 LUT to BLE ...
SYN-4008 : Packed 390 LUT and 160 SEQ to BLE.
SYN-4003 : Packing 348 remaining SEQ's ...
SYN-4005 : Packed 194 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 154 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 544/843 primitive instances ...
PHY-3001 : End packing;  0.051075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 498 instances
RUN-1001 : 220 mslices, 220 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 531 nets have 2 pins
RUN-1001 : 480 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 496 instances, 440 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 28846.6, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5072, tnet num: 1133, tinst num: 496, tnode num: 6571, tedge num: 8780.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.257954s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (72.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67796e-05
PHY-3002 : Step(80): len = 28236.6, overlap = 38.75
PHY-3002 : Step(81): len = 28356, overlap = 39.5
PHY-3002 : Step(82): len = 28423.5, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35591e-05
PHY-3002 : Step(83): len = 28342.9, overlap = 35.5
PHY-3002 : Step(84): len = 28601.1, overlap = 36.5
PHY-3002 : Step(85): len = 28730.2, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.71183e-05
PHY-3002 : Step(86): len = 29323.6, overlap = 33.75
PHY-3002 : Step(87): len = 29471.9, overlap = 34.5
PHY-3002 : Step(88): len = 29709.4, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.188867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 42249.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00120864
PHY-3002 : Step(89): len = 38257.2, overlap = 4.75
PHY-3002 : Step(90): len = 36188.1, overlap = 10
PHY-3002 : Step(91): len = 34218.1, overlap = 13
PHY-3002 : Step(92): len = 33671.6, overlap = 14.25
PHY-3002 : Step(93): len = 33079, overlap = 14
PHY-3002 : Step(94): len = 32805.2, overlap = 14.5
PHY-3002 : Step(95): len = 32410.5, overlap = 13.75
PHY-3002 : Step(96): len = 32314.9, overlap = 15.25
PHY-3002 : Step(97): len = 32099.5, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00241729
PHY-3002 : Step(98): len = 32061.1, overlap = 14.75
PHY-3002 : Step(99): len = 32024.8, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00483458
PHY-3002 : Step(100): len = 32014.3, overlap = 15.25
PHY-3002 : Step(101): len = 32014.3, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36709.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005506s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 36853.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5072, tnet num: 1133, tinst num: 496, tnode num: 6571, tedge num: 8780.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/1135.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52328, over cnt = 163(0%), over = 251, worst = 6
PHY-1002 : len = 53744, over cnt = 70(0%), over = 96, worst = 4
PHY-1002 : len = 54648, over cnt = 17(0%), over = 20, worst = 3
PHY-1002 : len = 54848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 54888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271238s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (23.0%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 20.05, top10 = 14.63, top15 = 10.93.
PHY-1001 : End incremental global routing;  0.349027s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042151s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.416880s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.0%)

OPT-1001 : Current memory(MB): used = 207, reserve = 173, peak = 207.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 946/1135.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010234s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.7%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 20.05, top10 = 14.63, top15 = 10.93.
OPT-1001 : End congestion update;  0.087240s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (89.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033237s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.120622s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (90.7%)

OPT-1001 : Current memory(MB): used = 207, reserve = 173, peak = 207.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 946/1135.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011147s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 20.05, top10 = 14.63, top15 = 10.93.
PHY-1001 : End incremental global routing;  0.084794s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039360s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (198.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 946/1135.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010598s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.4%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 20.05, top10 = 14.63, top15 = 10.93.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033279s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.060854s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (70.7%)

RUN-1003 : finish command "place" in  6.949175s wall, 1.921875s user + 0.140625s system = 2.062500s CPU (29.7%)

RUN-1004 : used memory is 191 MB, reserved memory is 157 MB, peak memory is 207 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 498 instances
RUN-1001 : 220 mslices, 220 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 531 nets have 2 pins
RUN-1001 : 480 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5072, tnet num: 1133, tinst num: 496, tnode num: 6571, tedge num: 8780.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 220 mslices, 220 lslices, 19 pads, 32 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51256, over cnt = 179(0%), over = 271, worst = 5
PHY-1002 : len = 52528, over cnt = 96(0%), over = 129, worst = 4
PHY-1002 : len = 53464, over cnt = 38(0%), over = 51, worst = 3
PHY-1002 : len = 54072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247947s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.3%)

PHY-1001 : Congestion index: top1 = 26.42, top5 = 19.89, top10 = 14.48, top15 = 10.76.
PHY-1001 : End global routing;  0.323021s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 194, peak = 243.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net type/clk will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 493, reserve = 464, peak = 493.
PHY-1001 : End build detailed router design. 4.354075s wall, 3.796875s user + 0.062500s system = 3.859375s CPU (88.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 28112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.178532s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (87.5%)

PHY-1001 : Current memory(MB): used = 525, reserve = 497, peak = 525.
PHY-1001 : End phase 1; 2.194253s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (87.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Patch 661 net; 3.403829s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (78.5%)

PHY-1022 : len = 124584, over cnt = 108(0%), over = 109, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End initial routed; 4.306723s wall, 3.390625s user + 0.000000s system = 3.390625s CPU (78.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/987(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.288256s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (86.7%)

PHY-1001 : Current memory(MB): used = 528, reserve = 500, peak = 528.
PHY-1001 : End phase 2; 4.595263s wall, 3.640625s user + 0.000000s system = 3.640625s CPU (79.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 124584, over cnt = 108(0%), over = 109, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.009874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 124616, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.212993s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 124776, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.095808s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 124936, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.051380s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 124952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.038424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/987(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.282636s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (82.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.147430s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (84.8%)

PHY-1001 : Current memory(MB): used = 542, reserve = 514, peak = 542.
PHY-1001 : End phase 3; 1.001566s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (68.6%)

PHY-1003 : Routed, final wirelength = 124952
PHY-1001 : Current memory(MB): used = 542, reserve = 514, peak = 542.
PHY-1001 : End export database. 0.016780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.1%)

PHY-1001 : End detail routing;  12.438546s wall, 10.312500s user + 0.093750s system = 10.406250s CPU (83.7%)

RUN-1003 : finish command "route" in  13.098073s wall, 10.718750s user + 0.093750s system = 10.812500s CPU (82.6%)

RUN-1004 : used memory is 489 MB, reserved memory is 461 MB, peak memory is 542 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      536   out of  19600    2.73%
#le                       836
  #lut only               300   out of    836   35.89%
  #reg only               154   out of    836   18.42%
  #lut&reg                382   out of    836   45.69%
#dsp                        0   out of     29    0.00%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 157
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             138
#3        pll_list/clk0_buf    GCLK               pll                pll_list/pll_inst.clkc0      37
#4        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |836    |541     |141     |536     |32      |0       |
|  adc                               |adc_ctrl       |26     |20      |6       |15      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |26      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |31      |0       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |45     |39      |6       |27      |0       |0       |
|  tx                                |uart_tx        |59     |40      |8       |37      |0       |0       |
|  type                              |type_choice    |103    |95      |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |551    |319     |97      |364     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |551    |319     |97      |364     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |238    |122     |0       |238     |0       |0       |
|        reg_inst                    |register       |236    |120     |0       |236     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |313    |197     |97      |126     |0       |0       |
|        bus_inst                    |bus_top        |112    |65      |40      |41      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |27     |17      |10      |8       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |27     |10      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |111    |82      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       512   
    #2          2       295   
    #3          3       168   
    #4          4        17   
    #5        5-10       69   
    #6        11-50      33   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.22            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 496
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1135, pip num: 11131
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1044 valid insts, and 30193 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000110110110000101010
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.518377s wall, 9.625000s user + 0.171875s system = 9.796875s CPU (389.0%)

RUN-1004 : used memory is 498 MB, reserved memory is 469 MB, peak memory is 682 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_184446.log"
