# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_6_calculator.srcs/sources_1/new/kcpsm6.vhd" \
"../../../../lab_6_calculator.srcs/sources_1/new/lab_6_short.vhd" \
"../../../../lab_6_calculator.srcs/sources_1/new/reg.vhd" \
"../../../../lab_6_calculator.srcs/sources_1/new/main.vhd" \
"../../../../lab_6_calculator.srcs/sim_1/new/calc_tb.vhd" \

# Do not sort compile order
nosort
