# Shift_register_verilog
 Design an edge triggered 8-bit shift register with a synchronous load, serial input.
