Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 11 22:09:49 2019
| Host         : Lenovo-Y50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file CombinationLockSystem_timing_summary_routed.rpt
| Design       : CombinationLockSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_State_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[16]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[17]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[18]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[19]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[20]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[21]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[22]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[23]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U4/divider_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.487        0.000                      0                  181        0.241        0.000                      0                  181        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.487        0.000                      0                  181        0.241        0.000                      0                  181        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 U2/white_led_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/white_led_time_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.984ns (39.488%)  route 3.040ns (60.512%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.712     5.315    U2/CLK_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  U2/white_led_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  U2/white_led_time_reg[7]/Q
                         net (fo=5, routed)           1.118     6.889    U2/white_led_time_reg[7]
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  U2/white_led_time1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    U2/white_led_time1_carry_i_8_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 r  U2/white_led_time1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.545    U2/white_led_time1_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U2/white_led_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.659    U2/white_led_time1_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U2/white_led_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.773    U2/white_led_time1_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.044 f  U2/white_led_time1_carry__2/CO[0]
                         net (fo=1, routed)           0.808     8.852    U2/white_led_time1_carry__2_n_3
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.373     9.225 r  U2/white_led_time[0]_i_1/O
                         net (fo=32, routed)          1.114    10.339    U2/white_led_time[0]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  U2/white_led_time_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.592    15.015    U2/CLK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U2/white_led_time_reg[0]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.429    14.826    U2/white_led_time_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U2/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/SEV_SEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.122%)  route 0.186ns (56.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.603     1.522    U2/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  U2/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U2/anode_reg[3]/Q
                         net (fo=3, routed)           0.186     1.849    U2/anode_reg_n_0_[3]
    SLICE_X0Y91          FDRE                                         r  U2/SEV_SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.876     2.041    U2/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  U2/SEV_SEG_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070     1.608    U2/SEV_SEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U2/RGBL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     U2/RGBL_reg[0]/C



