// Seed: 1777126787
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  assign id_5 = 1'd0;
  module_2(
      id_5, id_5
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  initial begin
    `define pp_3 0
    `pp_3 <= 1 !== id_0 !=? `pp_3 - 1;
    `pp_3 <= id_0 * id_0 - 1'b0;
    id_1 = 1;
  end
  module_0(
      id_0, id_0, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
