{
    "id": "wrong_mix_domainrange_subsidiary_00056_2",
    "rank": 16,
    "data": {
        "url": "https://www.uoguelph.ca/engineering/it/cadence",
        "read_more_link": "",
        "language": "en",
        "title": "Cadence University Program Member",
        "top_image": "",
        "meta_img": "",
        "images": [
            "https://www.uoguelph.ca/img/universityofguelph.png",
            "https://www.uoguelph.ca/engineering/sites/uoguelph.ca.engineering/files/public/chip_impl.jpg",
            "https://www.uoguelph.ca/engineering/sites/uoguelph.ca.engineering/files/public/cadence.png",
            "https://www.uoguelph.ca/engineering/sites/default/files/uploads/001-facebook.png",
            "https://www.uoguelph.ca/engineering/sites/default/files/uploads/003-instagram_0.png",
            "https://www.uoguelph.ca/engineering/sites/default/files/uploads/002-twitter.png",
            "https://www.uoguelph.ca/engineering/sites/default/files/uploads/005-youtube.png",
            "https://www.uoguelph.ca/engineering/sites/default/files/uploads/004-linkedin_0.png"
        ],
        "movies": [],
        "keywords": [],
        "meta_keywords": [
            ""
        ],
        "tags": null,
        "authors": [],
        "publish_date": null,
        "summary": "",
        "meta_description": "",
        "meta_lang": "en",
        "meta_favicon": "https://www.uoguelph.ca/engineering/profiles/ug/themes/ug/ug_cornerstone/favicon.ico",
        "meta_site_name": "",
        "canonical_link": "https://www.uoguelph.ca/engineering/it/cadence",
        "text": "Cadence Tools in the Curriculum\n\nCadence software is being used primarily in the following courses:\n\nENGG*4550 | VLSI Digital Design\n\nENGG*6520 | Advanced VLSI Digital Design\n\nENGG*4080 | Analog Integrated Circuits\n\nENGG*6510 | Advanced Analog Integrated Circuit Design\n\nENGG*6600*01 | Semiconductor Memories\n\nENGG*6600*02 | Embedded Cryptosystem\n\nCadence Tools in Our Research\n\nCadence software is being used in many research projects including:\n\nPower-Smart Systems-On-Chips. Project coordinator: Dr. Radu Muresan.\n\nSelf-Powered Wireless Integrated Sensors. Project coordinator: Dr. Stefano Gregori.\n\nHigh-speed Low-power AES Encryption ASIC. Project coordinator: Dr. Radu Muresan\n\nResource Sharing in Hardware-accelerated Real-time Systems. Project coordinator: Dr. Radu Muresan\n\nCadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.\n\nInformation is provided 'as is' without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does under your conditions. Keep your master intact until you are satisfied with the use of this information within your environment.\n\nThis page is maintained by:\n\nJoel Best\n\nSchool of Engineering, University of Guelph\n\n50 Stone Road West, Guelph, ON N1G 2W1\n\nE-mail: islab at uoguelph dot ca\n\nLast updated: March 7, 2019"
    }
}