Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1822
design__instance__area,14971.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0023270552046597004
power__switching__total,0.004035210236907005
power__leakage__total,1.311732678033195E-8
power__total,0.00636227848008275
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26135658266237927
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26336630843839465
timing__hold__ws__corner:nom_tt_025C_1v80,0.3333045600524647
timing__setup__ws__corner:nom_tt_025C_1v80,32.15418422530689
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.333305
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,47.818237
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,104
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.264826751357442
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2657736606019252
timing__hold__ws__corner:nom_ss_100C_1v60,0.8979434117087898
timing__setup__ws__corner:nom_ss_100C_1v60,17.57356976347475
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.897943
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.573570
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26059247164407046
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2617817148261074
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12475654196160205
timing__setup__ws__corner:nom_ff_n40C_1v95,34.9931968861796
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.124757
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,48.509716
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,121
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25772415486767863
clock__skew__worst_setup,0.25914562895745946
timing__hold__ws,0.12025092373333819
timing__setup__ws,16.7683756071116
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120251
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.768375
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1822
design__instance__area__stdcell,14971.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.907753
design__instance__utilization__stdcell,0.907753
design__instance__count__class:buffer,1
design__instance__count__class:inverter,49
design__instance__count__class:sequential_cell,101
design__instance__count__class:multi_input_combinational_cell,1234
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,496
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,50032.3
design__violations,0
design__instance__count__class:timing_repair_buffer,165
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,37
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,31
design__instance__count__class:antenna_cell,31
route__net,1578
route__net__special,2
route__drc_errors__iter:1,3241
route__wirelength__iter:1,61745
route__drc_errors__iter:2,2605
route__wirelength__iter:2,60549
route__drc_errors__iter:3,2458
route__wirelength__iter:3,60066
route__drc_errors__iter:4,1687
route__wirelength__iter:4,60240
route__drc_errors__iter:5,1068
route__wirelength__iter:5,60164
route__drc_errors__iter:6,833
route__wirelength__iter:6,60085
route__drc_errors__iter:7,761
route__wirelength__iter:7,60056
route__drc_errors__iter:8,719
route__wirelength__iter:8,60073
route__drc_errors__iter:9,570
route__wirelength__iter:9,60060
route__drc_errors__iter:10,488
route__wirelength__iter:10,60010
route__drc_errors__iter:11,281
route__wirelength__iter:11,60075
route__drc_errors__iter:12,228
route__wirelength__iter:12,60038
route__drc_errors__iter:13,218
route__wirelength__iter:13,60076
route__drc_errors__iter:14,217
route__wirelength__iter:14,60076
route__drc_errors__iter:15,143
route__wirelength__iter:15,60111
route__drc_errors__iter:16,107
route__wirelength__iter:16,60126
route__drc_errors__iter:17,103
route__wirelength__iter:17,60096
route__drc_errors__iter:18,135
route__wirelength__iter:18,60133
route__drc_errors__iter:19,50
route__wirelength__iter:19,60167
route__drc_errors__iter:20,16
route__wirelength__iter:20,60145
route__drc_errors__iter:21,15
route__wirelength__iter:21,60174
route__drc_errors__iter:22,14
route__wirelength__iter:22,60174
route__drc_errors__iter:23,13
route__wirelength__iter:23,60190
route__drc_errors__iter:24,13
route__wirelength__iter:24,60190
route__drc_errors__iter:25,11
route__wirelength__iter:25,60191
route__drc_errors__iter:26,11
route__wirelength__iter:26,60191
route__drc_errors__iter:27,10
route__wirelength__iter:27,60232
route__drc_errors__iter:28,1
route__wirelength__iter:28,60232
route__drc_errors__iter:29,0
route__wirelength__iter:29,60272
route__drc_errors,0
route__wirelength,60272
route__vias,15167
route__vias__singlecut,15167
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,327.89
timing__unannotated_net__count__corner:nom_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2592839072390873
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26053213102097555
timing__hold__ws__corner:min_tt_025C_1v80,0.3271344399074562
timing__setup__ws__corner:min_tt_025C_1v80,32.413056267547766
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.327134
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,47.875038
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,83
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26249367311635946
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2625763292228805
timing__hold__ws__corner:min_ss_100C_1v60,0.8868436236392689
timing__setup__ws__corner:min_ss_100C_1v60,18.415690826859716
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.886844
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,18.415691
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25772415486767863
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25914562895745946
timing__hold__ws__corner:min_ff_n40C_1v95,0.12025092373333819
timing__setup__ws__corner:min_ff_n40C_1v95,35.17130153336237
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.120251
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,48.557568
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2703890798904299
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2700089950271999
timing__hold__ws__corner:max_tt_025C_1v80,0.34076825659119997
timing__setup__ws__corner:max_tt_025C_1v80,31.918326662928177
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.340768
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,47.762272
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,121
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2716709989420685
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.27262562423679104
timing__hold__ws__corner:max_ss_100C_1v60,0.9109174783414911
timing__setup__ws__corner:max_ss_100C_1v60,16.7683756071116
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.910917
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,16.768375
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26955208272849307
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2691625609692869
timing__hold__ws__corner:max_ff_n40C_1v95,0.13016627033553937
timing__setup__ws__corner:max_ff_n40C_1v95,34.829278225117484
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.130166
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,48.470139
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79958
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000416681
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000419485
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000108866
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000419485
design_powergrid__voltage__worst,0.000419485
design_powergrid__voltage__worst__net:VPWR,1.79958
design_powergrid__drop__worst,0.000419485
design_powergrid__drop__worst__net:VPWR,0.000416681
design_powergrid__voltage__worst__net:VGND,0.000419485
design_powergrid__drop__worst__net:VGND,0.000419485
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00010799999999999999595982902445001627711462788283824920654296875
ir__drop__worst,0.0004169999999999999987058962869213019075687043368816375732421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
