<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='540' ll='542' type='bool llvm::GCNSubtarget::hasFlatScratchSTMode() const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='537'>// Check if target supports ST addressing mode with FLAT scratch instructions.
  // The ST addressing mode means no registers are used, either VGPR or SGPR,
  // but only immediate offset is swizzled and added to the FLAT scratch base.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='829' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1522' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
