0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1696474277,verilog,,,,glbl,,,,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,1696474277,verilog,,,,MiniMIPS32_SYS_tb,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/ip/clkdiv/clkdiv.v,1696474277,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/ALU.v,,clkdiv,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,1696474277,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/ip/clkdiv/clkdiv.v,,clkdiv_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
,,,,,,data_ram;data_ram_blk_mem_gen_generic_cstr;data_ram_blk_mem_gen_prim_width;data_ram_blk_mem_gen_prim_width__parameterized0;data_ram_blk_mem_gen_prim_wrapper_init;data_ram_blk_mem_gen_prim_wrapper_init__parameterized0;data_ram_blk_mem_gen_top;data_ram_blk_mem_gen_v8_4_2;data_ram_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v,1698220004,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,,inst_rom,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/ALU.v,1698158160,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/DCU.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,ALU,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/DCU.v,1698587313,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/MCU.v,,DCU,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/MCU.v,1697990179,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/MiniMIPS32.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,MCU,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/MiniMIPS32.v,1698588925,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/MiniMIPS32_SYS.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,MiniMIPS32,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/MiniMIPS32_SYS.v,1698584625,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/exe_stage.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,MiniMIPS32_SYS,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,1698218864,verilog,,,,,,,,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/exe_stage.v,1698583252,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/exemem_reg.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,exe_stage,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/exemem_reg.v,1698031792,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/id_stage.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,exemem_reg,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/id_stage.v,1698214538,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/idexe_reg.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,id_stage,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/idexe_reg.v,1698031804,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/if_stage.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,idexe_reg,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/if_stage.v,1698218861,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/ifid_reg.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,if_stage,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/ifid_reg.v,1696474277,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/mem_stage.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,ifid_reg,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/mem_stage.v,1698222758,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/memwb_reg.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,mem_stage,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/memwb_reg.v,1696474277,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/regfile.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,memwb_reg,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/regfile.v,1698214925,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/wb_stage.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,regfile,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/wb_stage.v,1697990178,verilog,,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/CPU/project_1/project_1.srcs/sources_1/new/defines.v,wb_stage,,,../../../../project_1.srcs/sources_1/ip/clkdiv,,,,,
