{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737828453126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737828453126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 25 23:07:33 2025 " "Processing started: Sat Jan 25 23:07:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737828453126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1737828453126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off triStateBus -c triStateBus --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off triStateBus -c triStateBus --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1737828453127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1737828453545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1737828453545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebus.v 1 1 " "Found 1 design units, including 1 entities, in source file tristatebus.v" { { "Info" "ISGN_ENTITY_NAME" "1 triStateBus " "Found entity 1: triStateBus" {  } { { "triStateBus.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triStateBus.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737828460791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737828460791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "triStateBuff.v(31) " "Verilog HDL warning at triStateBuff.v(31): extended using \"x\" or \"z\"" {  } { { "triStateBuff.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triStateBuff.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1737828460792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuff.v 1 1 " "Found 1 design units, including 1 entities, in source file tristatebuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 triStateBuff " "Found entity 1: triStateBuff" {  } { { "triStateBuff.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triStateBuff.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737828460793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737828460793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "triAdder16.v(59) " "Verilog HDL information at triAdder16.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "triAdder16.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triAdder16.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1737828460794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triadder16.v 1 1 " "Found 1 design units, including 1 entities, in source file triadder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 triWbitAdder " "Found entity 1: triWbitAdder" {  } { { "triAdder16.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triAdder16.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737828460794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737828460794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbus.v 1 1 " "Found 1 design units, including 1 entities, in source file testbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBus " "Found entity 1: testBus" {  } { { "testBus.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/testBus.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737828460795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737828460795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file eightbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBitRegister " "Found entity 1: WBitRegister" {  } { { "eightBitRegister.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/eightBitRegister.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737828460796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737828460796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testBus " "Elaborating entity \"testBus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1737828460821 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock testBus.v(77) " "Verilog HDL warning at testBus.v(77): assignments to clock create a combinational loop" {  } { { "testBus.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/testBus.v" 77 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1737828460822 "|testBus"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testBus.v(245) " "Verilog HDL warning at testBus.v(245): ignoring unsupported system task" {  } { { "testBus.v" "" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/testBus.v" 245 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1737828460822 "|testBus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBus triStateBus:uut " "Elaborating entity \"triStateBus\" for hierarchy \"triStateBus:uut\"" {  } { { "testBus.v" "uut" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/testBus.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737828460823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuff triStateBus:uut\|triStateBuff:triBufIn " "Elaborating entity \"triStateBuff\" for hierarchy \"triStateBus:uut\|triStateBuff:triBufIn\"" {  } { { "triStateBus.v" "triBufIn" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triStateBus.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737828460824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBitRegister triStateBus:uut\|WBitRegister:regA " "Elaborating entity \"WBitRegister\" for hierarchy \"triStateBus:uut\|WBitRegister:regA\"" {  } { { "triStateBus.v" "regA" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triStateBus.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737828460826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triWbitAdder triStateBus:uut\|triWbitAdder:Adder1 " "Elaborating entity \"triWbitAdder\" for hierarchy \"triStateBus:uut\|triWbitAdder:Adder1\"" {  } { { "triStateBus.v" "Adder1" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/triStateBus.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1737828460827 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "testBus.v" "clock" { Text "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/testBus.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1737828460839 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1737828460839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1737828460859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Extra_Projects/Tri_state_adder/triStateBus_restored/output_files/triStateBus.map.smsg " "Generated suppressed messages file D:/Extra_Projects/Tri_state_adder/triStateBus_restored/output_files/triStateBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1737828460882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737828460890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 25 23:07:40 2025 " "Processing ended: Sat Jan 25 23:07:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737828460890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737828460890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737828460890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1737828460890 ""}
