Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 21:46:04 2025
| Host         : DESKTOP-7S5KLHF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toggle_btn_timing_summary_routed.rpt -pb toggle_btn_timing_summary_routed.pb -rpx toggle_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : toggle_btn
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.561        0.000                      0                   43        0.191        0.000                      0                   43        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              6.561        0.000                      0                   43        0.191        0.000                      0                   43        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysclk                      
(none)                      sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        6.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.704ns (23.668%)  route 2.271ns (76.332%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     8.301    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604    15.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[10]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.862    debouncer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.704ns (23.668%)  route 2.271ns (76.332%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     8.301    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604    15.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.862    debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.704ns (23.668%)  route 2.271ns (76.332%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     8.301    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604    15.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[8]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.862    debouncer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.704ns (23.668%)  route 2.271ns (76.332%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     8.301    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604    15.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[9]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X1Y57          FDRE (Setup_fdre_C_R)       -0.429    14.862    debouncer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.845%)  route 2.130ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     8.160    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605    15.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.845%)  route 2.130ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     8.160    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605    15.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.845%)  route 2.130ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     8.160    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605    15.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.845%)  route 2.130ns (75.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     8.160    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605    15.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y55          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.704ns (24.944%)  route 2.118ns (75.056%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.652     8.149    debouncer/p_0_in
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604    15.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y58          FDRE (Setup_fdre_C_R)       -0.429    14.837    debouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.704ns (24.944%)  route 2.118ns (75.056%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.667     6.450    debouncer/count_reg[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  debouncer/btn_state_i_4/O
                         net (fo=2, routed)           0.799     7.373    debouncer/btn_state_i_4_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.652     8.149    debouncer/p_0_in
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604    15.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[13]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y58          FDRE (Setup_fdre_C_R)       -0.429    14.837    debouncer/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debouncer/btn_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.058%)  route 0.141ns (49.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    debouncer/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  debouncer/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/btn_state_reg/Q
                         net (fo=3, routed)           0.141     1.804    debounced_btn
    SLICE_X0Y57          FDRE                                         r  prev_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  prev_btn_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.075     1.613    prev_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 prev_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_LED_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  prev_btn_reg/Q
                         net (fo=1, routed)           0.062     1.712    debouncer/prev_btn
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.099     1.811 r  debouncer/r_LED_i_1/O
                         net (fo=1, routed)           0.000     1.811    debouncer_n_1
    SLICE_X0Y57          FDRE                                         r  r_LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  r_LED_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.091     1.613    r_LED_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debouncer/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/count_reg[19]/Q
                         net (fo=3, routed)           0.118     1.781    debouncer/count_reg[19]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  debouncer/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    debouncer/count_reg[16]_i_1_n_4
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.784    debouncer/count_reg[11]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  debouncer/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    debouncer/count_reg[8]_i_1_n_4
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncer/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.604     1.523    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debouncer/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    debouncer/count_reg[3]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  debouncer/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.893    debouncer/count_reg[0]_i_2_n_4
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.628    debouncer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debouncer/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.604     1.523    debouncer/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debouncer/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.781    debouncer/count_reg[4]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  debouncer/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    debouncer/count_reg[4]_i_1_n_7
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    debouncer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debouncer/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.781    debouncer/count_reg[12]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  debouncer/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    debouncer/count_reg[12]_i_1_n_7
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/count_reg[16]/Q
                         net (fo=3, routed)           0.117     1.781    debouncer/count_reg[16]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  debouncer/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    debouncer/count_reg[16]_i_1_n_7
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 debouncer/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.785    debouncer/count_reg[18]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  debouncer/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    debouncer/count_reg[16]_i_1_n_5
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 debouncer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.604     1.523    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debouncer/count_reg[2]/Q
                         net (fo=2, routed)           0.122     1.786    debouncer/count_reg[2]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  debouncer/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.897    debouncer/count_reg[0]_i_2_n_5
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.628    debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     prev_btn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     r_LED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     debouncer/btn_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y55     debouncer/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     debouncer/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     debouncer/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y58     debouncer/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y58     debouncer/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y58     debouncer/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     prev_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     prev_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     r_LED_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     r_LED_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     debouncer/btn_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     debouncer/btn_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     debouncer/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     debouncer/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     debouncer/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     debouncer/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     prev_btn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     prev_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     r_LED_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     r_LED_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     debouncer/btn_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     debouncer/btn_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     debouncer/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y55     debouncer/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     debouncer/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     debouncer/count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 4.025ns (72.272%)  route 1.544ns (27.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  r_LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  r_LED_reg/Q
                         net (fo=2, routed)           1.544     7.327    LED_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.896 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    10.896    LED
    V11                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.410ns (82.595%)  route 0.297ns (17.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  r_LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  r_LED_reg/Q
                         net (fo=2, routed)           0.297     1.961    LED_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.230 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.230    LED
    V11                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.601ns (36.923%)  route 2.734ns (63.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     4.335    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604     5.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[10]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.601ns (36.923%)  route 2.734ns (63.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     4.335    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604     5.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[11]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.601ns (36.923%)  route 2.734ns (63.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     4.335    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604     5.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[8]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.601ns (36.923%)  route 2.734ns (63.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.804     4.335    debouncer/p_0_in
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604     5.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  debouncer/count_reg[9]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.601ns (38.164%)  route 2.593ns (61.836%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     4.194    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605     5.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[0]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.601ns (38.164%)  route 2.593ns (61.836%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     4.194    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605     5.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[1]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.601ns (38.164%)  route 2.593ns (61.836%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     4.194    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605     5.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[2]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.601ns (38.164%)  route 2.593ns (61.836%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.663     4.194    debouncer/p_0_in
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.605     5.028    debouncer/clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  debouncer/count_reg[3]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.601ns (38.266%)  route 2.582ns (61.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.652     4.183    debouncer/p_0_in
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604     5.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.601ns (38.266%)  route 2.582ns (61.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           1.930     3.407    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.652     4.183    debouncer/p_0_in
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.604     5.027    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/btn_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.244ns (26.318%)  route 0.684ns (73.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.684     0.929    debouncer/c_btn_IBUF
    SLICE_X0Y58          FDRE                                         r  debouncer/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  debouncer/btn_state_reg/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.289ns (22.527%)  route 0.995ns (77.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.204     1.285    debouncer/p_0_in
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[4]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.289ns (22.527%)  route 0.995ns (77.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.204     1.285    debouncer/p_0_in
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[5]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.289ns (22.527%)  route 0.995ns (77.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.204     1.285    debouncer/p_0_in
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[6]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.289ns (22.527%)  route 0.995ns (77.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.204     1.285    debouncer/p_0_in
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.877     2.042    debouncer/clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  debouncer/count_reg[7]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.289ns (22.182%)  route 1.015ns (77.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.224     1.305    debouncer/p_0_in
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[16]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.289ns (22.182%)  route 1.015ns (77.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.224     1.305    debouncer/p_0_in
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[17]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.289ns (22.182%)  route 1.015ns (77.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.224     1.305    debouncer/p_0_in
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[18]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.289ns (22.182%)  route 1.015ns (77.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.224     1.305    debouncer/p_0_in
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  debouncer/count_reg[19]/C

Slack:                    inf
  Source:                 c_btn
                            (input port)
  Destination:            debouncer/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.289ns (21.803%)  route 1.038ns (78.197%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  c_btn (IN)
                         net (fo=0)                   0.000     0.000    c_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  c_btn_IBUF_inst/O
                         net (fo=2, routed)           0.791     1.036    debouncer/c_btn_IBUF
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.081 r  debouncer/count[0]_i_1/O
                         net (fo=20, routed)          0.247     1.328    debouncer/p_0_in
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.876     2.041    debouncer/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  debouncer/count_reg[12]/C





