vsim -gui work.mainboard
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 14:03:52 on Jul 30,2017
# Loading sv_std.std
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.mux21_4
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
add wave -position end sim:/mainboard/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlftd0jini".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftd0jini
# 
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
force -freeze sim:/mainboard/loadOrStore 1'h1 0
run
# Compile of mainboard.sv failed with 1 errors.
# Compile of OpDataSelect.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
# Loading work.OpDataSelect
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of mainboard.sv failed with 1 errors.
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of mainboard.sv failed with 1 errors.
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
vsim -gui work.topMod
# vsim 
# Start time: 14:42:46 on Jul 30,2017
# Loading sv_std.std
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.mux21_4
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
add wave -position end sim:/topMod/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlft2chqmy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft2chqmy
# 
add wave -position end sim:/topMod/mainboard/*
run
# Compile of topMod.sv was successful.
restart
# Loading work.topMod
run
# Compile of MEM.sv failed with 1 errors.
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
restart
force -deposit sim:/topMod/mainboard/dataBus 8'h00 0
run
add wave -position 2 sim:/topMod/mainboard/promChip/*
restart
# Compile of topMod.sv was successful.
restart
# Loading work.topMod
run
# Compile of topMod.sv was successful.
restart
# Loading work.topMod
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
add wave -position 16 sim:/topMod/mainboard/JMP_CTRL/*
restart
run
# Compile of mainboard.sv was successful.
# Compile of MEM.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.mainboard
# Loading work.MEM
run
run
# could not find interpreter "ScintillaTk"
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
# Warning in wave window restart: (vish-4014) No objects found matching '/topMod/mainboard/dataBus_'. 
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
# Compile of mainboard.sv failed with 2 errors.
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
restart
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
run
run
run
run
run
run
run
# Compile of AC_And.sv was successful.
# Compile of AC_Not.sv was successful.
# Compile of AddCard.sv was successful.
# Compile of AC_Or.sv was successful.
# Compile of AC_CLU.sv was successful.
# Compile of AC_Xor.sv was successful.
# Compile of AddSub.sv was successful.
# Compile of mux21.sv was successful.
# Compile of PFA.sv was successful.
# Compile of Xor_mod.sv was successful.
# Compile of And_mod.sv was successful.
# Compile of compare.sv was successful.
# Compile of AC_Output_Mux.sv was successful.
# Compile of AC_Output_Mux_Blk.sv was successful.
# Compile of And3_mod.sv was successful.
# Compile of Nand3_mod.sv was successful.
# Compile of Booth_Encoder.sv was successful.
# Compile of Booth_Selector.sv was successful.
# Compile of Booth_Selector_Blk.sv was successful.
# Compile of Booth_Selector_Blk0.sv was successful.
# Compile of FA.sv was successful.
# Compile of HA.sv was successful.
# Compile of HA_1B.sv was successful.
# Compile of M_STAGE0.sv was successful.
# Compile of M_STAGE1.sv was successful.
# Compile of M_STAGE2.sv was successful.
# Compile of Multiplier.sv was successful.
# Compile of FA_0B.sv was successful.
# Compile of FA_1B.sv was successful.
# Compile of M_CLA.sv was successful.
# Compile of M_CLU.sv was successful.
# Compile of PHA_NP.sv was successful.
# Compile of PC_ADDER.sv was successful.
# Compile of PC_JMP_MUX.sv was successful.
# Compile of PHA.sv was successful.
# Compile of REG_SEL_BLK.sv was successful.
# Compile of REG_WR_SELECT.sv was successful.
# Compile of REG16.sv was successful.
# Compile of CLU16.sv was successful.
# Compile of FA_NP.sv was successful.
# Compile of mainboard.sv was successful.
# Compile of reg_limit_k.sv was successful.
# Compile of main_op_interp.sv was successful.
# Compile of main_op_interp_blk.sv was successful.
# Compile of muxcom161blk.sv was successful.
# Compile of muxcomb161.sv was successful.
# Compile of REG_RD_SEL.sv was successful.
# Compile of DATA_MUX.sv was successful.
# Compile of DATA_MUX_BLK.sv was successful.
# Compile of and_k.sv was successful.
# Compile of and5_mod.sv was successful.
# Compile of and16.sv was successful.
# Compile of JMP_CTRL.sv was successful.
# Compile of nand3_mod.sv was successful.
# Compile of nand4_mod.sv was successful.
# Compile of mux21_8.sv was successful.
# Compile of mux21_16.sv was successful.
# Compile of tri_state_16.sv was successful.
# Compile of ari_shift.sv was successful.
# Compile of mux21_4.sv was successful.
# Compile of MEM.sv was successful.
# Compile of MemChipSelect.sv was successful.
# Compile of MemChipSelectBlock.sv was successful.
# Compile of nvmemory.sv was successful.
# Compile of OpDataSelect.sv was successful.
# Compile of topMod.sv was successful.
# 66 compiles, 0 failed with no errors.
restart
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.mux21_4
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
run
run
run
run
run
run
run
run
# Compile of AddSub.sv was successful.
restart
# Loading work.AC_AddSub
run
run
run
# Compile of AddSub.sv was successful.
restart
# Loading work.AC_AddSub
run
run
run
run
run
run
run
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
run
restart
run
run
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
run
run
run
run
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
run
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
run
run
run
run
run
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
run
run
run
restart
run
run
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
run
run
run
run
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
run
run
run
run
run
run
run
# Compile of MEM.sv was successful.
restart
# Loading work.MEM
run
run
run
run
run
run
run
run
run
run
# Compile of mainboard.sv was successful.
# Compile of reg_limit_k.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.mainboard
# Loading work.reg_limit_k
# ** Error: (vsim-3033) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): Instantiation of 'tri_state_mux_k' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv
#         Searched libraries:
#             D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/work
# Compile of tri_state_mux_k.sv failed with 2 errors.
# Compile of tri_state_mux_k.sv failed with 2 errors.
# Compile of tri_state_mux_k.sv was successful.
vsim -gui work.topMod
# Loading sv_std.std
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.tri_state_mux_k
# ** Error: (vsim-3033) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(11): Instantiation of 'tri_state_k' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
#         Searched libraries:
#             D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/work
# ** Error: (vsim-3033) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(17): Instantiation of 'tri_state_k' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
#         Searched libraries:
#             D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/work
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Error loading design
# Compile of tri_state_k.sv failed with 1 errors.
# Compile of tri_state_k.sv was successful.
vsim -gui work.topMod
# vsim 
# Start time: 23:47:29 on Jul 30,2017
# Loading sv_std.std
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.tri_state_mux_k
# Loading work.tri_state_k
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# ** Error (suppressible): (vsim-3006) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(11): Too many inherited module instance parameters.
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Error (suppressible): (vsim-3006) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(17): Too many inherited module instance parameters.
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# Error loading design
# Compile of tri_state_mux_k.sv was successful.
vsim -gui work.topMod
# vsim 
# Start time: 23:48:07 on Jul 30,2017
# Loading sv_std.std
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.tri_state_mux_k
# Loading work.tri_state_k
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'mux_out'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlftfz9rvq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfz9rvq
# 
run
run
run
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of tri_state_mux_k.sv was successful.
restart
# Loading work.tri_state_mux_k
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'mux_out'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# Compile of AC_And.sv was successful.
# Compile of AC_Not.sv was successful.
# Compile of AddCard.sv was successful.
# Compile of AC_Or.sv was successful.
# Compile of AC_CLU.sv was successful.
# Compile of AC_Xor.sv was successful.
# Compile of AddSub.sv was successful.
# Compile of mux21.sv was successful.
# Compile of PFA.sv was successful.
# Compile of Xor_mod.sv was successful.
# Compile of And_mod.sv was successful.
# Compile of compare.sv was successful.
# Compile of AC_Output_Mux.sv was successful.
# Compile of AC_Output_Mux_Blk.sv was successful.
# Compile of And3_mod.sv was successful.
# Compile of Nand3_mod.sv was successful.
# Compile of Booth_Encoder.sv was successful.
# Compile of Booth_Selector.sv was successful.
# Compile of Booth_Selector_Blk.sv was successful.
# Compile of Booth_Selector_Blk0.sv was successful.
# Compile of FA.sv was successful.
# Compile of HA.sv was successful.
# Compile of HA_1B.sv was successful.
# Compile of M_STAGE0.sv was successful.
# Compile of M_STAGE1.sv was successful.
# Compile of M_STAGE2.sv was successful.
# Compile of Multiplier.sv was successful.
# Compile of FA_0B.sv was successful.
# Compile of FA_1B.sv was successful.
# Compile of M_CLA.sv was successful.
# Compile of M_CLU.sv was successful.
# Compile of PHA_NP.sv was successful.
# Compile of PC_ADDER.sv was successful.
# Compile of PC_JMP_MUX.sv was successful.
# Compile of PHA.sv was successful.
# Compile of REG_SEL_BLK.sv was successful.
# Compile of REG_WR_SELECT.sv was successful.
# Compile of REG16.sv was successful.
# Compile of CLU16.sv was successful.
# Compile of FA_NP.sv was successful.
# Compile of mainboard.sv was successful.
# Compile of reg_limit_k.sv was successful.
# Compile of main_op_interp.sv was successful.
# Compile of main_op_interp_blk.sv was successful.
# Compile of muxcom161blk.sv was successful.
# Compile of muxcomb161.sv was successful.
# Compile of REG_RD_SEL.sv was successful.
# Compile of DATA_MUX.sv was successful.
# Compile of DATA_MUX_BLK.sv was successful.
# Compile of and_k.sv was successful.
# Compile of and5_mod.sv was successful.
# Compile of and16.sv was successful.
# Compile of JMP_CTRL.sv was successful.
# Compile of nand3_mod.sv was successful.
# Compile of nand4_mod.sv was successful.
# Compile of mux21_8.sv was successful.
# Compile of mux21_16.sv was successful.
# Compile of tri_state_16.sv was successful.
# Compile of ari_shift.sv was successful.
# Compile of mux21_4.sv was successful.
# Compile of MEM.sv was successful.
# Compile of MemChipSelect.sv was successful.
# Compile of MemChipSelectBlock.sv was successful.
# Compile of nvmemory.sv was successful.
# Compile of OpDataSelect.sv was successful.
# Compile of topMod.sv was successful.
# Compile of tri_state_mux_k.sv was successful.
# Compile of tri_state_k.sv was successful.
# 68 compiles, 0 failed with no errors.
restart
# Loading work.topMod
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.HA
# Loading work.FA
# Loading work.OpDataSelect
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.tri_state_mux_k
# Loading work.tri_state_k
# Loading work.DATA_MUX
# Loading work.nand3_mod
# Loading work.JMP_CTRL
# Loading work.nand4_mod
# Loading work.MemChipSelect
# Loading work.MemChipSelectBlock
# Loading work.MEM
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(204): [PCDPC] - Port size (2) does not match connection size (4) for port 'mux_out'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /topMod/mainboard/tri_mux_shift File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_mux_k.sv
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
run
run
run
run
run
run
run
run
run
run
run
