// SPDX-License-Identifier: BSD-3-Clause
/*
 * AM62LX Clocks Info
 *
 * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/
 */

#include <scmi.h>
#include <socinfo.h>

struct arm_scmi_clocks_info am62lx_clocks_info[] = {
	{ "AM62LX_DEV_ADC0", 0, "AM62LX_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_ADC0", 1, "AM62LX_DEV_ADC0_ADC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK12", "PARENT"},
	{ "AM62LX_DEV_ADC0", 2, "AM62LX_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT8_CLK", "PARENT"},
	{ "AM62LX_DEV_ADC0", 3, "AM62LX_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_ADC0", 4, "AM62LX_DEV_ADC0_ADC_CLK", "MUX"},
	{ "AM62LX_DEV_ADC0", 5, "AM62LX_DEV_ADC0_SYS_CLK", "PARENT"},
	{ "AM62LX_DEV_ADC0", 6, "AM62LX_DEV_ADC0_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_MAIN_GPIOMUX_INTROUTER0", 7, "AM62LX_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK", "MUX"},
	{ "AM62LX_DEV_TIMESYNC_INTROUTER0", 8, "AM62LX_DEV_TIMESYNC_INTROUTER0_INTR_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 9, "AM62LX_DEV_CPSW0_CPPI_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 10, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 11, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 12, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 13, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 14, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 15, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 16, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 17, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 18, "AM62LX_DEV_CPSW0_CPTS_RFT_CLK", "MUX"},
	{ "AM62LX_DEV_CPSW0", 19, "AM62LX_DEV_CPSW0_GMII1_MR_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 20, "AM62LX_DEV_CPSW0_GMII1_MT_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 21, "AM62LX_DEV_CPSW0_GMII2_MR_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 22, "AM62LX_DEV_CPSW0_GMII2_MT_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 23, "AM62LX_DEV_CPSW0_GMII_RFT_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 24, "AM62LX_DEV_CPSW0_RGMII_MHZ_250_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 25, "AM62LX_DEV_CPSW0_RGMII_MHZ_50_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 26, "AM62LX_DEV_CPSW0_RGMII_MHZ_5_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 27, "AM62LX_DEV_CPSW0_RMII1_MHZ_50_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 28, "AM62LX_DEV_CPSW0_RMII2_MHZ_50_CLK", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 29, "AM62LX_DEV_CPSW0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 30, "AM62LX_DEV_CPSW0_CPTS_GENF1", "PARENT"},
	{ "AM62LX_DEV_CPSW0", 31, "AM62LX_DEV_CPSW0_MDIO_MDCLK_O", "PARENT"},
	{ "AM62LX_DEV_CPT2_AGGR0", 32, "AM62LX_DEV_CPT2_AGGR0_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_CPT2_AGGR1", 33, "AM62LX_DEV_CPT2_AGGR1_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_CPT2_AGGR0", 34, "AM62LX_DEV_WKUP_CPT2_AGGR0_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_STM0", 35, "AM62LX_DEV_STM0_ATB_CLK", "PARENT"},
	{ "AM62LX_DEV_STM0", 36, "AM62LX_DEV_STM0_CORE_CLK", "PARENT"},
	{ "AM62LX_DEV_STM0", 37, "AM62LX_DEV_STM0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS_WRAP0", 38, "AM62LX_DEV_DEBUGSS_WRAP0_ATB_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS_WRAP0", 39, "AM62LX_DEV_DEBUGSS_WRAP0_CORE_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS_WRAP0", 40, "AM62LX_DEV_DEBUGSS_WRAP0_JTAG_TCK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS_WRAP0", 41, "AM62LX_DEV_DEBUGSS_WRAP0_P1500_WRCK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS_WRAP0", 42, "AM62LX_DEV_DEBUGSS_WRAP0_TREXPT_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS_WRAP0", 43, "AM62LX_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK", "PARENT"},
	{ "AM62LX_DEV_DMASS0_BCDMA_0", 44, "AM62LX_DEV_DMASS0_BCDMA_0_CLK", "PARENT"},
	{ "AM62LX_DEV_DMASS0_PKTDMA_0", 45, "AM62LX_DEV_DMASS0_PKTDMA_0_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 46, "AM62LX_DEV_TIMER0_TIMER_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 47, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 48, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 49, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 50, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 51, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 52, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 53, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 54, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 55, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 56, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT1_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 57, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER0", 58, "AM62LX_DEV_TIMER0_TIMER_TCLK_CLK", "MUX"},
	{ "AM62LX_DEV_TIMER0", 59, "AM62LX_DEV_TIMER0_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_TIMER1", 60, "AM62LX_DEV_TIMER1_TIMER_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER1", 61, "AM62LX_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT1", "PARENT"},
	{ "AM62LX_DEV_TIMER1", 62, "AM62LX_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_TIMER1", 63, "AM62LX_DEV_TIMER1_TIMER_TCLK_CLK", "MUX"},
	{ "AM62LX_DEV_TIMER1", 64, "AM62LX_DEV_TIMER1_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 65, "AM62LX_DEV_TIMER2_TIMER_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 66, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 67, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 68, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 69, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 70, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 71, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 72, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 73, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 74, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 75, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT1_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 76, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER2", 77, "AM62LX_DEV_TIMER2_TIMER_TCLK_CLK", "MUX"},
	{ "AM62LX_DEV_TIMER2", 78, "AM62LX_DEV_TIMER2_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_TIMER3", 79, "AM62LX_DEV_TIMER3_TIMER_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER3", 80, "AM62LX_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT3", "PARENT"},
	{ "AM62LX_DEV_TIMER3", 81, "AM62LX_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_TIMER3", 82, "AM62LX_DEV_TIMER3_TIMER_TCLK_CLK", "MUX"},
	{ "AM62LX_DEV_TIMER3", 83, "AM62LX_DEV_TIMER3_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 84, "AM62LX_DEV_WKUP_TIMER0_TIMER_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 85, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 86, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 87, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 88, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 89, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 90, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 91, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 92, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER0", 93, "AM62LX_DEV_WKUP_TIMER0_TIMER_TCLK_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_TIMER0", 94, "AM62LX_DEV_WKUP_TIMER0_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1", 95, "AM62LX_DEV_WKUP_TIMER1_TIMER_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1", 96, "AM62LX_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1", 97, "AM62LX_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1", 98, "AM62LX_DEV_WKUP_TIMER1_TIMER_TCLK_CLK", "MUX"},
	{ "AM62LX_DEV_ECAP0", 99, "AM62LX_DEV_ECAP0_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_ECAP1", 100, "AM62LX_DEV_ECAP1_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_ECAP2", 101, "AM62LX_DEV_ECAP2_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_ELM0", 102, "AM62LX_DEV_ELM0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD1", 103, "AM62LX_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_MMCSD1", 104, "AM62LX_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_MMCSD1", 105, "AM62LX_DEV_MMCSD1_EMMCSDSS_IO_CLK_I", "MUX"},
	{ "AM62LX_DEV_MMCSD1", 106, "AM62LX_DEV_MMCSD1_EMMCSDSS_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD1", 107, "AM62LX_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD1", 108, "AM62LX_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT9_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD1", 109, "AM62LX_DEV_MMCSD1_EMMCSDSS_XIN_CLK", "MUX"},
	{ "AM62LX_DEV_MMCSD1", 110, "AM62LX_DEV_MMCSD1_EMMCSDSS_IO_CLK_O", "PARENT"},
	{ "AM62LX_DEV_MMCSD2", 111, "AM62LX_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_MMCSD2", 112, "AM62LX_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_MMCSD2", 113, "AM62LX_DEV_MMCSD2_EMMCSDSS_IO_CLK_I", "MUX"},
	{ "AM62LX_DEV_MMCSD2", 114, "AM62LX_DEV_MMCSD2_EMMCSDSS_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD2", 115, "AM62LX_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD2", 116, "AM62LX_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT9_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD2", 117, "AM62LX_DEV_MMCSD2_EMMCSDSS_XIN_CLK", "MUX"},
	{ "AM62LX_DEV_MMCSD2", 118, "AM62LX_DEV_MMCSD2_EMMCSDSS_IO_CLK_O", "PARENT"},
	{ "AM62LX_DEV_MMCSD0", 119, "AM62LX_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_MMCSD0", 120, "AM62LX_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_MMCSD0", 121, "AM62LX_DEV_MMCSD0_EMMCSDSS_IO_CLK_I", "MUX"},
	{ "AM62LX_DEV_MMCSD0", 122, "AM62LX_DEV_MMCSD0_EMMCSDSS_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD0", 123, "AM62LX_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD0", 124, "AM62LX_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT9_CLK", "PARENT"},
	{ "AM62LX_DEV_MMCSD0", 125, "AM62LX_DEV_MMCSD0_EMMCSDSS_XIN_CLK", "MUX"},
	{ "AM62LX_DEV_MMCSD0", 126, "AM62LX_DEV_MMCSD0_EMMCSDSS_IO_CLK_O", "PARENT"},
	{ "AM62LX_DEV_EQEP0", 127, "AM62LX_DEV_EQEP0_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_EQEP1", 128, "AM62LX_DEV_EQEP1_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_EQEP2", 129, "AM62LX_DEV_EQEP2_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_FSS0", 130, "AM62LX_DEV_FSS0_OSPI0_DQS_CLK", "PARENT"},
	{ "AM62LX_DEV_FSS0", 131, "AM62LX_DEV_FSS0_OSPI0_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT", "PARENT"},
	{ "AM62LX_DEV_FSS0", 132, "AM62LX_DEV_FSS0_OSPI0_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT", "PARENT"},
	{ "AM62LX_DEV_FSS0", 133, "AM62LX_DEV_FSS0_OSPI0_ICLK_CLK", "MUX"},
	{ "AM62LX_DEV_FSS0", 134, "AM62LX_DEV_FSS0_OSPI0_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_FSS0", 135, "AM62LX_DEV_FSS0_OSPI0_RCLK_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT4_CLK", "PARENT"},
	{ "AM62LX_DEV_FSS0", 136, "AM62LX_DEV_FSS0_OSPI0_RCLK_CLK", "MUX"},
	{ "AM62LX_DEV_FSS0", 137, "AM62LX_DEV_FSS0_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_FSS0", 138, "AM62LX_DEV_FSS0_OSPI0_OCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_GICSS0", 139, "AM62LX_DEV_GICSS0_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_GPIO0", 140, "AM62LX_DEV_GPIO0_MMR_CLK", "PARENT"},
	{ "AM62LX_DEV_GPIO2", 141, "AM62LX_DEV_GPIO2_MMR_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_GPIO0", 142, "AM62LX_DEV_WKUP_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK4", "PARENT"},
	{ "AM62LX_DEV_WKUP_GPIO0", 143, "AM62LX_DEV_WKUP_GPIO0_MMR_CLK_PARENT_RTCSS_WKUP_0_OSC_32K_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_GPIO0", 144, "AM62LX_DEV_WKUP_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "PARENT"},
	{ "AM62LX_DEV_WKUP_GPIO0", 145, "AM62LX_DEV_WKUP_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_GPIO0", 146, "AM62LX_DEV_WKUP_GPIO0_MMR_CLK", "MUX"},
	{ "AM62LX_DEV_GPMC0", 147, "AM62LX_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "PARENT"},
	{ "AM62LX_DEV_GPMC0", 148, "AM62LX_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT3_CLK", "PARENT"},
	{ "AM62LX_DEV_GPMC0", 149, "AM62LX_DEV_GPMC0_FUNC_CLK", "MUX"},
	{ "AM62LX_DEV_GPMC0", 150, "AM62LX_DEV_GPMC0_PI_GPMC_RET_CLK", "PARENT"},
	{ "AM62LX_DEV_GPMC0", 151, "AM62LX_DEV_GPMC0_VBUSM_CLK", "PARENT"},
	{ "AM62LX_DEV_GPMC0", 152, "AM62LX_DEV_GPMC0_PO_GPMC_DEV_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS_DSI0", 153, "AM62LX_DEV_DSS_DSI0_DPHY_0_RX_ESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS_DSI0", 154, "AM62LX_DEV_DSS_DSI0_DPHY_0_TX_ESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS_DSI0", 155, "AM62LX_DEV_DSS_DSI0_DPI_0_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS_DSI0", 156, "AM62LX_DEV_DSS_DSI0_PLL_CTRL_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS_DSI0", 157, "AM62LX_DEV_DSS_DSI0_PPI_0_TXBYTECLKHS_CL_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS_DSI0", 158, "AM62LX_DEV_DSS_DSI0_SYS_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS0", 159, "AM62LX_DEV_DSS0_DPI_0_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS0", 160, "AM62LX_DEV_DSS0_DPI_0_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT", "PARENT"},
	{ "AM62LX_DEV_DSS0", 161, "AM62LX_DEV_DSS0_DPI_0_IN_CLK", "MUX"},
	{ "AM62LX_DEV_DSS0", 162, "AM62LX_DEV_DSS0_DSS_FUNC_CLK", "PARENT"},
	{ "AM62LX_DEV_DSS0", 163, "AM62LX_DEV_DSS0_DPI_0_OUT_CLK", "PARENT"},
	{ "AM62LX_DEV_EPWM0", 164, "AM62LX_DEV_EPWM0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_EPWM1", 165, "AM62LX_DEV_EPWM1_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_EPWM2", 166, "AM62LX_DEV_EPWM2_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_LED0", 167, "AM62LX_DEV_LED0_VBUS_CLK", "PARENT"},
	{ "AM62LX_DEV_PBIST0", 168, "AM62LX_DEV_PBIST0_CLK8_CLK", "PARENT"},
	{ "AM62LX_DEV_PBIST0", 169, "AM62LX_DEV_PBIST0_TCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_PBIST0", 170, "AM62LX_DEV_WKUP_PBIST0_CLK8_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_VTM0", 171, "AM62LX_DEV_WKUP_VTM0_FIX_REF2_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_VTM0", 172, "AM62LX_DEV_WKUP_VTM0_FIX_REF_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_VTM0", 173, "AM62LX_DEV_WKUP_VTM0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN0", 174, "AM62LX_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN0", 175, "AM62LX_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_MCAN0", 176, "AM62LX_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCAN0", 177, "AM62LX_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN0", 178, "AM62LX_DEV_MCAN0_MCANSS_CCLK_CLK", "MUX"},
	{ "AM62LX_DEV_MCAN0", 179, "AM62LX_DEV_MCAN0_MCANSS_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN1", 180, "AM62LX_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN1", 181, "AM62LX_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_MCAN1", 182, "AM62LX_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCAN1", 183, "AM62LX_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN1", 184, "AM62LX_DEV_MCAN1_MCANSS_CCLK_CLK", "MUX"},
	{ "AM62LX_DEV_MCAN1", 185, "AM62LX_DEV_MCAN1_MCANSS_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN2", 186, "AM62LX_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN2", 187, "AM62LX_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_MCAN2", 188, "AM62LX_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCAN2", 189, "AM62LX_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_MCAN2", 190, "AM62LX_DEV_MCAN2_MCANSS_CCLK_CLK", "MUX"},
	{ "AM62LX_DEV_MCAN2", 191, "AM62LX_DEV_MCAN2_MCANSS_HCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 192, "AM62LX_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 193, "AM62LX_DEV_MCASP0_AUX_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT1_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 194, "AM62LX_DEV_MCASP0_AUX_CLK", "MUX"},
	{ "AM62LX_DEV_MCASP0", 195, "AM62LX_DEV_MCASP0_MCASP_ACLKR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 196, "AM62LX_DEV_MCASP0_MCASP_ACLKX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 197, "AM62LX_DEV_MCASP0_MCASP_AFSR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 198, "AM62LX_DEV_MCASP0_MCASP_AFSX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 199, "AM62LX_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 200, "AM62LX_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 201, "AM62LX_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 202, "AM62LX_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 203, "AM62LX_DEV_MCASP0_MCASP_AHCLKR_PIN", "MUX"},
	{ "AM62LX_DEV_MCASP0", 204, "AM62LX_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 205, "AM62LX_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 206, "AM62LX_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 207, "AM62LX_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 208, "AM62LX_DEV_MCASP0_MCASP_AHCLKX_PIN", "MUX"},
	{ "AM62LX_DEV_MCASP0", 209, "AM62LX_DEV_MCASP0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 210, "AM62LX_DEV_MCASP0_MCASP_ACLKR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 211, "AM62LX_DEV_MCASP0_MCASP_ACLKX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 212, "AM62LX_DEV_MCASP0_MCASP_AFSR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 213, "AM62LX_DEV_MCASP0_MCASP_AFSX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 214, "AM62LX_DEV_MCASP0_MCASP_AHCLKR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP0", 215, "AM62LX_DEV_MCASP0_MCASP_AHCLKX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 216, "AM62LX_DEV_MCASP1_AUX_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 217, "AM62LX_DEV_MCASP1_MCASP_ACLKR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 218, "AM62LX_DEV_MCASP1_MCASP_ACLKX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 219, "AM62LX_DEV_MCASP1_MCASP_AFSR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 220, "AM62LX_DEV_MCASP1_MCASP_AFSX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 221, "AM62LX_DEV_MCASP1_MCASP_AHCLKR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 222, "AM62LX_DEV_MCASP1_MCASP_AHCLKX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 223, "AM62LX_DEV_MCASP1_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 224, "AM62LX_DEV_MCASP1_MCASP_ACLKR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 225, "AM62LX_DEV_MCASP1_MCASP_ACLKX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 226, "AM62LX_DEV_MCASP1_MCASP_AFSR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 227, "AM62LX_DEV_MCASP1_MCASP_AFSX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 228, "AM62LX_DEV_MCASP1_MCASP_AHCLKR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP1", 229, "AM62LX_DEV_MCASP1_MCASP_AHCLKX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 230, "AM62LX_DEV_MCASP2_AUX_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 231, "AM62LX_DEV_MCASP2_MCASP_ACLKR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 232, "AM62LX_DEV_MCASP2_MCASP_ACLKX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 233, "AM62LX_DEV_MCASP2_MCASP_AFSR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 234, "AM62LX_DEV_MCASP2_MCASP_AFSX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 235, "AM62LX_DEV_MCASP2_MCASP_AHCLKR_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 236, "AM62LX_DEV_MCASP2_MCASP_AHCLKX_PIN", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 237, "AM62LX_DEV_MCASP2_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 238, "AM62LX_DEV_MCASP2_MCASP_ACLKR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 239, "AM62LX_DEV_MCASP2_MCASP_ACLKX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 240, "AM62LX_DEV_MCASP2_MCASP_AFSR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 241, "AM62LX_DEV_MCASP2_MCASP_AFSX_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 242, "AM62LX_DEV_MCASP2_MCASP_AHCLKR_POUT", "PARENT"},
	{ "AM62LX_DEV_MCASP2", 243, "AM62LX_DEV_MCASP2_MCASP_AHCLKX_POUT", "PARENT"},
	{ "AM62LX_DEV_I2C0", 244, "AM62LX_DEV_I2C0_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C0", 245, "AM62LX_DEV_I2C0_PISCL", "PARENT"},
	{ "AM62LX_DEV_I2C0", 246, "AM62LX_DEV_I2C0_PISYS_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C0", 247, "AM62LX_DEV_I2C0_PORSCL", "PARENT"},
	{ "AM62LX_DEV_I2C1", 248, "AM62LX_DEV_I2C1_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C1", 249, "AM62LX_DEV_I2C1_PISCL", "PARENT"},
	{ "AM62LX_DEV_I2C1", 250, "AM62LX_DEV_I2C1_PISYS_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C1", 251, "AM62LX_DEV_I2C1_PORSCL", "PARENT"},
	{ "AM62LX_DEV_I2C2", 252, "AM62LX_DEV_I2C2_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C2", 253, "AM62LX_DEV_I2C2_PISCL", "PARENT"},
	{ "AM62LX_DEV_I2C2", 254, "AM62LX_DEV_I2C2_PISYS_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C2", 255, "AM62LX_DEV_I2C2_PORSCL", "PARENT"},
	{ "AM62LX_DEV_I2C3", 256, "AM62LX_DEV_I2C3_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C3", 257, "AM62LX_DEV_I2C3_PISCL", "PARENT"},
	{ "AM62LX_DEV_I2C3", 258, "AM62LX_DEV_I2C3_PISYS_CLK", "PARENT"},
	{ "AM62LX_DEV_I2C3", 259, "AM62LX_DEV_I2C3_PORSCL", "PARENT"},
	{ "AM62LX_DEV_WKUP_I2C0", 260, "AM62LX_DEV_WKUP_I2C0_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_I2C0", 261, "AM62LX_DEV_WKUP_I2C0_PISCL", "PARENT"},
	{ "AM62LX_DEV_WKUP_I2C0", 262, "AM62LX_DEV_WKUP_I2C0_PISYS_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_I2C0", 263, "AM62LX_DEV_WKUP_I2C0_PORSCL", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTC0", 264, "AM62LX_DEV_WKUP_GTC0_GTC_CLK_PARENT_WKUP_GTCCLK_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTC0", 265, "AM62LX_DEV_WKUP_GTC0_GTC_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTC0", 266, "AM62LX_DEV_WKUP_GTC0_GTC_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_GTC0", 267, "AM62LX_DEV_WKUP_GTC0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_RTCSS0", 268, "AM62LX_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_RTCSS0", 269, "AM62LX_DEV_WKUP_RTCSS0_AUX_32K_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_RTCSS0", 270, "AM62LX_DEV_WKUP_RTCSS0_JTAG_WRCK", "PARENT"},
	{ "AM62LX_DEV_WKUP_RTCSS0", 271, "AM62LX_DEV_WKUP_RTCSS0_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_RTCSS0", 272, "AM62LX_DEV_WKUP_RTCSS0_OSC_32K_CLK", "PARENT"},
	{ "AM62LX_DEV_RTI0", 273, "AM62LX_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_RTI0", 274, "AM62LX_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_RTI0", 275, "AM62LX_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_RTI0", 276, "AM62LX_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "PARENT"},
	{ "AM62LX_DEV_RTI0", 277, "AM62LX_DEV_RTI0_RTI_CLK", "MUX"},
	{ "AM62LX_DEV_RTI0", 278, "AM62LX_DEV_RTI0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_RTI1", 279, "AM62LX_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_RTI1", 280, "AM62LX_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_RTI1", 281, "AM62LX_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_RTI1", 282, "AM62LX_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "PARENT"},
	{ "AM62LX_DEV_RTI1", 283, "AM62LX_DEV_RTI1_RTI_CLK", "MUX"},
	{ "AM62LX_DEV_RTI1", 284, "AM62LX_DEV_RTI1_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS0", 285, "AM62LX_DEV_DEBUGSS0_CFG_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS0", 286, "AM62LX_DEV_DEBUGSS0_DBG_CLK", "PARENT"},
	{ "AM62LX_DEV_DEBUGSS0", 287, "AM62LX_DEV_DEBUGSS0_SYS_CLK", "PARENT"},
	{ "AM62LX_DEV_MSRAM_96K0", 288, "AM62LX_DEV_MSRAM_96K0_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_PSRAM_64K0", 289, "AM62LX_DEV_WKUP_PSRAM_64K0_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_ROM0", 290, "AM62LX_DEV_ROM0_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_PSC0", 291, "AM62LX_DEV_PSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_PSC0", 292, "AM62LX_DEV_PSC0_SLOW_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_DEEPSLEEP_SOURCES0", 293, "AM62LX_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_ARM_COREPACK_0", 294, "AM62LX_DEV_COMPUTE_CLUSTER0_ARM_COREPACK_0_COREPAC_ARM_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_ARM_COREPACK_0", 295, "AM62LX_DEV_COMPUTE_CLUSTER0_ARM_COREPACK_0_PLL_CTRL_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_ARM_COREPACK_0", 296, "AM62LX_DEV_COMPUTE_CLUSTER0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_DFTSS0", 297, "AM62LX_DEV_WKUP_DFTSS0_PLL_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_DFTSS0", 298, "AM62LX_DEV_WKUP_DFTSS0_VBUSP_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI0", 299, "AM62LX_DEV_MCSPI0_CLKSPIREF_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI0", 300, "AM62LX_DEV_MCSPI0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI0", 301, "AM62LX_DEV_MCSPI0_IO_CLKSPIO_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI1", 302, "AM62LX_DEV_MCSPI1_CLKSPIREF_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI1", 303, "AM62LX_DEV_MCSPI1_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI1", 304, "AM62LX_DEV_MCSPI1_IO_CLKSPIO_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI2", 305, "AM62LX_DEV_MCSPI2_CLKSPIREF_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI2", 306, "AM62LX_DEV_MCSPI2_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI2", 307, "AM62LX_DEV_MCSPI2_IO_CLKSPIO_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI3", 308, "AM62LX_DEV_MCSPI3_CLKSPIREF_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI3", 309, "AM62LX_DEV_MCSPI3_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_MCSPI3", 310, "AM62LX_DEV_MCSPI3_IO_CLKSPIO_CLK", "PARENT"},
	{ "AM62LX_DEV_TRNG_DRBG_EIP76D_WRAP0", 311, "AM62LX_DEV_TRNG_DRBG_EIP76D_WRAP0_VCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART1", 312, "AM62LX_DEV_UART1_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART1", 313, "AM62LX_DEV_UART1_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_UART2", 314, "AM62LX_DEV_UART2_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART2", 315, "AM62LX_DEV_UART2_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_UART3", 316, "AM62LX_DEV_UART3_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART3", 317, "AM62LX_DEV_UART3_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_UART4", 318, "AM62LX_DEV_UART4_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART4", 319, "AM62LX_DEV_UART4_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_UART5", 320, "AM62LX_DEV_UART5_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART5", 321, "AM62LX_DEV_UART5_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_UART6", 322, "AM62LX_DEV_UART6_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART6", 323, "AM62LX_DEV_UART6_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_UART0", 324, "AM62LX_DEV_WKUP_UART0_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_UART0", 325, "AM62LX_DEV_WKUP_UART0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_USB0", 326, "AM62LX_DEV_USB0_BUS_CLK", "PARENT"},
	{ "AM62LX_DEV_USB0", 327, "AM62LX_DEV_USB0_CFG_CLK", "PARENT"},
	{ "AM62LX_DEV_USB0", 328, "AM62LX_DEV_USB0_USB2_APB_PCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_USB0", 329, "AM62LX_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_USB0", 330, "AM62LX_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK4", "PARENT"},
	{ "AM62LX_DEV_USB0", 331, "AM62LX_DEV_USB0_USB2_REFCLOCK_CLK", "MUX"},
	{ "AM62LX_DEV_USB0", 332, "AM62LX_DEV_USB0_USB2_TAP_TCK", "PARENT"},
	{ "AM62LX_DEV_USB1", 333, "AM62LX_DEV_USB1_BUS_CLK", "PARENT"},
	{ "AM62LX_DEV_USB1", 334, "AM62LX_DEV_USB1_CFG_CLK", "PARENT"},
	{ "AM62LX_DEV_USB1", 335, "AM62LX_DEV_USB1_USB2_APB_PCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_USB1", 336, "AM62LX_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_USB1", 337, "AM62LX_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK4", "PARENT"},
	{ "AM62LX_DEV_USB1", 338, "AM62LX_DEV_USB1_USB2_REFCLOCK_CLK", "MUX"},
	{ "AM62LX_DEV_USB1", 339, "AM62LX_DEV_USB1_USB2_TAP_TCK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 340, "AM62LX_DEV_DPHY_TX0_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 341, "AM62LX_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 342, "AM62LX_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 343, "AM62LX_DEV_DPHY_TX0_DPHY_REF_CLK", "MUX"},
	{ "AM62LX_DEV_DPHY_TX0", 344, "AM62LX_DEV_DPHY_TX0_IP1_PPI_M_TXCLKESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 345, "AM62LX_DEV_DPHY_TX0_IP2_PPI_M_TXCLKESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 346, "AM62LX_DEV_DPHY_TX0_IP3_PPI_M_TXCLKESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 347, "AM62LX_DEV_DPHY_TX0_IP4_PPI_M_TXCLKESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 348, "AM62LX_DEV_DPHY_TX0_PSM_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 349, "AM62LX_DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK", "PARENT"},
	{ "AM62LX_DEV_DPHY_TX0", 350, "AM62LX_DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_CLKDIV_0", 351, "AM62LX_DEV_COMPUTE_CLUSTER0_CLKDIV_0_FUNC_CLKIN_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_CLKDIV_0", 352, "AM62LX_DEV_COMPUTE_CLUSTER0_CLKDIV_0_DIVH_CLK4_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_CLKDIV_0", 353, "AM62LX_DEV_COMPUTE_CLUSTER0_CLKDIV_0_DIVP_CLK1_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_PBIST_0", 354, "AM62LX_DEV_COMPUTE_CLUSTER0_PBIST_0_DIVH_CLK4_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_PBIST_0", 355, "AM62LX_DEV_COMPUTE_CLUSTER0_PBIST_0_DIVP_CLK1_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_A53_0", 356, "AM62LX_DEV_COMPUTE_CLUSTER0_A53_0_A53_CORE0_ARM_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_COMPUTE_CLUSTER0_A53_1", 357, "AM62LX_DEV_COMPUTE_CLUSTER0_A53_1_A53_CORE1_ARM_CLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART0", 358, "AM62LX_DEV_UART0_FCLK_CLK", "PARENT"},
	{ "AM62LX_DEV_UART0", 359, "AM62LX_DEV_UART0_VBUSP_CLK", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 360, "AM62LX_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 361, "AM62LX_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 362, "AM62LX_DEV_BOARD0_CLKOUT0_IN_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK5", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 363, "AM62LX_DEV_BOARD0_CLKOUT0_IN_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK10", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 364, "AM62LX_DEV_BOARD0_CLKOUT0_IN", "MUX"},
	{ "AM62LX_DEV_BOARD0", 365, "AM62LX_DEV_BOARD0_GPMC0_CLKLB_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 366, "AM62LX_DEV_BOARD0_GPMC0_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 367, "AM62LX_DEV_BOARD0_GPMC0_FCLK_MUX_IN", "MUX"},
	{ "AM62LX_DEV_BOARD0", 368, "AM62LX_DEV_BOARD0_I2C0_SCL_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 369, "AM62LX_DEV_BOARD0_I2C1_SCL_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 370, "AM62LX_DEV_BOARD0_I2C2_SCL_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 371, "AM62LX_DEV_BOARD0_I2C3_SCL_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 372, "AM62LX_DEV_BOARD0_MCASP0_ACLKR_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 373, "AM62LX_DEV_BOARD0_MCASP0_ACLKX_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 374, "AM62LX_DEV_BOARD0_MCASP0_AFSR_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 375, "AM62LX_DEV_BOARD0_MCASP0_AFSX_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 376, "AM62LX_DEV_BOARD0_MCASP1_ACLKR_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 377, "AM62LX_DEV_BOARD0_MCASP1_ACLKX_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 378, "AM62LX_DEV_BOARD0_MCASP1_AFSR_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 379, "AM62LX_DEV_BOARD0_MCASP1_AFSX_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 380, "AM62LX_DEV_BOARD0_MCASP2_ACLKR_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 381, "AM62LX_DEV_BOARD0_MCASP2_ACLKX_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 382, "AM62LX_DEV_BOARD0_MCASP2_AFSR_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 383, "AM62LX_DEV_BOARD0_MCASP2_AFSX_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 384, "AM62LX_DEV_BOARD0_MDIO0_MDC_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 385, "AM62LX_DEV_BOARD0_MMC0_CLKLB_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 386, "AM62LX_DEV_BOARD0_MMC0_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 387, "AM62LX_DEV_BOARD0_MMC1_CLKLB_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 388, "AM62LX_DEV_BOARD0_MMC1_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 389, "AM62LX_DEV_BOARD0_MMC2_CLKLB_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 390, "AM62LX_DEV_BOARD0_MMC2_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 391, "AM62LX_DEV_BOARD0_OBSCLK0_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 392, "AM62LX_DEV_BOARD0_OBSCLK1_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 393, "AM62LX_DEV_BOARD0_OSPI0_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 394, "AM62LX_DEV_BOARD0_OSPI0_LBCLKO_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 395, "AM62LX_DEV_BOARD0_SPI0_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 396, "AM62LX_DEV_BOARD0_SPI1_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 397, "AM62LX_DEV_BOARD0_SPI2_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 398, "AM62LX_DEV_BOARD0_SPI3_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 399, "AM62LX_DEV_BOARD0_TIMER_IO0_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 400, "AM62LX_DEV_BOARD0_TIMER_IO1_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 401, "AM62LX_DEV_BOARD0_TIMER_IO2_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 402, "AM62LX_DEV_BOARD0_TIMER_IO3_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 403, "AM62LX_DEV_BOARD0_TRC_CLK_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 404, "AM62LX_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_WKUP_CLKOUT_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 405, "AM62LX_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 406, "AM62LX_DEV_BOARD0_WKUP_CLKOUT0_IN", "MUX"},
	{ "AM62LX_DEV_BOARD0", 407, "AM62LX_DEV_BOARD0_WKUP_OBSCLK0_IN_PARENT_WKUP_OBSCLK_MUX_SEL_OUT0", "MUX"},
	{ "AM62LX_DEV_BOARD0", 408, "AM62LX_DEV_BOARD0_WKUP_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 409, "AM62LX_DEV_BOARD0_WKUP_OBSCLK0_IN", "MUX"},
	{ "AM62LX_DEV_BOARD0", 410, "AM62LX_DEV_BOARD0_WKUP_SYSCLKOUT0_IN", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 411, "AM62LX_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 412, "AM62LX_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 413, "AM62LX_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 414, "AM62LX_DEV_BOARD0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 415, "AM62LX_DEV_BOARD0_GPMC0_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 416, "AM62LX_DEV_BOARD0_I2C0_SCL_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 417, "AM62LX_DEV_BOARD0_I2C1_SCL_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 418, "AM62LX_DEV_BOARD0_I2C2_SCL_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 419, "AM62LX_DEV_BOARD0_I2C3_SCL_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 420, "AM62LX_DEV_BOARD0_MCASP0_ACLKR_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 421, "AM62LX_DEV_BOARD0_MCASP0_ACLKX_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 422, "AM62LX_DEV_BOARD0_MCASP0_AFSR_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 423, "AM62LX_DEV_BOARD0_MCASP0_AFSX_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 424, "AM62LX_DEV_BOARD0_MCASP1_ACLKR_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 425, "AM62LX_DEV_BOARD0_MCASP1_ACLKX_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 426, "AM62LX_DEV_BOARD0_MCASP1_AFSR_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 427, "AM62LX_DEV_BOARD0_MCASP1_AFSX_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 428, "AM62LX_DEV_BOARD0_MCASP2_ACLKR_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 429, "AM62LX_DEV_BOARD0_MCASP2_ACLKX_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 430, "AM62LX_DEV_BOARD0_MCASP2_AFSR_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 431, "AM62LX_DEV_BOARD0_MCASP2_AFSX_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 432, "AM62LX_DEV_BOARD0_MMC0_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 433, "AM62LX_DEV_BOARD0_MMC0_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 434, "AM62LX_DEV_BOARD0_MMC1_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 435, "AM62LX_DEV_BOARD0_MMC1_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 436, "AM62LX_DEV_BOARD0_MMC2_CLKLB_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 437, "AM62LX_DEV_BOARD0_MMC2_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 438, "AM62LX_DEV_BOARD0_OSPI0_DQS_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 439, "AM62LX_DEV_BOARD0_OSPI0_LBCLKO_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 440, "AM62LX_DEV_BOARD0_RMII1_REF_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 441, "AM62LX_DEV_BOARD0_RMII2_REF_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 442, "AM62LX_DEV_BOARD0_TCK_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 443, "AM62LX_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 444, "AM62LX_DEV_BOARD0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_BOARD0", 445, "AM62LX_DEV_BOARD0_WKUP_I2C0_SCL_OUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 446, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 447, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 448, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 449, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 450, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 451, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2", "PARENT"},
	{ "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD", 452, "AM62LX_DEV_WKUP_GTCCLK_SEL_DEV_VD_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 453, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 454, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT8_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 455, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT0_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 456, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT4_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 457, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT0_CLK_DUP0", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 458, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 459, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 460, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_WKUP_32KHZ_GEN_0_HSDIVOUT0_CLK8", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 461, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_WKUP_0_HSDIVOUT0_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 462, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "MUX"},
	{ "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD", 463, "AM62LX_DEV_WKUP_OBSCLK_MUX_SEL_DEV_VD_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 464, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_RTCSS_WKUP_0_OSC_32K_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 465, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 466, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_WKUP_0_HSDIVOUT0_CLK2", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 467, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT8_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 468, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 469, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 470, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD", 471, "AM62LX_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 472, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 473, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 474, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 475, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 476, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62L_A53_256KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 477, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 478, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 479, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_WKUP_32KHZ_GEN_0_HSDIVOUT0_CLK8", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 480, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT0_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 481, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 482, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "MUX"},
	{ "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD", 483, "AM62LX_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK", "MUX"},
	{ "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD", 484, "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "PARENT"},
	{ "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD", 485, "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_WKUP_32KHZ_GEN_0_HSDIVOUT0_CLK8", "PARENT"},
	{ "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD", 486, "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3_DUP0", "PARENT"},
	{ "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD", 487, "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_RTCSS_WKUP_0_OSC_32K_CLK", "PARENT"},
	{ "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD", 488, "AM62LX_DEV_CLK_32K_RC_SEL_DEV_VD_CLK", "MUX"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 489, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 490, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 491, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 492, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 493, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 494, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 495, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 496, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 497, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 498, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT1_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 499, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER1_CLKSEL_VD", 500, "AM62LX_DEV_TIMER1_CLKSEL_VD_CLK", "MUX"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 501, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 502, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 503, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 504, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 505, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 506, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 507, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 508, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 509, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 510, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_WKUP_0_HSDIVOUT1_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 511, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_TIMER3_CLKSEL_VD", 512, "AM62LX_DEV_TIMER3_CLKSEL_VD_CLK", "MUX"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 513, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 514, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 515, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 516, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_WKUP_0_HSDIVOUT7_CLK", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 517, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_EXT_REFCLK0_OUT", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 518, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 519, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 520, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "PARENT"},
	{ "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD", 521, "AM62LX_DEV_WKUP_TIMER1_CLKSEL_VD_CLK", "MUX"},
};
