INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/ Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga
INFO: [VRFC 10-311] analyzing module direction_display
INFO: [VRFC 10-311] analyzing module segament_display
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module switch_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
INFO: [VRFC 10-311] analyzing module clock_divider_count
INFO: [VRFC 10-311] analyzing module flip_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/Lab3_TeamX_Parameterized_Ping_Pong_Counter_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter_t
