INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.sim/sim_1/impl/timing/project_clock_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_clock
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_clock
WARNING: [VRFC 10-1195] overwriting previous definition of module project_clock [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.sim/sim_1/impl/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [G:/Project_Clock/project_1/project_1.sim/sim_1/impl/timing/glbl.v:6]
