<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › powerdomain2xxx_3xxx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>powerdomain2xxx_3xxx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP2 and OMAP3 powerdomain control</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2011 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2009 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Derived from mach-omap2/powerdomain.c written by Paul Walmsley</span>
<span class="cm"> * Rajendra Nayak &lt;rnayak@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/bug.h&gt;</span>

<span class="cp">#include &lt;plat/prcm.h&gt;</span>

<span class="cp">#include &quot;powerdomain.h&quot;</span>
<span class="cp">#include &quot;prm.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-24xx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-34xx.h&quot;</span>


<span class="cm">/* Common functions across OMAP2 and OMAP3 */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_set_next_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pwrst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap2_prm_rmw_mod_reg_bits</span><span class="p">(</span><span class="n">OMAP_POWERSTATE_MASK</span><span class="p">,</span>
				<span class="p">(</span><span class="n">pwrst</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP_POWERSTATE_SHIFT</span><span class="p">),</span>
				<span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span> <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_read_next_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">,</span>
					     <span class="n">OMAP_POWERSTATE_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_read_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP2_PM_PWSTST</span><span class="p">,</span>
					     <span class="n">OMAP_POWERSTATEST_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_set_mem_onst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bank</span><span class="p">,</span>
								<span class="n">u8</span> <span class="n">pwrst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">omap2_pwrdm_get_mem_bank_onstate_mask</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>

	<span class="n">omap2_prm_rmw_mod_reg_bits</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="p">(</span><span class="n">pwrst</span> <span class="o">&lt;&lt;</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">m</span><span class="p">)),</span> <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
				   <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_set_mem_retst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bank</span><span class="p">,</span>
								<span class="n">u8</span> <span class="n">pwrst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">omap2_pwrdm_get_mem_bank_retst_mask</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>

	<span class="n">omap2_prm_rmw_mod_reg_bits</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="p">(</span><span class="n">pwrst</span> <span class="o">&lt;&lt;</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">m</span><span class="p">)),</span> <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
				   <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_read_mem_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">omap2_pwrdm_get_mem_bank_stst_mask</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span> <span class="n">OMAP2_PM_PWSTST</span><span class="p">,</span>
					     <span class="n">m</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_read_mem_retst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">omap2_pwrdm_get_mem_bank_retst_mask</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_set_logic_retst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pwrst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">pwrst</span> <span class="o">&lt;&lt;</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">OMAP3430_LOGICL1CACHERETSTATE_MASK</span><span class="p">);</span>
	<span class="n">omap2_prm_rmw_mod_reg_bits</span><span class="p">(</span><span class="n">OMAP3430_LOGICL1CACHERETSTATE_MASK</span><span class="p">,</span> <span class="n">v</span><span class="p">,</span>
				   <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span> <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_pwrdm_wait_transition</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">c</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * REVISIT: pwrdm_wait_transition() may be better implemented</span>
<span class="cm">	 * via a callback and a periodic timer check -- how long do we expect</span>
<span class="cm">	 * powerdomain transitions to take?</span>
<span class="cm">	 */</span>

	<span class="cm">/* XXX Is this udelay() value meaningful? */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">omap2_prm_read_mod_reg</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span> <span class="n">OMAP2_PM_PWSTST</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="n">OMAP_INTRANSITION_MASK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">c</span><span class="o">++</span> <span class="o">&lt;</span> <span class="n">PWRDM_TRANSITION_BAILOUT</span><span class="p">))</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span> <span class="o">&gt;</span> <span class="n">PWRDM_TRANSITION_BAILOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;powerdomain: waited too long for &quot;</span>
			<span class="s">&quot;powerdomain %s to complete transition</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;powerdomain: completed transition in %d loops</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Applicable only for OMAP3. Not supported on OMAP2 */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_read_prev_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP3430_PM_PREPWSTST</span><span class="p">,</span>
					     <span class="n">OMAP3430_LASTPOWERSTATEENTERED_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_read_logic_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP2_PM_PWSTST</span><span class="p">,</span>
					     <span class="n">OMAP3430_LOGICSTATEST_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_read_logic_retst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">,</span>
					     <span class="n">OMAP3430_LOGICSTATEST_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_read_prev_logic_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					     <span class="n">OMAP3430_PM_PREPWSTST</span><span class="p">,</span>
					     <span class="n">OMAP3430_LASTLOGICSTATEENTERED_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_get_mem_bank_lastmemst_mask</span><span class="p">(</span><span class="n">u8</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bank</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="n">OMAP3430_LASTMEM1STATEENTERED_MASK</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">return</span> <span class="n">OMAP3430_LASTMEM2STATEENTERED_MASK</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="n">OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_MASK</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="n">OMAP3430_LASTL2FLATMEMSTATEENTERED_MASK</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span> <span class="cm">/* should never happen */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EEXIST</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_read_prev_mem_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">omap3_get_mem_bank_lastmemst_mask</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">omap2_prm_read_mod_bits_shift</span><span class="p">(</span><span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
				<span class="n">OMAP3430_PM_PREPWSTST</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_clear_all_prev_pwrst</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap2_prm_write_mod_reg</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span> <span class="n">OMAP3430_PM_PREPWSTST</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_enable_hdwr_sar</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_rmw_mod_reg_bits</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span>
					  <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP3430ES2_SAVEANDRESTORE_SHIFT</span><span class="p">,</span>
					  <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span> <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap3_pwrdm_disable_hdwr_sar</span><span class="p">(</span><span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">pwrdm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2_prm_rmw_mod_reg_bits</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">OMAP3430ES2_SAVEANDRESTORE_SHIFT</span><span class="p">,</span>
					  <span class="mi">0</span><span class="p">,</span> <span class="n">pwrdm</span><span class="o">-&gt;</span><span class="n">prcm_offs</span><span class="p">,</span>
					  <span class="n">OMAP2_PM_PWSTCTRL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pwrdm_ops</span> <span class="n">omap2_pwrdm_operations</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pwrdm_set_next_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_next_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_next_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_next_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_set_logic_retst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_logic_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_set_mem_onst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_mem_onst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_set_mem_retst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_mem_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_mem_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_mem_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_mem_retst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_mem_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_wait_transition</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_wait_transition</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pwrdm_ops</span> <span class="n">omap3_pwrdm_operations</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pwrdm_set_next_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_next_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_next_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_next_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_prev_pwrst</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_read_prev_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_set_logic_retst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_logic_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_logic_pwrst</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_read_logic_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_logic_retst</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_read_logic_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_prev_logic_pwrst</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_read_prev_logic_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_set_mem_onst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_mem_onst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_set_mem_retst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_set_mem_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_mem_pwrst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_mem_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_mem_retst</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_read_mem_retst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_read_prev_mem_pwrst</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_read_prev_mem_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_clear_all_prev_pwrst</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_clear_all_prev_pwrst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_enable_hdwr_sar</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_enable_hdwr_sar</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_disable_hdwr_sar</span>	<span class="o">=</span> <span class="n">omap3_pwrdm_disable_hdwr_sar</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm_wait_transition</span>	<span class="o">=</span> <span class="n">omap2_pwrdm_wait_transition</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
