dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UART:BUART:rx_load_fifo\" macrocell 0 2 1 1
set_location "\UART:BUART:tx_state_2\" macrocell 1 2 0 0
set_location "\UART:BUART:rx_state_2\" macrocell 0 2 1 0
set_location "\PWM_2:PWMUDB:status_0\" macrocell 2 1 1 0
set_location "\PWM_1:PWMUDB:runmode_enable\" macrocell 3 0 0 0
set_location "\UART:BUART:pollcount_1\" macrocell 0 1 0 0
set_location "\UART:BUART:pollcount_0\" macrocell 0 1 0 2
set_location "\UART:BUART:sRX:RxBitCounter\" count7cell 0 2 7 
set_location "\PWM_1:PWMUDB:genblk8:stsreg\" statusicell 3 0 4 
set_location "\UART:BUART:rx_last\" macrocell 0 1 0 1
set_location "\UART:BUART:rx_state_3\" macrocell 0 2 1 2
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 1 1 2 
set_location "Net_523" macrocell 3 1 1 1
set_location "\UART:BUART:rx_counter_load\" macrocell 0 2 0 1
set_location "\UART:BUART:rx_bitclk_enable\" macrocell 0 1 1 1
set_location "\UART:BUART:counter_load_not\" macrocell 1 2 1 1
set_location "\UART:BUART:sRX:RxShifter:u0\" datapathcell 0 1 2 
set_location "\UART:BUART:rx_state_0\" macrocell 0 2 0 0
set_location "\PWM_2:PWMUDB:genblk8:stsreg\" statusicell 2 1 4 
set_location "\UART:BUART:sRX:RxSts\" statusicell 0 1 4 
set_location "\UART:BUART:tx_ctrl_mark_last\" macrocell 0 1 1 2
set_location "\UART:BUART:rx_status_3\" macrocell 0 2 0 2
set_location "\UART:BUART:rx_status_5\" macrocell 0 1 1 3
set_location "__ONE__" macrocell 1 0 0 2
set_location "Net_317" macrocell 3 0 0 2
set_location "\UART:BUART:tx_status_0\" macrocell 1 1 0 1
set_location "\PWM_1:PWMUDB:sP16:pwmdp:u1\" datapathcell 3 0 2 
set_location "\UART:BUART:rx_status_4\" macrocell 0 1 1 0
set_location "\PWM_2:PWMUDB:runmode_enable\" macrocell 2 1 0 1
set_location "\UART:BUART:tx_status_2\" macrocell 1 1 1 0
set_location "Net_119" macrocell 1 1 1 1
set_location "\UART:BUART:rx_state_stop1_reg\" macrocell 0 2 1 3
set_location "\PWM_1:PWMUDB:prevCompare1\" macrocell 3 0 0 3
set_location "\PWM_1:PWMUDB:status_2\" macrocell 3 0 1 3
set_location "\PWM_2:PWMUDB:status_2\" macrocell 2 1 0 2
set_location "\PWM_2:PWMUDB:sP16:pwmdp:u1\" datapathcell 2 1 2 
set_location "\PWM_1:PWMUDB:sP16:pwmdp:u0\" datapathcell 2 0 2 
set_location "\UART:BUART:tx_bitclk\" macrocell 1 2 1 2
set_location "\UART:BUART:rx_postpoll\" macrocell 0 1 0 3
set_location "\UART:BUART:txn\" macrocell 1 1 0 0
set_location "\UART:BUART:tx_state_0\" macrocell 1 2 1 0
set_location "\PWM_2:PWMUDB:sP16:pwmdp:u0\" datapathcell 3 1 2 
set_location "\UART:BUART:sTX:TxSts\" statusicell 1 1 4 
set_location "\PWM_2:PWMUDB:prevCompare1\" macrocell 2 1 0 3
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 1 2 2 
set_location "\UART:BUART:tx_state_1\" macrocell 1 2 0 1
set_location "\PWM_1:PWMUDB:status_0\" macrocell 3 0 1 0
set_io "\LCD_Screen:LCDPort(6)\" iocell 2 6
set_io "\LCD_Screen:LCDPort(5)\" iocell 2 5
set_io "\LCD_Screen:LCDPort(3)\" iocell 2 3
set_io "\LCD_Screen:LCDPort(4)\" iocell 2 4
# Note: port 12 is the logical name for port 7
set_io "Pin_SW4(0)" iocell 12 2
# Note: port 12 is the logical name for port 7
set_io "Pin_SW3(0)" iocell 12 3
# Note: port 12 is the logical name for port 7
set_io "Pin_SW2(0)" iocell 12 4
set_location "\ADC_DelSig:DSM\" dsmodcell -1 -1 0
set_io "Rx(0)" iocell 1 4
set_location "\PWM_2:PWMUDB:genblk1:ctrlreg\" controlcell 2 1 6 
set_io "ROW0(0)" iocell 3 5
set_location "\VDAC:viDAC8\" vidaccell -1 -1 0
set_location "\PWM_1:PWMUDB:genblk1:ctrlreg\" controlcell 3 0 6 
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "ROW1(0)" iocell 3 6
set_location "\Timer:TimerHW\" timercell -1 -1 0
set_location "\ADC_DelSig:IRQ\" interrupt -1 -1 29
set_location "Rx_Int" interrupt -1 -1 0
set_io "ROW2(0)" iocell 3 7
set_io "COL1(0)" iocell 3 1
set_io "Pin_D1(0)" iocell 0 0
set_io "Pin_D2(0)" iocell 0 1
set_io "Pin_D3(0)" iocell 0 5
set_io "Pin_D4(0)" iocell 0 6
set_io "\LCD_Screen:LCDPort(0)\" iocell 2 0
set_io "COL2(0)" iocell 3 3
set_io "COL3(0)" iocell 3 4
set_io "Pin_Pot(0)" iocell 0 7
set_io "Pin_photoresistor(0)" iocell 2 7
# Note: port 15 is the logical name for port 8
set_io "DAC_OUT(0)" iocell 15 5
# Note: port 15 is the logical name for port 8
set_io "ROW3(0)" iocell 15 0
set_io "Tx(0)" iocell 1 5
set_location "\ADC_DelSig:DEC\" decimatorcell -1 -1 0
# Note: port 15 is the logical name for port 8
set_io "Pin_Servo2(0)" iocell 15 3
# Note: port 15 is the logical name for port 8
set_io "Pin_Servo1(0)" iocell 15 2
# Note: port 12 is the logical name for port 7
set_io "Pin_SW1(0)" iocell 12 5
set_io "\LCD_Screen:LCDPort(2)\" iocell 2 2
set_io "\LCD_Screen:LCDPort(1)\" iocell 2 1
