<profile>

<section name = "Vivado HLS Report for 'yuv_filter_yuv2rgb'" level="0">
<item name = "Date">Fri May 08 12:54:55 2015
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.75, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40007, 2457607, 40007, 2457607, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y">40005, 2457605, 7, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 5, 0, 278</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 82</column>
<column name="Register">-, -, 266, 28</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 6, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_236_p2">*, 1, 0, 0, 16, 16</column>
<column name="tmp_22_fu_353_p2">*, 1, 0, 0, 9, 9</column>
<column name="tmp_23_fu_371_p2">*, 1, 0, 0, 8, 9</column>
<column name="tmp_26_fu_519_p2">*, 1, 0, 0, 8, 8</column>
<column name="tmp_27_fu_410_p2">*, 1, 0, 0, 8, 9</column>
<column name="indvar_flatten_next_fu_247_p2">+, 0, 0, 32, 32, 1</column>
<column name="p_addr1_fu_317_p2">+, 0, 0, 13, 27, 27</column>
<column name="p_addr_fu_311_p2">+, 0, 0, 13, 27, 27</column>
<column name="tmp2_fu_447_p2">+, 0, 0, 18, 18, 18</column>
<column name="tmp_29_fu_456_p2">+, 0, 0, 19, 19, 19</column>
<column name="x_s_fu_266_p2">+, 0, 0, 16, 16, 1</column>
<column name="y_3_fu_280_p2">+, 0, 0, 16, 16, 1</column>
<column name="out_channels_ch1_d0">Select, 0, 0, 8, 1, 8</column>
<column name="out_channels_ch2_d0">Select, 0, 0, 8, 1, 8</column>
<column name="out_channels_ch3_d0">Select, 0, 0, 8, 1, 8</column>
<column name="p_phitmp2_fu_593_p3">Select, 0, 0, 2, 1, 2</column>
<column name="p_phitmp3_fu_567_p3">Select, 0, 0, 2, 1, 2</column>
<column name="p_phitmp_fu_495_p3">Select, 0, 0, 2, 1, 2</column>
<column name="x_mid2_fu_272_p3">Select, 0, 0, 16, 1, 16</column>
<column name="y_mid2_fu_258_p3">Select, 0, 0, 16, 1, 1</column>
<column name="exitcond_flatten_fu_242_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="exitcond_fu_253_p2">icmp, 0, 0, 20, 16, 16</column>
<column name="icmp1_fu_588_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="icmp2_fu_562_p2">icmp, 0, 0, 3, 3, 1</column>
<column name="icmp_fu_490_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="tmp_3_fu_503_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_6_fu_601_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_9_fu_575_p2">or, 0, 0, 1, 1, 1</column>
<column name="D_fu_337_p2">xor, 0, 0, 9, 8, 9</column>
<column name="E_fu_343_p2">xor, 0, 0, 9, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it6">1, 2, 1, 2</column>
<column name="indvar_flatten_reg_194">32, 2, 32, 64</column>
<column name="x_phi_fu_209_p4">16, 2, 16, 32</column>
<column name="x_reg_205">16, 2, 16, 32</column>
<column name="y_reg_216">16, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="D_reg_695">8, 0, 8, 0</column>
<column name="E_reg_702">8, 0, 8, 0</column>
<column name="Y_reg_680">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_D_reg_695_pp0_it4">8, 0, 8, 0</column>
<column name="bound_reg_635">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_640">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_194">32, 0, 32, 0</column>
<column name="phitmp2_reg_760">8, 0, 8, 0</column>
<column name="phitmp3_reg_745">8, 0, 8, 0</column>
<column name="phitmp_reg_725">8, 0, 8, 0</column>
<column name="tmp1_reg_730">17, 0, 18, 1</column>
<column name="tmp_10_reg_666">27, 0, 64, 37</column>
<column name="tmp_11_reg_740">1, 0, 1, 0</column>
<column name="tmp_1_reg_715">2, 0, 2, 0</column>
<column name="tmp_24_reg_708">17, 0, 18, 1</column>
<column name="tmp_2_reg_720">1, 0, 1, 0</column>
<column name="tmp_4_reg_750">2, 0, 2, 0</column>
<column name="tmp_5_reg_755">1, 0, 1, 0</column>
<column name="tmp_8_reg_735">3, 0, 3, 0</column>
<column name="x_mid2_reg_654">16, 0, 16, 0</column>
<column name="x_reg_205">16, 0, 16, 0</column>
<column name="y_mid2_reg_649">16, 0, 16, 0</column>
<column name="y_reg_216">16, 0, 16, 0</column>
<column name="exitcond_flatten_reg_640">0, 1, 1, 0</column>
<column name="tmp_10_reg_666">0, 27, 64, 37</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, yuv_filter_yuv2rgb, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="in_width_read">in, 16, ap_none, in_width_read, scalar</column>
<column name="in_height_read">in, 16, ap_none, in_height_read, scalar</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
