# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_14/design_1_axi_interconnect_0_imp_xbar_14.xci
# IP: The module: 'design_1_axi_interconnect_0_imp_xbar_14' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_14/design_1_axi_interconnect_0_imp_xbar_14_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_axi_interconnect_0_imp_xbar_14'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_14/design_1_axi_interconnect_0_imp_xbar_14.xci
# IP: The module: 'design_1_axi_interconnect_0_imp_xbar_14' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_imp_xbar_14/design_1_axi_interconnect_0_imp_xbar_14_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_axi_interconnect_0_imp_xbar_14'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
