
008_Hook_Functions_Sleep_Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ef8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08006088  08006088  00016088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006164  08006164  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08006164  08006164  00016164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800616c  0800616c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800616c  0800616c  0001616c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006170  08006170  00016170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006174  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013480  20000014  08006188  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20013494  08006188  00023494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148f2  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e37  00000000  00000000  00034936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  00037770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  00038ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022cbd  00000000  00000000  00039cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152d6  00000000  00000000  0005c995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6c0d  00000000  00000000  00071c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00148878  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000518c  00000000  00000000  001488c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006070 	.word	0x08006070

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08006070 	.word	0x08006070

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012ec8 	.word	0x20012ec8

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000274:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000278:	f000 b974 	b.w	8000564 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468e      	mov	lr, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14d      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4694      	mov	ip, r2
 80002a6:	d969      	bls.n	800037c <__udivmoddi4+0xe8>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b152      	cbz	r2, 80002c4 <__udivmoddi4+0x30>
 80002ae:	fa01 f302 	lsl.w	r3, r1, r2
 80002b2:	f1c2 0120 	rsb	r1, r2, #32
 80002b6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ba:	fa0c fc02 	lsl.w	ip, ip, r2
 80002be:	ea41 0e03 	orr.w	lr, r1, r3
 80002c2:	4094      	lsls	r4, r2
 80002c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002c8:	0c21      	lsrs	r1, r4, #16
 80002ca:	fbbe f6f8 	udiv	r6, lr, r8
 80002ce:	fa1f f78c 	uxth.w	r7, ip
 80002d2:	fb08 e316 	mls	r3, r8, r6, lr
 80002d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002da:	fb06 f107 	mul.w	r1, r6, r7
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ea:	f080 811f 	bcs.w	800052c <__udivmoddi4+0x298>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 811c 	bls.w	800052c <__udivmoddi4+0x298>
 80002f4:	3e02      	subs	r6, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a5b      	subs	r3, r3, r1
 80002fa:	b2a4      	uxth	r4, r4
 80002fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000300:	fb08 3310 	mls	r3, r8, r0, r3
 8000304:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000308:	fb00 f707 	mul.w	r7, r0, r7
 800030c:	42a7      	cmp	r7, r4
 800030e:	d90a      	bls.n	8000326 <__udivmoddi4+0x92>
 8000310:	eb1c 0404 	adds.w	r4, ip, r4
 8000314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000318:	f080 810a 	bcs.w	8000530 <__udivmoddi4+0x29c>
 800031c:	42a7      	cmp	r7, r4
 800031e:	f240 8107 	bls.w	8000530 <__udivmoddi4+0x29c>
 8000322:	4464      	add	r4, ip
 8000324:	3802      	subs	r0, #2
 8000326:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032a:	1be4      	subs	r4, r4, r7
 800032c:	2600      	movs	r6, #0
 800032e:	b11d      	cbz	r5, 8000338 <__udivmoddi4+0xa4>
 8000330:	40d4      	lsrs	r4, r2
 8000332:	2300      	movs	r3, #0
 8000334:	e9c5 4300 	strd	r4, r3, [r5]
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0xc2>
 8000342:	2d00      	cmp	r5, #0
 8000344:	f000 80ef 	beq.w	8000526 <__udivmoddi4+0x292>
 8000348:	2600      	movs	r6, #0
 800034a:	e9c5 0100 	strd	r0, r1, [r5]
 800034e:	4630      	mov	r0, r6
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	fab3 f683 	clz	r6, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d14a      	bne.n	80003f4 <__udivmoddi4+0x160>
 800035e:	428b      	cmp	r3, r1
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xd4>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 80f9 	bhi.w	800055a <__udivmoddi4+0x2c6>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb61 0303 	sbc.w	r3, r1, r3
 800036e:	2001      	movs	r0, #1
 8000370:	469e      	mov	lr, r3
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e0      	beq.n	8000338 <__udivmoddi4+0xa4>
 8000376:	e9c5 4e00 	strd	r4, lr, [r5]
 800037a:	e7dd      	b.n	8000338 <__udivmoddi4+0xa4>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xec>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f282 	clz	r2, r2
 8000384:	2a00      	cmp	r2, #0
 8000386:	f040 8092 	bne.w	80004ae <__udivmoddi4+0x21a>
 800038a:	eba1 010c 	sub.w	r1, r1, ip
 800038e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000392:	fa1f fe8c 	uxth.w	lr, ip
 8000396:	2601      	movs	r6, #1
 8000398:	0c20      	lsrs	r0, r4, #16
 800039a:	fbb1 f3f7 	udiv	r3, r1, r7
 800039e:	fb07 1113 	mls	r1, r7, r3, r1
 80003a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a6:	fb0e f003 	mul.w	r0, lr, r3
 80003aa:	4288      	cmp	r0, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x12c>
 80003ae:	eb1c 0101 	adds.w	r1, ip, r1
 80003b2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x12a>
 80003b8:	4288      	cmp	r0, r1
 80003ba:	f200 80cb 	bhi.w	8000554 <__udivmoddi4+0x2c0>
 80003be:	4643      	mov	r3, r8
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003c8:	fb07 1110 	mls	r1, r7, r0, r1
 80003cc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003d0:	fb0e fe00 	mul.w	lr, lr, r0
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x156>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e0:	d202      	bcs.n	80003e8 <__udivmoddi4+0x154>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f200 80bb 	bhi.w	800055e <__udivmoddi4+0x2ca>
 80003e8:	4608      	mov	r0, r1
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003f2:	e79c      	b.n	800032e <__udivmoddi4+0x9a>
 80003f4:	f1c6 0720 	rsb	r7, r6, #32
 80003f8:	40b3      	lsls	r3, r6
 80003fa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003fe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000402:	fa20 f407 	lsr.w	r4, r0, r7
 8000406:	fa01 f306 	lsl.w	r3, r1, r6
 800040a:	431c      	orrs	r4, r3
 800040c:	40f9      	lsrs	r1, r7
 800040e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000412:	fa00 f306 	lsl.w	r3, r0, r6
 8000416:	fbb1 f8f9 	udiv	r8, r1, r9
 800041a:	0c20      	lsrs	r0, r4, #16
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fb09 1118 	mls	r1, r9, r8, r1
 8000424:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000428:	fb08 f00e 	mul.w	r0, r8, lr
 800042c:	4288      	cmp	r0, r1
 800042e:	fa02 f206 	lsl.w	r2, r2, r6
 8000432:	d90b      	bls.n	800044c <__udivmoddi4+0x1b8>
 8000434:	eb1c 0101 	adds.w	r1, ip, r1
 8000438:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800043c:	f080 8088 	bcs.w	8000550 <__udivmoddi4+0x2bc>
 8000440:	4288      	cmp	r0, r1
 8000442:	f240 8085 	bls.w	8000550 <__udivmoddi4+0x2bc>
 8000446:	f1a8 0802 	sub.w	r8, r8, #2
 800044a:	4461      	add	r1, ip
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f9 	udiv	r0, r1, r9
 8000454:	fb09 1110 	mls	r1, r9, r0, r1
 8000458:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800045c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000460:	458e      	cmp	lr, r1
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x1e2>
 8000464:	eb1c 0101 	adds.w	r1, ip, r1
 8000468:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800046c:	d26c      	bcs.n	8000548 <__udivmoddi4+0x2b4>
 800046e:	458e      	cmp	lr, r1
 8000470:	d96a      	bls.n	8000548 <__udivmoddi4+0x2b4>
 8000472:	3802      	subs	r0, #2
 8000474:	4461      	add	r1, ip
 8000476:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047a:	fba0 9402 	umull	r9, r4, r0, r2
 800047e:	eba1 010e 	sub.w	r1, r1, lr
 8000482:	42a1      	cmp	r1, r4
 8000484:	46c8      	mov	r8, r9
 8000486:	46a6      	mov	lr, r4
 8000488:	d356      	bcc.n	8000538 <__udivmoddi4+0x2a4>
 800048a:	d053      	beq.n	8000534 <__udivmoddi4+0x2a0>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x212>
 800048e:	ebb3 0208 	subs.w	r2, r3, r8
 8000492:	eb61 010e 	sbc.w	r1, r1, lr
 8000496:	fa01 f707 	lsl.w	r7, r1, r7
 800049a:	fa22 f306 	lsr.w	r3, r2, r6
 800049e:	40f1      	lsrs	r1, r6
 80004a0:	431f      	orrs	r7, r3
 80004a2:	e9c5 7100 	strd	r7, r1, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	40d8      	lsrs	r0, r3
 80004b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b8:	fa21 f303 	lsr.w	r3, r1, r3
 80004bc:	4091      	lsls	r1, r2
 80004be:	4301      	orrs	r1, r0
 80004c0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c4:	fa1f fe8c 	uxth.w	lr, ip
 80004c8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004cc:	fb07 3610 	mls	r6, r7, r0, r3
 80004d0:	0c0b      	lsrs	r3, r1, #16
 80004d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004d6:	fb00 f60e 	mul.w	r6, r0, lr
 80004da:	429e      	cmp	r6, r3
 80004dc:	fa04 f402 	lsl.w	r4, r4, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x260>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ea:	d22f      	bcs.n	800054c <__udivmoddi4+0x2b8>
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d92d      	bls.n	800054c <__udivmoddi4+0x2b8>
 80004f0:	3802      	subs	r0, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	1b9b      	subs	r3, r3, r6
 80004f6:	b289      	uxth	r1, r1
 80004f8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004fc:	fb07 3316 	mls	r3, r7, r6, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb06 f30e 	mul.w	r3, r6, lr
 8000508:	428b      	cmp	r3, r1
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x28a>
 800050c:	eb1c 0101 	adds.w	r1, ip, r1
 8000510:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000514:	d216      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 8000516:	428b      	cmp	r3, r1
 8000518:	d914      	bls.n	8000544 <__udivmoddi4+0x2b0>
 800051a:	3e02      	subs	r6, #2
 800051c:	4461      	add	r1, ip
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000524:	e738      	b.n	8000398 <__udivmoddi4+0x104>
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e705      	b.n	8000338 <__udivmoddi4+0xa4>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e3      	b.n	80002f8 <__udivmoddi4+0x64>
 8000530:	4618      	mov	r0, r3
 8000532:	e6f8      	b.n	8000326 <__udivmoddi4+0x92>
 8000534:	454b      	cmp	r3, r9
 8000536:	d2a9      	bcs.n	800048c <__udivmoddi4+0x1f8>
 8000538:	ebb9 0802 	subs.w	r8, r9, r2
 800053c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000540:	3801      	subs	r0, #1
 8000542:	e7a3      	b.n	800048c <__udivmoddi4+0x1f8>
 8000544:	4646      	mov	r6, r8
 8000546:	e7ea      	b.n	800051e <__udivmoddi4+0x28a>
 8000548:	4620      	mov	r0, r4
 800054a:	e794      	b.n	8000476 <__udivmoddi4+0x1e2>
 800054c:	4640      	mov	r0, r8
 800054e:	e7d1      	b.n	80004f4 <__udivmoddi4+0x260>
 8000550:	46d0      	mov	r8, sl
 8000552:	e77b      	b.n	800044c <__udivmoddi4+0x1b8>
 8000554:	3b02      	subs	r3, #2
 8000556:	4461      	add	r1, ip
 8000558:	e732      	b.n	80003c0 <__udivmoddi4+0x12c>
 800055a:	4630      	mov	r0, r6
 800055c:	e709      	b.n	8000372 <__udivmoddi4+0xde>
 800055e:	4464      	add	r4, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e742      	b.n	80003ea <__udivmoddi4+0x156>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af02      	add	r7, sp, #8


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fb61 	bl	8000c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f867 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 f8cf 	bl	8000718 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //SEGGER_UART_init(250000);

  //CYCLCNT enable
  DWT_CTRL |= ( 1 << 0);
 800057a:	4b2b      	ldr	r3, [pc, #172]	; (8000628 <main+0xc0>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a2a      	ldr	r2, [pc, #168]	; (8000628 <main+0xc0>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6013      	str	r3, [r2, #0]

  //SEGGER_SYSVIEW_Conf();

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 2, &task1_handle);
 8000586:	f107 030c 	add.w	r3, r7, #12
 800058a:	9301      	str	r3, [sp, #4]
 800058c:	2302      	movs	r3, #2
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2300      	movs	r3, #0
 8000592:	22c8      	movs	r2, #200	; 0xc8
 8000594:	4925      	ldr	r1, [pc, #148]	; (800062c <main+0xc4>)
 8000596:	4826      	ldr	r0, [pc, #152]	; (8000630 <main+0xc8>)
 8000598:	f002 fba0 	bl	8002cdc <xTaskCreate>
 800059c:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d00a      	beq.n	80005ba <main+0x52>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a8:	f383 8811 	msr	BASEPRI, r3
 80005ac:	f3bf 8f6f 	isb	sy
 80005b0:	f3bf 8f4f 	dsb	sy
 80005b4:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b6:	bf00      	nop
 80005b8:	e7fe      	b.n	80005b8 <main+0x50>

  status = xTaskCreate(led_red_handler, "LED_red_task", 200,NULL, 2, &task2_handle);
 80005ba:	f107 0308 	add.w	r3, r7, #8
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	2302      	movs	r3, #2
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2300      	movs	r3, #0
 80005c6:	22c8      	movs	r2, #200	; 0xc8
 80005c8:	491a      	ldr	r1, [pc, #104]	; (8000634 <main+0xcc>)
 80005ca:	481b      	ldr	r0, [pc, #108]	; (8000638 <main+0xd0>)
 80005cc:	f002 fb86 	bl	8002cdc <xTaskCreate>
 80005d0:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d00a      	beq.n	80005ee <main+0x86>
        __asm volatile
 80005d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005dc:	f383 8811 	msr	BASEPRI, r3
 80005e0:	f3bf 8f6f 	isb	sy
 80005e4:	f3bf 8f4f 	dsb	sy
 80005e8:	617b      	str	r3, [r7, #20]
    }
 80005ea:	bf00      	nop
 80005ec:	e7fe      	b.n	80005ec <main+0x84>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &task3_handle);
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2302      	movs	r3, #2
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2300      	movs	r3, #0
 80005f8:	22c8      	movs	r2, #200	; 0xc8
 80005fa:	4910      	ldr	r1, [pc, #64]	; (800063c <main+0xd4>)
 80005fc:	4810      	ldr	r0, [pc, #64]	; (8000640 <main+0xd8>)
 80005fe:	f002 fb6d 	bl	8002cdc <xTaskCreate>
 8000602:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d00a      	beq.n	8000620 <main+0xb8>
        __asm volatile
 800060a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060e:	f383 8811 	msr	BASEPRI, r3
 8000612:	f3bf 8f6f 	isb	sy
 8000616:	f3bf 8f4f 	dsb	sy
 800061a:	613b      	str	r3, [r7, #16]
    }
 800061c:	bf00      	nop
 800061e:	e7fe      	b.n	800061e <main+0xb6>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000620:	f002 fcea 	bl	8002ff8 <vTaskStartScheduler>



  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0xbc>
 8000626:	bf00      	nop
 8000628:	e0001000 	.word	0xe0001000
 800062c:	08006088 	.word	0x08006088
 8000630:	080009d5 	.word	0x080009d5
 8000634:	08006098 	.word	0x08006098
 8000638:	08000a15 	.word	0x08000a15
 800063c:	080060a8 	.word	0x080060a8
 8000640:	080009f5 	.word	0x080009f5

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	; 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f005 fd04 	bl	8006060 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	; (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a0:	2302      	movs	r3, #2
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a4:	2301      	movs	r3, #1
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a8:	2310      	movs	r3, #16
 80006aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	2302      	movs	r3, #2
 80006ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006b8:	23a8      	movs	r3, #168	; 0xa8
 80006ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006bc:	2302      	movs	r3, #2
 80006be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c0:	2307      	movs	r3, #7
 80006c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fdc3 	bl	8001254 <HAL_RCC_OscConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d4:	f000 f9c8 	bl	8000a68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d8:	230f      	movs	r3, #15
 80006da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006dc:	2302      	movs	r3, #2
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2105      	movs	r1, #5
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f824 	bl	8001744 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000702:	f000 f9b1 	bl	8000a68 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	; 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	4ba2      	ldr	r3, [pc, #648]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4aa1      	ldr	r2, [pc, #644]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000738:	f043 0310 	orr.w	r3, r3, #16
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b9f      	ldr	r3, [pc, #636]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	4b9b      	ldr	r3, [pc, #620]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a9a      	ldr	r2, [pc, #616]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b98      	ldr	r3, [pc, #608]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b94      	ldr	r3, [pc, #592]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a93      	ldr	r2, [pc, #588]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b91      	ldr	r3, [pc, #580]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b8d      	ldr	r3, [pc, #564]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a8c      	ldr	r2, [pc, #560]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b8a      	ldr	r3, [pc, #552]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b86      	ldr	r3, [pc, #536]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a85      	ldr	r2, [pc, #532]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b83      	ldr	r3, [pc, #524]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b7f      	ldr	r3, [pc, #508]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a7e      	ldr	r2, [pc, #504]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b7c      	ldr	r3, [pc, #496]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	4879      	ldr	r0, [pc, #484]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80007dc:	f000 fcea 	bl	80011b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2101      	movs	r1, #1
 80007e4:	4877      	ldr	r0, [pc, #476]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 80007e6:	f000 fce5 	bl	80011b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ea:	2200      	movs	r2, #0
 80007ec:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f0:	4875      	ldr	r0, [pc, #468]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80007f2:	f000 fcdf 	bl	80011b4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007f6:	2308      	movs	r3, #8
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	486c      	ldr	r0, [pc, #432]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800080e:	f000 fb35 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000812:	2301      	movs	r3, #1
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	2301      	movs	r3, #1
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	4866      	ldr	r0, [pc, #408]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800082a:	f000 fb27 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800082e:	2308      	movs	r3, #8
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083e:	2305      	movs	r3, #5
 8000840:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	485e      	ldr	r0, [pc, #376]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800084a:	f000 fb17 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000852:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000856:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	485a      	ldr	r0, [pc, #360]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000864:	f000 fb0a 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000868:	2310      	movs	r3, #16
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2300      	movs	r3, #0
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000878:	2306      	movs	r3, #6
 800087a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	4852      	ldr	r0, [pc, #328]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000884:	f000 fafa 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000888:	23e0      	movs	r3, #224	; 0xe0
 800088a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000898:	2305      	movs	r3, #5
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	484a      	ldr	r0, [pc, #296]	; (80009cc <MX_GPIO_Init+0x2b4>)
 80008a4:	f000 faea 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008a8:	2304      	movs	r3, #4
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	4845      	ldr	r0, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008bc:	f000 fade 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d2:	2305      	movs	r3, #5
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	483c      	ldr	r0, [pc, #240]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008de:	f000 facd 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008e6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	4833      	ldr	r0, [pc, #204]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80008fc:	f000 fabe 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000900:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000912:	2306      	movs	r3, #6
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4829      	ldr	r0, [pc, #164]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800091e:	f000 faad 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000922:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4825      	ldr	r0, [pc, #148]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000938:	f000 faa0 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800093c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800094e:	230a      	movs	r3, #10
 8000950:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	481c      	ldr	r0, [pc, #112]	; (80009cc <MX_GPIO_Init+0x2b4>)
 800095a:	f000 fa8f 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800095e:	2320      	movs	r3, #32
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4815      	ldr	r0, [pc, #84]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 8000972:	f000 fa83 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000976:	f44f 7310 	mov.w	r3, #576	; 0x240
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800097c:	2312      	movs	r3, #18
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000980:	2301      	movs	r3, #1
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000988:	2304      	movs	r3, #4
 800098a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480f      	ldr	r0, [pc, #60]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 8000994:	f000 fa72 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80009ae:	f000 fa65 	bl	8000e7c <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020c00 	.word	0x40020c00
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400

080009d4 <led_green_handler>:

/* USER CODE BEGIN 4 */

static void led_green_handler(void* parameters)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

	while(1)
	{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009e0:	4803      	ldr	r0, [pc, #12]	; (80009f0 <led_green_handler+0x1c>)
 80009e2:	f000 fc00 	bl	80011e6 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 80009e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ea:	f002 facd 	bl	8002f88 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009ee:	e7f5      	b.n	80009dc <led_green_handler+0x8>
 80009f0:	40020c00 	.word	0x40020c00

080009f4 <led_orange_handler>:

}


static void led_orange_handler(void* parameters)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 80009fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a00:	4803      	ldr	r0, [pc, #12]	; (8000a10 <led_orange_handler+0x1c>)
 8000a02:	f000 fbf0 	bl	80011e6 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(800));
 8000a06:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000a0a:	f002 fabd 	bl	8002f88 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a0e:	e7f5      	b.n	80009fc <led_orange_handler+0x8>
 8000a10:	40020c00 	.word	0x40020c00

08000a14 <led_red_handler>:

}


static void led_red_handler(void* parameters)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a20:	4803      	ldr	r0, [pc, #12]	; (8000a30 <led_red_handler+0x1c>)
 8000a22:	f000 fbe0 	bl	80011e6 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(400));
 8000a26:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a2a:	f002 faad 	bl	8002f88 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a2e:	e7f5      	b.n	8000a1c <led_red_handler+0x8>
 8000a30:	40020c00 	.word	0x40020c00

08000a34 <vApplicationIdleHook>:

}


void vApplicationIdleHook( void )
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000a38:	2101      	movs	r1, #1
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f000 fbee 	bl	800121c <HAL_PWR_EnterSLEEPMode>

}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a04      	ldr	r2, [pc, #16]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d101      	bne.n	8000a5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a56:	f000 f90f 	bl	8000c78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40001000 	.word	0x40001000

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
	...

08000a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a86:	4a0f      	ldr	r2, [pc, #60]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a8e:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	603b      	str	r3, [r7, #0]
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa2:	4a08      	ldr	r2, [pc, #32]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aaa:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000ab6:	f003 fbf7 	bl	80042a8 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023800 	.word	0x40023800

08000ac8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08c      	sub	sp, #48	; 0x30
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	2036      	movs	r0, #54	; 0x36
 8000ade:	f000 f9a3 	bl	8000e28 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ae2:	2036      	movs	r0, #54	; 0x36
 8000ae4:	f000 f9bc 	bl	8000e60 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	4b1f      	ldr	r3, [pc, #124]	; (8000b6c <HAL_InitTick+0xa4>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af0:	4a1e      	ldr	r2, [pc, #120]	; (8000b6c <HAL_InitTick+0xa4>)
 8000af2:	f043 0310 	orr.w	r3, r3, #16
 8000af6:	6413      	str	r3, [r2, #64]	; 0x40
 8000af8:	4b1c      	ldr	r3, [pc, #112]	; (8000b6c <HAL_InitTick+0xa4>)
 8000afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afc:	f003 0310 	and.w	r3, r3, #16
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b04:	f107 0210 	add.w	r2, r7, #16
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4611      	mov	r1, r2
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f001 f824 	bl	8001b5c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b14:	f001 f80e 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b20:	4a13      	ldr	r2, [pc, #76]	; (8000b70 <HAL_InitTick+0xa8>)
 8000b22:	fba2 2303 	umull	r2, r3, r2, r3
 8000b26:	0c9b      	lsrs	r3, r3, #18
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b2c:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <HAL_InitTick+0xac>)
 8000b2e:	4a12      	ldr	r2, [pc, #72]	; (8000b78 <HAL_InitTick+0xb0>)
 8000b30:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b32:	4b10      	ldr	r3, [pc, #64]	; (8000b74 <HAL_InitTick+0xac>)
 8000b34:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b38:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b3a:	4a0e      	ldr	r2, [pc, #56]	; (8000b74 <HAL_InitTick+0xac>)
 8000b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b3e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <HAL_InitTick+0xac>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <HAL_InitTick+0xac>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b4c:	4809      	ldr	r0, [pc, #36]	; (8000b74 <HAL_InitTick+0xac>)
 8000b4e:	f001 f837 	bl	8001bc0 <HAL_TIM_Base_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d104      	bne.n	8000b62 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b58:	4806      	ldr	r0, [pc, #24]	; (8000b74 <HAL_InitTick+0xac>)
 8000b5a:	f001 f88b 	bl	8001c74 <HAL_TIM_Base_Start_IT>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	e000      	b.n	8000b64 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3730      	adds	r7, #48	; 0x30
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	431bde83 	.word	0x431bde83
 8000b74:	20000030 	.word	0x20000030
 8000b78:	40001000 	.word	0x40001000

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <NMI_Handler+0x4>

08000b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <MemManage_Handler+0x4>

08000b8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0
  //HAL_GPIO_EXTI_IRQHandler(B1_Pin);

  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bac:	4802      	ldr	r0, [pc, #8]	; (8000bb8 <TIM6_DAC_IRQHandler+0x10>)
 8000bae:	f001 f8d1 	bl	8001d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20000030 	.word	0x20000030

08000bbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <SystemInit+0x20>)
 8000bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <SystemInit+0x20>)
 8000bc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000be0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000be4:	480d      	ldr	r0, [pc, #52]	; (8000c1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000be6:	490e      	ldr	r1, [pc, #56]	; (8000c20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000be8:	4a0e      	ldr	r2, [pc, #56]	; (8000c24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bec:	e002      	b.n	8000bf4 <LoopCopyDataInit>

08000bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bf2:	3304      	adds	r3, #4

08000bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf8:	d3f9      	bcc.n	8000bee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bfa:	4a0b      	ldr	r2, [pc, #44]	; (8000c28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bfc:	4c0b      	ldr	r4, [pc, #44]	; (8000c2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c00:	e001      	b.n	8000c06 <LoopFillZerobss>

08000c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c04:	3204      	adds	r2, #4

08000c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c08:	d3fb      	bcc.n	8000c02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c0a:	f7ff ffd7 	bl	8000bbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c0e:	f005 f9e5 	bl	8005fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c12:	f7ff fca9 	bl	8000568 <main>
  bx  lr    
 8000c16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c20:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000c24:	08006174 	.word	0x08006174
  ldr r2, =_sbss
 8000c28:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000c2c:	20013494 	.word	0x20013494

08000c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c30:	e7fe      	b.n	8000c30 <ADC_IRQHandler>
	...

08000c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c38:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <HAL_Init+0x40>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0d      	ldr	r2, [pc, #52]	; (8000c74 <HAL_Init+0x40>)
 8000c3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c44:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <HAL_Init+0x40>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a0a      	ldr	r2, [pc, #40]	; (8000c74 <HAL_Init+0x40>)
 8000c4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <HAL_Init+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a07      	ldr	r2, [pc, #28]	; (8000c74 <HAL_Init+0x40>)
 8000c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	f000 f8d8 	bl	8000e12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c62:	2000      	movs	r0, #0
 8000c64:	f7ff ff30 	bl	8000ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c68:	f7ff ff06 	bl	8000a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40023c00 	.word	0x40023c00

08000c78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c7c:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_IncTick+0x20>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <HAL_IncTick+0x24>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4413      	add	r3, r2
 8000c88:	4a04      	ldr	r2, [pc, #16]	; (8000c9c <HAL_IncTick+0x24>)
 8000c8a:	6013      	str	r3, [r2, #0]
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	20000008 	.word	0x20000008
 8000c9c:	20000078 	.word	0x20000078

08000ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca4:	4b03      	ldr	r3, [pc, #12]	; (8000cb4 <HAL_GetTick+0x14>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	20000078 	.word	0x20000078

08000cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cea:	4a04      	ldr	r2, [pc, #16]	; (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	60d3      	str	r3, [r2, #12]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d04:	4b04      	ldr	r3, [pc, #16]	; (8000d18 <__NVIC_GetPriorityGrouping+0x18>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	0a1b      	lsrs	r3, r3, #8
 8000d0a:	f003 0307 	and.w	r3, r3, #7
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	db0b      	blt.n	8000d46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f003 021f 	and.w	r2, r3, #31
 8000d34:	4907      	ldr	r1, [pc, #28]	; (8000d54 <__NVIC_EnableIRQ+0x38>)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	095b      	lsrs	r3, r3, #5
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000e100 	.word	0xe000e100

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	db0a      	blt.n	8000d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	490c      	ldr	r1, [pc, #48]	; (8000da4 <__NVIC_SetPriority+0x4c>)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d80:	e00a      	b.n	8000d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4908      	ldr	r1, [pc, #32]	; (8000da8 <__NVIC_SetPriority+0x50>)
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	3b04      	subs	r3, #4
 8000d90:	0112      	lsls	r2, r2, #4
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	440b      	add	r3, r1
 8000d96:	761a      	strb	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000e100 	.word	0xe000e100
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b089      	sub	sp, #36	; 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f1c3 0307 	rsb	r3, r3, #7
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	bf28      	it	cs
 8000dca:	2304      	movcs	r3, #4
 8000dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	2b06      	cmp	r3, #6
 8000dd4:	d902      	bls.n	8000ddc <NVIC_EncodePriority+0x30>
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3b03      	subs	r3, #3
 8000dda:	e000      	b.n	8000dde <NVIC_EncodePriority+0x32>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43da      	mvns	r2, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	401a      	ands	r2, r3
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	43d9      	mvns	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	4313      	orrs	r3, r2
         );
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3724      	adds	r7, #36	; 0x24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ff4c 	bl	8000cb8 <__NVIC_SetPriorityGrouping>
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
 8000e34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e3a:	f7ff ff61 	bl	8000d00 <__NVIC_GetPriorityGrouping>
 8000e3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	68b9      	ldr	r1, [r7, #8]
 8000e44:	6978      	ldr	r0, [r7, #20]
 8000e46:	f7ff ffb1 	bl	8000dac <NVIC_EncodePriority>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e50:	4611      	mov	r1, r2
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff ff80 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e58:	bf00      	nop
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff ff54 	bl	8000d1c <__NVIC_EnableIRQ>
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b089      	sub	sp, #36	; 0x24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e86:	2300      	movs	r3, #0
 8000e88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	61fb      	str	r3, [r7, #28]
 8000e96:	e16b      	b.n	8001170 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e98:	2201      	movs	r2, #1
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	697a      	ldr	r2, [r7, #20]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	f040 815a 	bne.w	800116a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 0303 	and.w	r3, r3, #3
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d005      	beq.n	8000ece <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d130      	bne.n	8000f30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	2203      	movs	r2, #3
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	68da      	ldr	r2, [r3, #12]
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	69ba      	ldr	r2, [r7, #24]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f04:	2201      	movs	r2, #1
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	091b      	lsrs	r3, r3, #4
 8000f1a:	f003 0201 	and.w	r2, r3, #1
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	2b03      	cmp	r3, #3
 8000f3a:	d017      	beq.n	8000f6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	2203      	movs	r2, #3
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0303 	and.w	r3, r3, #3
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d123      	bne.n	8000fc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	08da      	lsrs	r2, r3, #3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3208      	adds	r2, #8
 8000f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	f003 0307 	and.w	r3, r3, #7
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	220f      	movs	r2, #15
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	691a      	ldr	r2, [r3, #16]
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	08da      	lsrs	r2, r3, #3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	3208      	adds	r2, #8
 8000fba:	69b9      	ldr	r1, [r7, #24]
 8000fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	2203      	movs	r2, #3
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 0203 	and.w	r2, r3, #3
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	f000 80b4 	beq.w	800116a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	4b60      	ldr	r3, [pc, #384]	; (8001188 <HAL_GPIO_Init+0x30c>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100a:	4a5f      	ldr	r2, [pc, #380]	; (8001188 <HAL_GPIO_Init+0x30c>)
 800100c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001010:	6453      	str	r3, [r2, #68]	; 0x44
 8001012:	4b5d      	ldr	r3, [pc, #372]	; (8001188 <HAL_GPIO_Init+0x30c>)
 8001014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800101e:	4a5b      	ldr	r2, [pc, #364]	; (800118c <HAL_GPIO_Init+0x310>)
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	089b      	lsrs	r3, r3, #2
 8001024:	3302      	adds	r3, #2
 8001026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	f003 0303 	and.w	r3, r3, #3
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	220f      	movs	r2, #15
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43db      	mvns	r3, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4013      	ands	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a52      	ldr	r2, [pc, #328]	; (8001190 <HAL_GPIO_Init+0x314>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d02b      	beq.n	80010a2 <HAL_GPIO_Init+0x226>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a51      	ldr	r2, [pc, #324]	; (8001194 <HAL_GPIO_Init+0x318>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d025      	beq.n	800109e <HAL_GPIO_Init+0x222>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a50      	ldr	r2, [pc, #320]	; (8001198 <HAL_GPIO_Init+0x31c>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d01f      	beq.n	800109a <HAL_GPIO_Init+0x21e>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4f      	ldr	r2, [pc, #316]	; (800119c <HAL_GPIO_Init+0x320>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d019      	beq.n	8001096 <HAL_GPIO_Init+0x21a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a4e      	ldr	r2, [pc, #312]	; (80011a0 <HAL_GPIO_Init+0x324>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d013      	beq.n	8001092 <HAL_GPIO_Init+0x216>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4d      	ldr	r2, [pc, #308]	; (80011a4 <HAL_GPIO_Init+0x328>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d00d      	beq.n	800108e <HAL_GPIO_Init+0x212>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4c      	ldr	r2, [pc, #304]	; (80011a8 <HAL_GPIO_Init+0x32c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d007      	beq.n	800108a <HAL_GPIO_Init+0x20e>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4b      	ldr	r2, [pc, #300]	; (80011ac <HAL_GPIO_Init+0x330>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d101      	bne.n	8001086 <HAL_GPIO_Init+0x20a>
 8001082:	2307      	movs	r3, #7
 8001084:	e00e      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 8001086:	2308      	movs	r3, #8
 8001088:	e00c      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 800108a:	2306      	movs	r3, #6
 800108c:	e00a      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 800108e:	2305      	movs	r3, #5
 8001090:	e008      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 8001092:	2304      	movs	r3, #4
 8001094:	e006      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 8001096:	2303      	movs	r3, #3
 8001098:	e004      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 800109a:	2302      	movs	r3, #2
 800109c:	e002      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <HAL_GPIO_Init+0x228>
 80010a2:	2300      	movs	r3, #0
 80010a4:	69fa      	ldr	r2, [r7, #28]
 80010a6:	f002 0203 	and.w	r2, r2, #3
 80010aa:	0092      	lsls	r2, r2, #2
 80010ac:	4093      	lsls	r3, r2
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010b4:	4935      	ldr	r1, [pc, #212]	; (800118c <HAL_GPIO_Init+0x310>)
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	089b      	lsrs	r3, r3, #2
 80010ba:	3302      	adds	r3, #2
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010c2:	4b3b      	ldr	r3, [pc, #236]	; (80011b0 <HAL_GPIO_Init+0x334>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	43db      	mvns	r3, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4013      	ands	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010e6:	4a32      	ldr	r2, [pc, #200]	; (80011b0 <HAL_GPIO_Init+0x334>)
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010ec:	4b30      	ldr	r3, [pc, #192]	; (80011b0 <HAL_GPIO_Init+0x334>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001104:	2b00      	cmp	r3, #0
 8001106:	d003      	beq.n	8001110 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001110:	4a27      	ldr	r2, [pc, #156]	; (80011b0 <HAL_GPIO_Init+0x334>)
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001116:	4b26      	ldr	r3, [pc, #152]	; (80011b0 <HAL_GPIO_Init+0x334>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800113a:	4a1d      	ldr	r2, [pc, #116]	; (80011b0 <HAL_GPIO_Init+0x334>)
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <HAL_GPIO_Init+0x334>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001164:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <HAL_GPIO_Init+0x334>)
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3301      	adds	r3, #1
 800116e:	61fb      	str	r3, [r7, #28]
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	2b0f      	cmp	r3, #15
 8001174:	f67f ae90 	bls.w	8000e98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001178:	bf00      	nop
 800117a:	bf00      	nop
 800117c:	3724      	adds	r7, #36	; 0x24
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800
 800118c:	40013800 	.word	0x40013800
 8001190:	40020000 	.word	0x40020000
 8001194:	40020400 	.word	0x40020400
 8001198:	40020800 	.word	0x40020800
 800119c:	40020c00 	.word	0x40020c00
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40021400 	.word	0x40021400
 80011a8:	40021800 	.word	0x40021800
 80011ac:	40021c00 	.word	0x40021c00
 80011b0:	40013c00 	.word	0x40013c00

080011b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	460b      	mov	r3, r1
 80011be:	807b      	strh	r3, [r7, #2]
 80011c0:	4613      	mov	r3, r2
 80011c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c4:	787b      	ldrb	r3, [r7, #1]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ca:	887a      	ldrh	r2, [r7, #2]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d0:	e003      	b.n	80011da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011d2:	887b      	ldrh	r3, [r7, #2]
 80011d4:	041a      	lsls	r2, r3, #16
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	619a      	str	r2, [r3, #24]
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011e6:	b480      	push	{r7}
 80011e8:	b085      	sub	sp, #20
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
 80011ee:	460b      	mov	r3, r1
 80011f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011f8:	887a      	ldrh	r2, [r7, #2]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4013      	ands	r3, r2
 80011fe:	041a      	lsls	r2, r3, #16
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	43d9      	mvns	r1, r3
 8001204:	887b      	ldrh	r3, [r7, #2]
 8001206:	400b      	ands	r3, r1
 8001208:	431a      	orrs	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	619a      	str	r2, [r3, #24]
}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <HAL_PWR_EnterSLEEPMode+0x34>)
 800122a:	691b      	ldr	r3, [r3, #16]
 800122c:	4a08      	ldr	r2, [pc, #32]	; (8001250 <HAL_PWR_EnterSLEEPMode+0x34>)
 800122e:	f023 0304 	bic.w	r3, r3, #4
 8001232:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001234:	78fb      	ldrb	r3, [r7, #3]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d101      	bne.n	800123e <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800123a:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 800123c:	e002      	b.n	8001244 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 800123e:	bf40      	sev
    __WFE();
 8001240:	bf20      	wfe
    __WFE();
 8001242:	bf20      	wfe
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d101      	bne.n	8001266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e267      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d075      	beq.n	800135e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001272:	4b88      	ldr	r3, [pc, #544]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b04      	cmp	r3, #4
 800127c:	d00c      	beq.n	8001298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800127e:	4b85      	ldr	r3, [pc, #532]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001286:	2b08      	cmp	r3, #8
 8001288:	d112      	bne.n	80012b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800128a:	4b82      	ldr	r3, [pc, #520]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001296:	d10b      	bne.n	80012b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001298:	4b7e      	ldr	r3, [pc, #504]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d05b      	beq.n	800135c <HAL_RCC_OscConfig+0x108>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d157      	bne.n	800135c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e242      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012b8:	d106      	bne.n	80012c8 <HAL_RCC_OscConfig+0x74>
 80012ba:	4b76      	ldr	r3, [pc, #472]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a75      	ldr	r2, [pc, #468]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	e01d      	b.n	8001304 <HAL_RCC_OscConfig+0xb0>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012d0:	d10c      	bne.n	80012ec <HAL_RCC_OscConfig+0x98>
 80012d2:	4b70      	ldr	r3, [pc, #448]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a6f      	ldr	r2, [pc, #444]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	4b6d      	ldr	r3, [pc, #436]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a6c      	ldr	r2, [pc, #432]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e00b      	b.n	8001304 <HAL_RCC_OscConfig+0xb0>
 80012ec:	4b69      	ldr	r3, [pc, #420]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a68      	ldr	r2, [pc, #416]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b66      	ldr	r3, [pc, #408]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a65      	ldr	r2, [pc, #404]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d013      	beq.n	8001334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7ff fcc8 	bl	8000ca0 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001314:	f7ff fcc4 	bl	8000ca0 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b64      	cmp	r3, #100	; 0x64
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e207      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001326:	4b5b      	ldr	r3, [pc, #364]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0xc0>
 8001332:	e014      	b.n	800135e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fcb4 	bl	8000ca0 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fcb0 	bl	8000ca0 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	; 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e1f3      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134e:	4b51      	ldr	r3, [pc, #324]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0xe8>
 800135a:	e000      	b.n	800135e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d063      	beq.n	8001432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136a:	4b4a      	ldr	r3, [pc, #296]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 030c 	and.w	r3, r3, #12
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00b      	beq.n	800138e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001376:	4b47      	ldr	r3, [pc, #284]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800137e:	2b08      	cmp	r3, #8
 8001380:	d11c      	bne.n	80013bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001382:	4b44      	ldr	r3, [pc, #272]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d116      	bne.n	80013bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800138e:	4b41      	ldr	r3, [pc, #260]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d005      	beq.n	80013a6 <HAL_RCC_OscConfig+0x152>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d001      	beq.n	80013a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e1c7      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013a6:	4b3b      	ldr	r3, [pc, #236]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	4937      	ldr	r1, [pc, #220]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013b6:	4313      	orrs	r3, r2
 80013b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ba:	e03a      	b.n	8001432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d020      	beq.n	8001406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c4:	4b34      	ldr	r3, [pc, #208]	; (8001498 <HAL_RCC_OscConfig+0x244>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ca:	f7ff fc69 	bl	8000ca0 <HAL_GetTick>
 80013ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d0:	e008      	b.n	80013e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d2:	f7ff fc65 	bl	8000ca0 <HAL_GetTick>
 80013d6:	4602      	mov	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e1a8      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e4:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d0f0      	beq.n	80013d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f0:	4b28      	ldr	r3, [pc, #160]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	4925      	ldr	r1, [pc, #148]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001400:	4313      	orrs	r3, r2
 8001402:	600b      	str	r3, [r1, #0]
 8001404:	e015      	b.n	8001432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001406:	4b24      	ldr	r3, [pc, #144]	; (8001498 <HAL_RCC_OscConfig+0x244>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140c:	f7ff fc48 	bl	8000ca0 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001414:	f7ff fc44 	bl	8000ca0 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e187      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001426:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0308 	and.w	r3, r3, #8
 800143a:	2b00      	cmp	r3, #0
 800143c:	d036      	beq.n	80014ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d016      	beq.n	8001474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001446:	4b15      	ldr	r3, [pc, #84]	; (800149c <HAL_RCC_OscConfig+0x248>)
 8001448:	2201      	movs	r2, #1
 800144a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800144c:	f7ff fc28 	bl	8000ca0 <HAL_GetTick>
 8001450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001454:	f7ff fc24 	bl	8000ca0 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e167      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0f0      	beq.n	8001454 <HAL_RCC_OscConfig+0x200>
 8001472:	e01b      	b.n	80014ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_RCC_OscConfig+0x248>)
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147a:	f7ff fc11 	bl	8000ca0 <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001480:	e00e      	b.n	80014a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001482:	f7ff fc0d 	bl	8000ca0 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d907      	bls.n	80014a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e150      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
 8001494:	40023800 	.word	0x40023800
 8001498:	42470000 	.word	0x42470000
 800149c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a0:	4b88      	ldr	r3, [pc, #544]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a4:	f003 0302 	and.w	r3, r3, #2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1ea      	bne.n	8001482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 8097 	beq.w	80015e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ba:	2300      	movs	r3, #0
 80014bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014be:	4b81      	ldr	r3, [pc, #516]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	4b7d      	ldr	r3, [pc, #500]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	4a7c      	ldr	r2, [pc, #496]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d8:	6413      	str	r3, [r2, #64]	; 0x40
 80014da:	4b7a      	ldr	r3, [pc, #488]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014e6:	2301      	movs	r3, #1
 80014e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ea:	4b77      	ldr	r3, [pc, #476]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d118      	bne.n	8001528 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014f6:	4b74      	ldr	r3, [pc, #464]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a73      	ldr	r2, [pc, #460]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 80014fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001502:	f7ff fbcd 	bl	8000ca0 <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001508:	e008      	b.n	800151c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150a:	f7ff fbc9 	bl	8000ca0 <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d901      	bls.n	800151c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e10c      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151c:	4b6a      	ldr	r3, [pc, #424]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0f0      	beq.n	800150a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d106      	bne.n	800153e <HAL_RCC_OscConfig+0x2ea>
 8001530:	4b64      	ldr	r3, [pc, #400]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001534:	4a63      	ldr	r2, [pc, #396]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001536:	f043 0301 	orr.w	r3, r3, #1
 800153a:	6713      	str	r3, [r2, #112]	; 0x70
 800153c:	e01c      	b.n	8001578 <HAL_RCC_OscConfig+0x324>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	2b05      	cmp	r3, #5
 8001544:	d10c      	bne.n	8001560 <HAL_RCC_OscConfig+0x30c>
 8001546:	4b5f      	ldr	r3, [pc, #380]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154a:	4a5e      	ldr	r2, [pc, #376]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 800154c:	f043 0304 	orr.w	r3, r3, #4
 8001550:	6713      	str	r3, [r2, #112]	; 0x70
 8001552:	4b5c      	ldr	r3, [pc, #368]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001556:	4a5b      	ldr	r2, [pc, #364]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6713      	str	r3, [r2, #112]	; 0x70
 800155e:	e00b      	b.n	8001578 <HAL_RCC_OscConfig+0x324>
 8001560:	4b58      	ldr	r3, [pc, #352]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001564:	4a57      	ldr	r2, [pc, #348]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001566:	f023 0301 	bic.w	r3, r3, #1
 800156a:	6713      	str	r3, [r2, #112]	; 0x70
 800156c:	4b55      	ldr	r3, [pc, #340]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a54      	ldr	r2, [pc, #336]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001572:	f023 0304 	bic.w	r3, r3, #4
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d015      	beq.n	80015ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001580:	f7ff fb8e 	bl	8000ca0 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001586:	e00a      	b.n	800159e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001588:	f7ff fb8a 	bl	8000ca0 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	f241 3288 	movw	r2, #5000	; 0x1388
 8001596:	4293      	cmp	r3, r2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e0cb      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800159e:	4b49      	ldr	r3, [pc, #292]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0ee      	beq.n	8001588 <HAL_RCC_OscConfig+0x334>
 80015aa:	e014      	b.n	80015d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ac:	f7ff fb78 	bl	8000ca0 <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b2:	e00a      	b.n	80015ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b4:	f7ff fb74 	bl	8000ca0 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e0b5      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ca:	4b3e      	ldr	r3, [pc, #248]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1ee      	bne.n	80015b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015d6:	7dfb      	ldrb	r3, [r7, #23]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d105      	bne.n	80015e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015dc:	4b39      	ldr	r3, [pc, #228]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e0:	4a38      	ldr	r2, [pc, #224]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 80a1 	beq.w	8001734 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015f2:	4b34      	ldr	r3, [pc, #208]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	f003 030c 	and.w	r3, r3, #12
 80015fa:	2b08      	cmp	r3, #8
 80015fc:	d05c      	beq.n	80016b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d141      	bne.n	800168a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001606:	4b31      	ldr	r3, [pc, #196]	; (80016cc <HAL_RCC_OscConfig+0x478>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160c:	f7ff fb48 	bl	8000ca0 <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001614:	f7ff fb44 	bl	8000ca0 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e087      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001626:	4b27      	ldr	r3, [pc, #156]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1f0      	bne.n	8001614 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	69da      	ldr	r2, [r3, #28]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	431a      	orrs	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	019b      	lsls	r3, r3, #6
 8001642:	431a      	orrs	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	3b01      	subs	r3, #1
 800164c:	041b      	lsls	r3, r3, #16
 800164e:	431a      	orrs	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001654:	061b      	lsls	r3, r3, #24
 8001656:	491b      	ldr	r1, [pc, #108]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <HAL_RCC_OscConfig+0x478>)
 800165e:	2201      	movs	r2, #1
 8001660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001662:	f7ff fb1d 	bl	8000ca0 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166a:	f7ff fb19 	bl	8000ca0 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e05c      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800167c:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0f0      	beq.n	800166a <HAL_RCC_OscConfig+0x416>
 8001688:	e054      	b.n	8001734 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <HAL_RCC_OscConfig+0x478>)
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001690:	f7ff fb06 	bl	8000ca0 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff fb02 	bl	8000ca0 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e045      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016aa:	4b06      	ldr	r3, [pc, #24]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1f0      	bne.n	8001698 <HAL_RCC_OscConfig+0x444>
 80016b6:	e03d      	b.n	8001734 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d107      	bne.n	80016d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e038      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
 80016c4:	40023800 	.word	0x40023800
 80016c8:	40007000 	.word	0x40007000
 80016cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <HAL_RCC_OscConfig+0x4ec>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d028      	beq.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d121      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d11a      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001700:	4013      	ands	r3, r2
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001706:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001708:	4293      	cmp	r3, r2
 800170a:	d111      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001716:	085b      	lsrs	r3, r3, #1
 8001718:	3b01      	subs	r3, #1
 800171a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800171c:	429a      	cmp	r2, r3
 800171e:	d107      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800172c:	429a      	cmp	r2, r3
 800172e:	d001      	beq.n	8001734 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800

08001744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0cc      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001758:	4b68      	ldr	r3, [pc, #416]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d90c      	bls.n	8001780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001766:	4b65      	ldr	r3, [pc, #404]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176e:	4b63      	ldr	r3, [pc, #396]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0b8      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d020      	beq.n	80017ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0304 	and.w	r3, r3, #4
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001798:	4b59      	ldr	r3, [pc, #356]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	4a58      	ldr	r2, [pc, #352]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d005      	beq.n	80017bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b0:	4b53      	ldr	r3, [pc, #332]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	4a52      	ldr	r2, [pc, #328]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017bc:	4b50      	ldr	r3, [pc, #320]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	494d      	ldr	r1, [pc, #308]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d044      	beq.n	8001864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d107      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	4b47      	ldr	r3, [pc, #284]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d119      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e07f      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d003      	beq.n	8001802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d107      	bne.n	8001812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001802:	4b3f      	ldr	r3, [pc, #252]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d109      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e06f      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001812:	4b3b      	ldr	r3, [pc, #236]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e067      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001822:	4b37      	ldr	r3, [pc, #220]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f023 0203 	bic.w	r2, r3, #3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	4934      	ldr	r1, [pc, #208]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001830:	4313      	orrs	r3, r2
 8001832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001834:	f7ff fa34 	bl	8000ca0 <HAL_GetTick>
 8001838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183a:	e00a      	b.n	8001852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800183c:	f7ff fa30 	bl	8000ca0 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	f241 3288 	movw	r2, #5000	; 0x1388
 800184a:	4293      	cmp	r3, r2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e04f      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001852:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f003 020c 	and.w	r2, r3, #12
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	429a      	cmp	r2, r3
 8001862:	d1eb      	bne.n	800183c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001864:	4b25      	ldr	r3, [pc, #148]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d20c      	bcs.n	800188c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001872:	4b22      	ldr	r3, [pc, #136]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d001      	beq.n	800188c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e032      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	2b00      	cmp	r3, #0
 8001896:	d008      	beq.n	80018aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001898:	4b19      	ldr	r3, [pc, #100]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	4916      	ldr	r1, [pc, #88]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d009      	beq.n	80018ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018b6:	4b12      	ldr	r3, [pc, #72]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	490e      	ldr	r1, [pc, #56]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018ca:	f000 f821 	bl	8001910 <HAL_RCC_GetSysClockFreq>
 80018ce:	4602      	mov	r2, r0
 80018d0:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	091b      	lsrs	r3, r3, #4
 80018d6:	f003 030f 	and.w	r3, r3, #15
 80018da:	490a      	ldr	r1, [pc, #40]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 80018dc:	5ccb      	ldrb	r3, [r1, r3]
 80018de:	fa22 f303 	lsr.w	r3, r2, r3
 80018e2:	4a09      	ldr	r2, [pc, #36]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018e6:	4b09      	ldr	r3, [pc, #36]	; (800190c <HAL_RCC_ClockConfig+0x1c8>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff f8ec 	bl	8000ac8 <HAL_InitTick>

  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023c00 	.word	0x40023c00
 8001900:	40023800 	.word	0x40023800
 8001904:	08006140 	.word	0x08006140
 8001908:	20000000 	.word	0x20000000
 800190c:	20000004 	.word	0x20000004

08001910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001914:	b094      	sub	sp, #80	; 0x50
 8001916:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	647b      	str	r3, [r7, #68]	; 0x44
 800191c:	2300      	movs	r3, #0
 800191e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001920:	2300      	movs	r3, #0
 8001922:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001928:	4b79      	ldr	r3, [pc, #484]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 030c 	and.w	r3, r3, #12
 8001930:	2b08      	cmp	r3, #8
 8001932:	d00d      	beq.n	8001950 <HAL_RCC_GetSysClockFreq+0x40>
 8001934:	2b08      	cmp	r3, #8
 8001936:	f200 80e1 	bhi.w	8001afc <HAL_RCC_GetSysClockFreq+0x1ec>
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <HAL_RCC_GetSysClockFreq+0x34>
 800193e:	2b04      	cmp	r3, #4
 8001940:	d003      	beq.n	800194a <HAL_RCC_GetSysClockFreq+0x3a>
 8001942:	e0db      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001944:	4b73      	ldr	r3, [pc, #460]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001946:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001948:	e0db      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800194a:	4b73      	ldr	r3, [pc, #460]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x208>)
 800194c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800194e:	e0d8      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001950:	4b6f      	ldr	r3, [pc, #444]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001958:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800195a:	4b6d      	ldr	r3, [pc, #436]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d063      	beq.n	8001a2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001966:	4b6a      	ldr	r3, [pc, #424]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	099b      	lsrs	r3, r3, #6
 800196c:	2200      	movs	r2, #0
 800196e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001970:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001978:	633b      	str	r3, [r7, #48]	; 0x30
 800197a:	2300      	movs	r3, #0
 800197c:	637b      	str	r3, [r7, #52]	; 0x34
 800197e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001982:	4622      	mov	r2, r4
 8001984:	462b      	mov	r3, r5
 8001986:	f04f 0000 	mov.w	r0, #0
 800198a:	f04f 0100 	mov.w	r1, #0
 800198e:	0159      	lsls	r1, r3, #5
 8001990:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001994:	0150      	lsls	r0, r2, #5
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4621      	mov	r1, r4
 800199c:	1a51      	subs	r1, r2, r1
 800199e:	6139      	str	r1, [r7, #16]
 80019a0:	4629      	mov	r1, r5
 80019a2:	eb63 0301 	sbc.w	r3, r3, r1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019b4:	4659      	mov	r1, fp
 80019b6:	018b      	lsls	r3, r1, #6
 80019b8:	4651      	mov	r1, sl
 80019ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019be:	4651      	mov	r1, sl
 80019c0:	018a      	lsls	r2, r1, #6
 80019c2:	4651      	mov	r1, sl
 80019c4:	ebb2 0801 	subs.w	r8, r2, r1
 80019c8:	4659      	mov	r1, fp
 80019ca:	eb63 0901 	sbc.w	r9, r3, r1
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019e2:	4690      	mov	r8, r2
 80019e4:	4699      	mov	r9, r3
 80019e6:	4623      	mov	r3, r4
 80019e8:	eb18 0303 	adds.w	r3, r8, r3
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	462b      	mov	r3, r5
 80019f0:	eb49 0303 	adc.w	r3, r9, r3
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a02:	4629      	mov	r1, r5
 8001a04:	024b      	lsls	r3, r1, #9
 8001a06:	4621      	mov	r1, r4
 8001a08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a0c:	4621      	mov	r1, r4
 8001a0e:	024a      	lsls	r2, r1, #9
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a16:	2200      	movs	r2, #0
 8001a18:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a20:	f7fe fc20 	bl	8000264 <__aeabi_uldivmod>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4613      	mov	r3, r2
 8001a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a2c:	e058      	b.n	8001ae0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	099b      	lsrs	r3, r3, #6
 8001a34:	2200      	movs	r2, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	4611      	mov	r1, r2
 8001a3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a3e:	623b      	str	r3, [r7, #32]
 8001a40:	2300      	movs	r3, #0
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
 8001a44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a48:	4642      	mov	r2, r8
 8001a4a:	464b      	mov	r3, r9
 8001a4c:	f04f 0000 	mov.w	r0, #0
 8001a50:	f04f 0100 	mov.w	r1, #0
 8001a54:	0159      	lsls	r1, r3, #5
 8001a56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a5a:	0150      	lsls	r0, r2, #5
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4641      	mov	r1, r8
 8001a62:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a66:	4649      	mov	r1, r9
 8001a68:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a80:	ebb2 040a 	subs.w	r4, r2, sl
 8001a84:	eb63 050b 	sbc.w	r5, r3, fp
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	00eb      	lsls	r3, r5, #3
 8001a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a96:	00e2      	lsls	r2, r4, #3
 8001a98:	4614      	mov	r4, r2
 8001a9a:	461d      	mov	r5, r3
 8001a9c:	4643      	mov	r3, r8
 8001a9e:	18e3      	adds	r3, r4, r3
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	464b      	mov	r3, r9
 8001aa4:	eb45 0303 	adc.w	r3, r5, r3
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	028b      	lsls	r3, r1, #10
 8001aba:	4621      	mov	r1, r4
 8001abc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	028a      	lsls	r2, r1, #10
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aca:	2200      	movs	r2, #0
 8001acc:	61bb      	str	r3, [r7, #24]
 8001ace:	61fa      	str	r2, [r7, #28]
 8001ad0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ad4:	f7fe fbc6 	bl	8000264 <__aeabi_uldivmod>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4613      	mov	r3, r2
 8001ade:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	0c1b      	lsrs	r3, r3, #16
 8001ae6:	f003 0303 	and.w	r3, r3, #3
 8001aea:	3301      	adds	r3, #1
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001af0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001af2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001afa:	e002      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001afe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3750      	adds	r7, #80	; 0x50
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	00f42400 	.word	0x00f42400
 8001b18:	007a1200 	.word	0x007a1200

08001b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b22:	681b      	ldr	r3, [r3, #0]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000000 	.word	0x20000000

08001b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b38:	f7ff fff0 	bl	8001b1c <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	0a9b      	lsrs	r3, r3, #10
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	08006150 	.word	0x08006150

08001b5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	220f      	movs	r2, #15
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 0203 	and.w	r2, r3, #3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b78:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b90:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	08db      	lsrs	r3, r3, #3
 8001b96:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <HAL_RCC_GetClockConfig+0x60>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0207 	and.w	r2, r3, #7
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	601a      	str	r2, [r3, #0]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40023c00 	.word	0x40023c00

08001bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e041      	b.n	8001c56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d106      	bne.n	8001bec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f839 	bl	8001c5e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3304      	adds	r3, #4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4610      	mov	r0, r2
 8001c00:	f000 f9d8 	bl	8001fb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d001      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e04e      	b.n	8001d2a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2202      	movs	r2, #2
 8001c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68da      	ldr	r2, [r3, #12]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f042 0201 	orr.w	r2, r2, #1
 8001ca2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a23      	ldr	r2, [pc, #140]	; (8001d38 <HAL_TIM_Base_Start_IT+0xc4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d022      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb6:	d01d      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1f      	ldr	r2, [pc, #124]	; (8001d3c <HAL_TIM_Base_Start_IT+0xc8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d018      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a1e      	ldr	r2, [pc, #120]	; (8001d40 <HAL_TIM_Base_Start_IT+0xcc>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d013      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a1c      	ldr	r2, [pc, #112]	; (8001d44 <HAL_TIM_Base_Start_IT+0xd0>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d00e      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a1b      	ldr	r2, [pc, #108]	; (8001d48 <HAL_TIM_Base_Start_IT+0xd4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d009      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a19      	ldr	r2, [pc, #100]	; (8001d4c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d004      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a18      	ldr	r2, [pc, #96]	; (8001d50 <HAL_TIM_Base_Start_IT+0xdc>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d111      	bne.n	8001d18 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d010      	beq.n	8001d28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 0201 	orr.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d16:	e007      	b.n	8001d28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f042 0201 	orr.w	r2, r2, #1
 8001d26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	40010000 	.word	0x40010000
 8001d3c:	40000400 	.word	0x40000400
 8001d40:	40000800 	.word	0x40000800
 8001d44:	40000c00 	.word	0x40000c00
 8001d48:	40010400 	.word	0x40010400
 8001d4c:	40014000 	.word	0x40014000
 8001d50:	40001800 	.word	0x40001800

08001d54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d122      	bne.n	8001db0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d11b      	bne.n	8001db0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f06f 0202 	mvn.w	r2, #2
 8001d80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f8ee 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001d9c:	e005      	b.n	8001daa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f8e0 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f8f1 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d122      	bne.n	8001e04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b04      	cmp	r3, #4
 8001dca:	d11b      	bne.n	8001e04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f06f 0204 	mvn.w	r2, #4
 8001dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f8c4 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001df0:	e005      	b.n	8001dfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f8b6 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f8c7 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	691b      	ldr	r3, [r3, #16]
 8001e0a:	f003 0308 	and.w	r3, r3, #8
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d122      	bne.n	8001e58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b08      	cmp	r3, #8
 8001e1e:	d11b      	bne.n	8001e58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f06f 0208 	mvn.w	r2, #8
 8001e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0303 	and.w	r3, r3, #3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 f89a 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001e44:	e005      	b.n	8001e52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f88c 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 f89d 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	f003 0310 	and.w	r3, r3, #16
 8001e62:	2b10      	cmp	r3, #16
 8001e64:	d122      	bne.n	8001eac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	f003 0310 	and.w	r3, r3, #16
 8001e70:	2b10      	cmp	r3, #16
 8001e72:	d11b      	bne.n	8001eac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f06f 0210 	mvn.w	r2, #16
 8001e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2208      	movs	r2, #8
 8001e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f870 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001e98:	e005      	b.n	8001ea6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 f862 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f873 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d10e      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d107      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0201 	mvn.w	r2, #1
 8001ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7fe fdb6 	bl	8000a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ee2:	2b80      	cmp	r3, #128	; 0x80
 8001ee4:	d10e      	bne.n	8001f04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef0:	2b80      	cmp	r3, #128	; 0x80
 8001ef2:	d107      	bne.n	8001f04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 f902 	bl	8002108 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f0e:	2b40      	cmp	r3, #64	; 0x40
 8001f10:	d10e      	bne.n	8001f30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f1c:	2b40      	cmp	r3, #64	; 0x40
 8001f1e:	d107      	bne.n	8001f30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f838 	bl	8001fa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	2b20      	cmp	r3, #32
 8001f3c:	d10e      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	f003 0320 	and.w	r3, r3, #32
 8001f48:	2b20      	cmp	r3, #32
 8001f4a:	d107      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0220 	mvn.w	r2, #32
 8001f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f8cc 	bl	80020f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a40      	ldr	r2, [pc, #256]	; (80020c8 <TIM_Base_SetConfig+0x114>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d013      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd2:	d00f      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3d      	ldr	r2, [pc, #244]	; (80020cc <TIM_Base_SetConfig+0x118>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d00b      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a3c      	ldr	r2, [pc, #240]	; (80020d0 <TIM_Base_SetConfig+0x11c>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d007      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a3b      	ldr	r2, [pc, #236]	; (80020d4 <TIM_Base_SetConfig+0x120>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d003      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a3a      	ldr	r2, [pc, #232]	; (80020d8 <TIM_Base_SetConfig+0x124>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d108      	bne.n	8002006 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a2f      	ldr	r2, [pc, #188]	; (80020c8 <TIM_Base_SetConfig+0x114>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d02b      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002014:	d027      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a2c      	ldr	r2, [pc, #176]	; (80020cc <TIM_Base_SetConfig+0x118>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d023      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a2b      	ldr	r2, [pc, #172]	; (80020d0 <TIM_Base_SetConfig+0x11c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d01f      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a2a      	ldr	r2, [pc, #168]	; (80020d4 <TIM_Base_SetConfig+0x120>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d01b      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a29      	ldr	r2, [pc, #164]	; (80020d8 <TIM_Base_SetConfig+0x124>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d017      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a28      	ldr	r2, [pc, #160]	; (80020dc <TIM_Base_SetConfig+0x128>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d013      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a27      	ldr	r2, [pc, #156]	; (80020e0 <TIM_Base_SetConfig+0x12c>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d00f      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a26      	ldr	r2, [pc, #152]	; (80020e4 <TIM_Base_SetConfig+0x130>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00b      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a25      	ldr	r2, [pc, #148]	; (80020e8 <TIM_Base_SetConfig+0x134>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d007      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a24      	ldr	r2, [pc, #144]	; (80020ec <TIM_Base_SetConfig+0x138>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d003      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a23      	ldr	r2, [pc, #140]	; (80020f0 <TIM_Base_SetConfig+0x13c>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d108      	bne.n	8002078 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800206c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	4313      	orrs	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	4313      	orrs	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a0a      	ldr	r2, [pc, #40]	; (80020c8 <TIM_Base_SetConfig+0x114>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d003      	beq.n	80020ac <TIM_Base_SetConfig+0xf8>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a0c      	ldr	r2, [pc, #48]	; (80020d8 <TIM_Base_SetConfig+0x124>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d103      	bne.n	80020b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	615a      	str	r2, [r3, #20]
}
 80020ba:	bf00      	nop
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40010000 	.word	0x40010000
 80020cc:	40000400 	.word	0x40000400
 80020d0:	40000800 	.word	0x40000800
 80020d4:	40000c00 	.word	0x40000c00
 80020d8:	40010400 	.word	0x40010400
 80020dc:	40014000 	.word	0x40014000
 80020e0:	40014400 	.word	0x40014400
 80020e4:	40014800 	.word	0x40014800
 80020e8:	40001800 	.word	0x40001800
 80020ec:	40001c00 	.word	0x40001c00
 80020f0:	40002000 	.word	0x40002000

080020f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f103 0208 	add.w	r2, r3, #8
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002134:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f103 0208 	add.w	r2, r3, #8
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f103 0208 	add.w	r2, r3, #8
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002176:	b480      	push	{r7}
 8002178:	b085      	sub	sp, #20
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	601a      	str	r2, [r3, #0]
}
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80021be:	b480      	push	{r7}
 80021c0:	b085      	sub	sp, #20
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
 80021c6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021d4:	d103      	bne.n	80021de <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	e00c      	b.n	80021f8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3308      	adds	r3, #8
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	e002      	b.n	80021ec <vListInsert+0x2e>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d2f6      	bcs.n	80021e6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	601a      	str	r2, [r3, #0]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6892      	ldr	r2, [r2, #8]
 8002246:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6852      	ldr	r2, [r2, #4]
 8002250:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	d103      	bne.n	8002264 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1e5a      	subs	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10a      	bne.n	80022ae <xQueueGenericReset+0x2a>
        __asm volatile
 8002298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229c:	f383 8811 	msr	BASEPRI, r3
 80022a0:	f3bf 8f6f 	isb	sy
 80022a4:	f3bf 8f4f 	dsb	sy
 80022a8:	60bb      	str	r3, [r7, #8]
    }
 80022aa:	bf00      	nop
 80022ac:	e7fe      	b.n	80022ac <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80022ae:	f002 f879 	bl	80043a4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ba:	68f9      	ldr	r1, [r7, #12]
 80022bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022be:	fb01 f303 	mul.w	r3, r1, r3
 80022c2:	441a      	add	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022de:	3b01      	subs	r3, #1
 80022e0:	68f9      	ldr	r1, [r7, #12]
 80022e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022e4:	fb01 f303 	mul.w	r3, r1, r3
 80022e8:	441a      	add	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	22ff      	movs	r2, #255	; 0xff
 80022f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	22ff      	movs	r2, #255	; 0xff
 80022fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d109      	bne.n	8002318 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00f      	beq.n	800232c <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3310      	adds	r3, #16
 8002310:	4618      	mov	r0, r3
 8002312:	f001 f8d9 	bl	80034c8 <xTaskRemoveFromEventList>
 8002316:	e009      	b.n	800232c <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3310      	adds	r3, #16
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fefd 	bl	800211c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3324      	adds	r3, #36	; 0x24
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fef8 	bl	800211c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800232c:	f002 f86a 	bl	8004404 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002330:	2301      	movs	r3, #1
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800233a:	b580      	push	{r7, lr}
 800233c:	b08c      	sub	sp, #48	; 0x30
 800233e:	af02      	add	r7, sp, #8
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	4613      	mov	r3, r2
 8002346:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10a      	bne.n	8002364 <xQueueGenericCreate+0x2a>
        __asm volatile
 800234e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002352:	f383 8811 	msr	BASEPRI, r3
 8002356:	f3bf 8f6f 	isb	sy
 800235a:	f3bf 8f4f 	dsb	sy
 800235e:	61bb      	str	r3, [r7, #24]
    }
 8002360:	bf00      	nop
 8002362:	e7fe      	b.n	8002362 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	fb02 f303 	mul.w	r3, r2, r3
 800236c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d006      	beq.n	8002382 <xQueueGenericCreate+0x48>
 8002374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	fbb2 f3f3 	udiv	r3, r2, r3
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	429a      	cmp	r2, r3
 8002380:	d101      	bne.n	8002386 <xQueueGenericCreate+0x4c>
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <xQueueGenericCreate+0x4e>
 8002386:	2300      	movs	r3, #0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10a      	bne.n	80023a2 <xQueueGenericCreate+0x68>
        __asm volatile
 800238c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002390:	f383 8811 	msr	BASEPRI, r3
 8002394:	f3bf 8f6f 	isb	sy
 8002398:	f3bf 8f4f 	dsb	sy
 800239c:	617b      	str	r3, [r7, #20]
    }
 800239e:	bf00      	nop
 80023a0:	e7fe      	b.n	80023a0 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80023a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a4:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80023a8:	d90a      	bls.n	80023c0 <xQueueGenericCreate+0x86>
        __asm volatile
 80023aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ae:	f383 8811 	msr	BASEPRI, r3
 80023b2:	f3bf 8f6f 	isb	sy
 80023b6:	f3bf 8f4f 	dsb	sy
 80023ba:	613b      	str	r3, [r7, #16]
    }
 80023bc:	bf00      	nop
 80023be:	e7fe      	b.n	80023be <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80023c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c2:	3350      	adds	r3, #80	; 0x50
 80023c4:	4618      	mov	r0, r3
 80023c6:	f002 f919 	bl	80045fc <pvPortMalloc>
 80023ca:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00d      	beq.n	80023ee <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3350      	adds	r3, #80	; 0x50
 80023da:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80023dc:	79fa      	ldrb	r2, [r7, #7]
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	9300      	str	r3, [sp, #0]
 80023e2:	4613      	mov	r3, r2
 80023e4:	69fa      	ldr	r2, [r7, #28]
 80023e6:	68b9      	ldr	r1, [r7, #8]
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f805 	bl	80023f8 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80023ee:	6a3b      	ldr	r3, [r7, #32]
    }
 80023f0:	4618      	mov	r0, r3
 80023f2:	3728      	adds	r7, #40	; 0x28
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d103      	bne.n	8002414 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	e002      	b.n	800241a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	68ba      	ldr	r2, [r7, #8]
 8002424:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002426:	2101      	movs	r1, #1
 8002428:	69b8      	ldr	r0, [r7, #24]
 800242a:	f7ff ff2b 	bl	8002284 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	78fa      	ldrb	r2, [r7, #3]
 8002432:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	68f9      	ldr	r1, [r7, #12]
 800243c:	2073      	movs	r0, #115	; 0x73
 800243e:	f002 ff1d 	bl	800527c <SEGGER_SYSVIEW_RecordU32x3>
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b090      	sub	sp, #64	; 0x40
 8002450:	af02      	add	r7, sp, #8
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
 8002458:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800245a:	2300      	movs	r3, #0
 800245c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10a      	bne.n	800247e <xQueueGenericSend+0x32>
        __asm volatile
 8002468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246c:	f383 8811 	msr	BASEPRI, r3
 8002470:	f3bf 8f6f 	isb	sy
 8002474:	f3bf 8f4f 	dsb	sy
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800247a:	bf00      	nop
 800247c:	e7fe      	b.n	800247c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d103      	bne.n	800248c <xQueueGenericSend+0x40>
 8002484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <xQueueGenericSend+0x44>
 800248c:	2301      	movs	r3, #1
 800248e:	e000      	b.n	8002492 <xQueueGenericSend+0x46>
 8002490:	2300      	movs	r3, #0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10a      	bne.n	80024ac <xQueueGenericSend+0x60>
        __asm volatile
 8002496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800249a:	f383 8811 	msr	BASEPRI, r3
 800249e:	f3bf 8f6f 	isb	sy
 80024a2:	f3bf 8f4f 	dsb	sy
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80024a8:	bf00      	nop
 80024aa:	e7fe      	b.n	80024aa <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d103      	bne.n	80024ba <xQueueGenericSend+0x6e>
 80024b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d101      	bne.n	80024be <xQueueGenericSend+0x72>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <xQueueGenericSend+0x74>
 80024be:	2300      	movs	r3, #0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10a      	bne.n	80024da <xQueueGenericSend+0x8e>
        __asm volatile
 80024c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	623b      	str	r3, [r7, #32]
    }
 80024d6:	bf00      	nop
 80024d8:	e7fe      	b.n	80024d8 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024da:	f001 f991 	bl	8003800 <xTaskGetSchedulerState>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <xQueueGenericSend+0x9e>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <xQueueGenericSend+0xa2>
 80024ea:	2301      	movs	r3, #1
 80024ec:	e000      	b.n	80024f0 <xQueueGenericSend+0xa4>
 80024ee:	2300      	movs	r3, #0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10a      	bne.n	800250a <xQueueGenericSend+0xbe>
        __asm volatile
 80024f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024f8:	f383 8811 	msr	BASEPRI, r3
 80024fc:	f3bf 8f6f 	isb	sy
 8002500:	f3bf 8f4f 	dsb	sy
 8002504:	61fb      	str	r3, [r7, #28]
    }
 8002506:	bf00      	nop
 8002508:	e7fe      	b.n	8002508 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800250a:	f001 ff4b 	bl	80043a4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800250e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002516:	429a      	cmp	r2, r3
 8002518:	d302      	bcc.n	8002520 <xQueueGenericSend+0xd4>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	2b02      	cmp	r3, #2
 800251e:	d11f      	bne.n	8002560 <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 8002520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002522:	4618      	mov	r0, r3
 8002524:	f003 fc12 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	460b      	mov	r3, r1
 8002532:	4601      	mov	r1, r0
 8002534:	205a      	movs	r0, #90	; 0x5a
 8002536:	f002 ff17 	bl	8005368 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	68b9      	ldr	r1, [r7, #8]
 800253e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002540:	f000 fa56 	bl	80029f0 <prvCopyDataToQueue>
 8002544:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254a:	2b00      	cmp	r3, #0
 800254c:	d004      	beq.n	8002558 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002550:	3324      	adds	r3, #36	; 0x24
 8002552:	4618      	mov	r0, r3
 8002554:	f000 ffb8 	bl	80034c8 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002558:	f001 ff54 	bl	8004404 <vPortExitCritical>
                return pdPASS;
 800255c:	2301      	movs	r3, #1
 800255e:	e07d      	b.n	800265c <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d110      	bne.n	8002588 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002566:	f001 ff4d 	bl	8004404 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 800256a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800256c:	4618      	mov	r0, r3
 800256e:	f003 fbed 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	460b      	mov	r3, r1
 800257c:	4601      	mov	r1, r0
 800257e:	205a      	movs	r0, #90	; 0x5a
 8002580:	f002 fef2 	bl	8005368 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002584:	2300      	movs	r3, #0
 8002586:	e069      	b.n	800265c <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800258a:	2b00      	cmp	r3, #0
 800258c:	d106      	bne.n	800259c <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800258e:	f107 0314 	add.w	r3, r7, #20
 8002592:	4618      	mov	r0, r3
 8002594:	f000 fffe 	bl	8003594 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002598:	2301      	movs	r3, #1
 800259a:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800259c:	f001 ff32 	bl	8004404 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80025a0:	f000 fd8c 	bl	80030bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80025a4:	f001 fefe 	bl	80043a4 <vPortEnterCritical>
 80025a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025ae:	b25b      	sxtb	r3, r3
 80025b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025b4:	d103      	bne.n	80025be <xQueueGenericSend+0x172>
 80025b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025c4:	b25b      	sxtb	r3, r3
 80025c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025ca:	d103      	bne.n	80025d4 <xQueueGenericSend+0x188>
 80025cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025d4:	f001 ff16 	bl	8004404 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025d8:	1d3a      	adds	r2, r7, #4
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	4611      	mov	r1, r2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f000 ffed 	bl	80035c0 <xTaskCheckForTimeOut>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d124      	bne.n	8002636 <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025ee:	f000 faf7 	bl	8002be0 <prvIsQueueFull>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d018      	beq.n	800262a <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025fa:	3310      	adds	r3, #16
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f000 ff0f 	bl	8003424 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002606:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002608:	f000 fa82 	bl	8002b10 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800260c:	f000 fd64 	bl	80030d8 <xTaskResumeAll>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	f47f af79 	bne.w	800250a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002618:	4b12      	ldr	r3, [pc, #72]	; (8002664 <xQueueGenericSend+0x218>)
 800261a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	f3bf 8f4f 	dsb	sy
 8002624:	f3bf 8f6f 	isb	sy
 8002628:	e76f      	b.n	800250a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800262a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800262c:	f000 fa70 	bl	8002b10 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002630:	f000 fd52 	bl	80030d8 <xTaskResumeAll>
 8002634:	e769      	b.n	800250a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002636:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002638:	f000 fa6a 	bl	8002b10 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800263c:	f000 fd4c 	bl	80030d8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002642:	4618      	mov	r0, r3
 8002644:	f003 fb82 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002648:	68ba      	ldr	r2, [r7, #8]
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	460b      	mov	r3, r1
 8002652:	4601      	mov	r1, r0
 8002654:	205a      	movs	r0, #90	; 0x5a
 8002656:	f002 fe87 	bl	8005368 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 800265a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800265c:	4618      	mov	r0, r3
 800265e:	3738      	adds	r7, #56	; 0x38
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	e000ed04 	.word	0xe000ed04

08002668 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b090      	sub	sp, #64	; 0x40
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
 8002674:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800267a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10a      	bne.n	8002696 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002684:	f383 8811 	msr	BASEPRI, r3
 8002688:	f3bf 8f6f 	isb	sy
 800268c:	f3bf 8f4f 	dsb	sy
 8002690:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002692:	bf00      	nop
 8002694:	e7fe      	b.n	8002694 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d103      	bne.n	80026a4 <xQueueGenericSendFromISR+0x3c>
 800269c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800269e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <xQueueGenericSendFromISR+0x40>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <xQueueGenericSendFromISR+0x42>
 80026a8:	2300      	movs	r3, #0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10a      	bne.n	80026c4 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80026ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026b2:	f383 8811 	msr	BASEPRI, r3
 80026b6:	f3bf 8f6f 	isb	sy
 80026ba:	f3bf 8f4f 	dsb	sy
 80026be:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80026c0:	bf00      	nop
 80026c2:	e7fe      	b.n	80026c2 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d103      	bne.n	80026d2 <xQueueGenericSendFromISR+0x6a>
 80026ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d101      	bne.n	80026d6 <xQueueGenericSendFromISR+0x6e>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <xQueueGenericSendFromISR+0x70>
 80026d6:	2300      	movs	r3, #0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d10a      	bne.n	80026f2 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80026dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e0:	f383 8811 	msr	BASEPRI, r3
 80026e4:	f3bf 8f6f 	isb	sy
 80026e8:	f3bf 8f4f 	dsb	sy
 80026ec:	623b      	str	r3, [r7, #32]
    }
 80026ee:	bf00      	nop
 80026f0:	e7fe      	b.n	80026f0 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026f2:	f001 ff43 	bl	800457c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80026f6:	f3ef 8211 	mrs	r2, BASEPRI
 80026fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fe:	f383 8811 	msr	BASEPRI, r3
 8002702:	f3bf 8f6f 	isb	sy
 8002706:	f3bf 8f4f 	dsb	sy
 800270a:	61fa      	str	r2, [r7, #28]
 800270c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800270e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002710:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002714:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800271a:	429a      	cmp	r2, r3
 800271c:	d302      	bcc.n	8002724 <xQueueGenericSendFromISR+0xbc>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d148      	bne.n	80027b6 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002726:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800272a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800272e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002736:	4618      	mov	r0, r3
 8002738:	f003 fb08 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 800273c:	4601      	mov	r1, r0
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	461a      	mov	r2, r3
 8002742:	2060      	movs	r0, #96	; 0x60
 8002744:	f002 fd40 	bl	80051c8 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	68b9      	ldr	r1, [r7, #8]
 800274c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800274e:	f000 f94f 	bl	80029f0 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002752:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002756:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800275a:	d112      	bne.n	8002782 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800275c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	2b00      	cmp	r3, #0
 8002762:	d025      	beq.n	80027b0 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002766:	3324      	adds	r3, #36	; 0x24
 8002768:	4618      	mov	r0, r3
 800276a:	f000 fead 	bl	80034c8 <xTaskRemoveFromEventList>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d01d      	beq.n	80027b0 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d01a      	beq.n	80027b0 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	e016      	b.n	80027b0 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002782:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002786:	2b7f      	cmp	r3, #127	; 0x7f
 8002788:	d10a      	bne.n	80027a0 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 800278a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800278e:	f383 8811 	msr	BASEPRI, r3
 8002792:	f3bf 8f6f 	isb	sy
 8002796:	f3bf 8f4f 	dsb	sy
 800279a:	617b      	str	r3, [r7, #20]
    }
 800279c:	bf00      	nop
 800279e:	e7fe      	b.n	800279e <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80027a0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80027a4:	3301      	adds	r3, #1
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	b25a      	sxtb	r2, r3
 80027aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80027b0:	2301      	movs	r3, #1
 80027b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80027b4:	e00b      	b.n	80027ce <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80027b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027b8:	4618      	mov	r0, r3
 80027ba:	f003 fac7 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80027be:	4601      	mov	r1, r0
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	461a      	mov	r2, r3
 80027c4:	2060      	movs	r0, #96	; 0x60
 80027c6:	f002 fcff 	bl	80051c8 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027d0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80027d8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80027da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3740      	adds	r7, #64	; 0x40
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b08f      	sub	sp, #60	; 0x3c
 80027e8:	af02      	add	r7, sp, #8
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80027f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10a      	bne.n	8002814 <xQueueReceive+0x30>
        __asm volatile
 80027fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	623b      	str	r3, [r7, #32]
    }
 8002810:	bf00      	nop
 8002812:	e7fe      	b.n	8002812 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d103      	bne.n	8002822 <xQueueReceive+0x3e>
 800281a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <xQueueReceive+0x42>
 8002822:	2301      	movs	r3, #1
 8002824:	e000      	b.n	8002828 <xQueueReceive+0x44>
 8002826:	2300      	movs	r3, #0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d10a      	bne.n	8002842 <xQueueReceive+0x5e>
        __asm volatile
 800282c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002830:	f383 8811 	msr	BASEPRI, r3
 8002834:	f3bf 8f6f 	isb	sy
 8002838:	f3bf 8f4f 	dsb	sy
 800283c:	61fb      	str	r3, [r7, #28]
    }
 800283e:	bf00      	nop
 8002840:	e7fe      	b.n	8002840 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002842:	f000 ffdd 	bl	8003800 <xTaskGetSchedulerState>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <xQueueReceive+0x6e>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <xQueueReceive+0x72>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <xQueueReceive+0x74>
 8002856:	2300      	movs	r3, #0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10a      	bne.n	8002872 <xQueueReceive+0x8e>
        __asm volatile
 800285c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002860:	f383 8811 	msr	BASEPRI, r3
 8002864:	f3bf 8f6f 	isb	sy
 8002868:	f3bf 8f4f 	dsb	sy
 800286c:	61bb      	str	r3, [r7, #24]
    }
 800286e:	bf00      	nop
 8002870:	e7fe      	b.n	8002870 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002872:	f001 fd97 	bl	80043a4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800287a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	2b00      	cmp	r3, #0
 8002880:	d024      	beq.n	80028cc <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002882:	68b9      	ldr	r1, [r7, #8]
 8002884:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002886:	f000 f91d 	bl	8002ac4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800288a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800288c:	4618      	mov	r0, r3
 800288e:	f003 fa5d 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002892:	4604      	mov	r4, r0
 8002894:	2000      	movs	r0, #0
 8002896:	f003 fa59 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 800289a:	4602      	mov	r2, r0
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2101      	movs	r1, #1
 80028a0:	9100      	str	r1, [sp, #0]
 80028a2:	4621      	mov	r1, r4
 80028a4:	205c      	movs	r0, #92	; 0x5c
 80028a6:	f002 fd5f 	bl	8005368 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	1e5a      	subs	r2, r3, #1
 80028ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d004      	beq.n	80028c4 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028bc:	3310      	adds	r3, #16
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 fe02 	bl	80034c8 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80028c4:	f001 fd9e 	bl	8004404 <vPortExitCritical>
                return pdPASS;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e08a      	b.n	80029e2 <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d113      	bne.n	80028fa <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80028d2:	f001 fd97 	bl	8004404 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80028d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d8:	4618      	mov	r0, r3
 80028da:	f003 fa37 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80028de:	4604      	mov	r4, r0
 80028e0:	2000      	movs	r0, #0
 80028e2:	f003 fa33 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80028e6:	4602      	mov	r2, r0
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2101      	movs	r1, #1
 80028ec:	9100      	str	r1, [sp, #0]
 80028ee:	4621      	mov	r1, r4
 80028f0:	205c      	movs	r0, #92	; 0x5c
 80028f2:	f002 fd39 	bl	8005368 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80028f6:	2300      	movs	r3, #0
 80028f8:	e073      	b.n	80029e2 <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 80028fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d106      	bne.n	800290e <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002900:	f107 0310 	add.w	r3, r7, #16
 8002904:	4618      	mov	r0, r3
 8002906:	f000 fe45 	bl	8003594 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800290a:	2301      	movs	r3, #1
 800290c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800290e:	f001 fd79 	bl	8004404 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002912:	f000 fbd3 	bl	80030bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002916:	f001 fd45 	bl	80043a4 <vPortEnterCritical>
 800291a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002920:	b25b      	sxtb	r3, r3
 8002922:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002926:	d103      	bne.n	8002930 <xQueueReceive+0x14c>
 8002928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292a:	2200      	movs	r2, #0
 800292c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002932:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002936:	b25b      	sxtb	r3, r3
 8002938:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800293c:	d103      	bne.n	8002946 <xQueueReceive+0x162>
 800293e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002946:	f001 fd5d 	bl	8004404 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800294a:	1d3a      	adds	r2, r7, #4
 800294c:	f107 0310 	add.w	r3, r7, #16
 8002950:	4611      	mov	r1, r2
 8002952:	4618      	mov	r0, r3
 8002954:	f000 fe34 	bl	80035c0 <xTaskCheckForTimeOut>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d124      	bne.n	80029a8 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800295e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002960:	f000 f928 	bl	8002bb4 <prvIsQueueEmpty>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d018      	beq.n	800299c <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800296a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296c:	3324      	adds	r3, #36	; 0x24
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f000 fd56 	bl	8003424 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002978:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800297a:	f000 f8c9 	bl	8002b10 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800297e:	f000 fbab 	bl	80030d8 <xTaskResumeAll>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	f47f af74 	bne.w	8002872 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800298a:	4b18      	ldr	r3, [pc, #96]	; (80029ec <xQueueReceive+0x208>)
 800298c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	f3bf 8f4f 	dsb	sy
 8002996:	f3bf 8f6f 	isb	sy
 800299a:	e76a      	b.n	8002872 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800299c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800299e:	f000 f8b7 	bl	8002b10 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80029a2:	f000 fb99 	bl	80030d8 <xTaskResumeAll>
 80029a6:	e764      	b.n	8002872 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80029a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029aa:	f000 f8b1 	bl	8002b10 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80029ae:	f000 fb93 	bl	80030d8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029b4:	f000 f8fe 	bl	8002bb4 <prvIsQueueEmpty>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f43f af59 	beq.w	8002872 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80029c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029c2:	4618      	mov	r0, r3
 80029c4:	f003 f9c2 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80029c8:	4604      	mov	r4, r0
 80029ca:	2000      	movs	r0, #0
 80029cc:	f003 f9be 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80029d0:	4602      	mov	r2, r0
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2101      	movs	r1, #1
 80029d6:	9100      	str	r1, [sp, #0]
 80029d8:	4621      	mov	r1, r4
 80029da:	205c      	movs	r0, #92	; 0x5c
 80029dc:	f002 fcc4 	bl	8005368 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80029e0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3734      	adds	r7, #52	; 0x34
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd90      	pop	{r4, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	e000ed04 	.word	0xe000ed04

080029f0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a04:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10d      	bne.n	8002a2a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d14d      	bne.n	8002ab2 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 ff0e 	bl	800383c <xTaskPriorityDisinherit>
 8002a20:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	e043      	b.n	8002ab2 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d119      	bne.n	8002a64 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6858      	ldr	r0, [r3, #4]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a38:	461a      	mov	r2, r3
 8002a3a:	68b9      	ldr	r1, [r7, #8]
 8002a3c:	f003 fb02 	bl	8006044 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a48:	441a      	add	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d32b      	bcc.n	8002ab2 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	e026      	b.n	8002ab2 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	68d8      	ldr	r0, [r3, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	68b9      	ldr	r1, [r7, #8]
 8002a70:	f003 fae8 	bl	8006044 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	425b      	negs	r3, r3
 8002a7e:	441a      	add	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	68da      	ldr	r2, [r3, #12]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d207      	bcs.n	8002aa0 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	425b      	negs	r3, r3
 8002a9a:	441a      	add	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d105      	bne.n	8002ab2 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d002      	beq.n	8002ab2 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002aba:	697b      	ldr	r3, [r7, #20]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3718      	adds	r7, #24
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d018      	beq.n	8002b08 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68da      	ldr	r2, [r3, #12]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	441a      	add	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68da      	ldr	r2, [r3, #12]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d303      	bcc.n	8002af8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68d9      	ldr	r1, [r3, #12]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	461a      	mov	r2, r3
 8002b02:	6838      	ldr	r0, [r7, #0]
 8002b04:	f003 fa9e 	bl	8006044 <memcpy>
    }
}
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002b18:	f001 fc44 	bl	80043a4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b22:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b24:	e011      	b.n	8002b4a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d012      	beq.n	8002b54 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3324      	adds	r3, #36	; 0x24
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 fcc8 	bl	80034c8 <xTaskRemoveFromEventList>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002b3e:	f000 fda5 	bl	800368c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	dce9      	bgt.n	8002b26 <prvUnlockQueue+0x16>
 8002b52:	e000      	b.n	8002b56 <prvUnlockQueue+0x46>
                        break;
 8002b54:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	22ff      	movs	r2, #255	; 0xff
 8002b5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002b5e:	f001 fc51 	bl	8004404 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002b62:	f001 fc1f 	bl	80043a4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b6c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b6e:	e011      	b.n	8002b94 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d012      	beq.n	8002b9e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3310      	adds	r3, #16
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f000 fca3 	bl	80034c8 <xTaskRemoveFromEventList>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002b88:	f000 fd80 	bl	800368c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002b8c:	7bbb      	ldrb	r3, [r7, #14]
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	dce9      	bgt.n	8002b70 <prvUnlockQueue+0x60>
 8002b9c:	e000      	b.n	8002ba0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002b9e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	22ff      	movs	r2, #255	; 0xff
 8002ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002ba8:	f001 fc2c 	bl	8004404 <vPortExitCritical>
}
 8002bac:	bf00      	nop
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002bbc:	f001 fbf2 	bl	80043a4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d102      	bne.n	8002bce <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	e001      	b.n	8002bd2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002bd2:	f001 fc17 	bl	8004404 <vPortExitCritical>

    return xReturn;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002be8:	f001 fbdc 	bl	80043a4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d102      	bne.n	8002bfe <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	e001      	b.n	8002c02 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c02:	f001 fbff 	bl	8004404 <vPortExitCritical>

    return xReturn;
 8002c06:	68fb      	ldr	r3, [r7, #12]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	e01e      	b.n	8002c5e <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002c20:	4a13      	ldr	r2, [pc, #76]	; (8002c70 <vQueueAddToRegistry+0x60>)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d115      	bne.n	8002c58 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002c2c:	4910      	ldr	r1, [pc, #64]	; (8002c70 <vQueueAddToRegistry+0x60>)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002c36:	4a0e      	ldr	r2, [pc, #56]	; (8002c70 <vQueueAddToRegistry+0x60>)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f003 f881 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002c4a:	4601      	mov	r1, r0
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	2071      	movs	r0, #113	; 0x71
 8002c52:	f002 fab9 	bl	80051c8 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002c56:	e006      	b.n	8002c66 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b07      	cmp	r3, #7
 8002c62:	d9dd      	bls.n	8002c20 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002c64:	bf00      	nop
 8002c66:	bf00      	nop
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	2000007c 	.word	0x2000007c

08002c74 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002c84:	f001 fb8e 	bl	80043a4 <vPortEnterCritical>
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c8e:	b25b      	sxtb	r3, r3
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c94:	d103      	bne.n	8002c9e <vQueueWaitForMessageRestricted+0x2a>
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ca4:	b25b      	sxtb	r3, r3
 8002ca6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002caa:	d103      	bne.n	8002cb4 <vQueueWaitForMessageRestricted+0x40>
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002cb4:	f001 fba6 	bl	8004404 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d106      	bne.n	8002cce <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	3324      	adds	r3, #36	; 0x24
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	68b9      	ldr	r1, [r7, #8]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fbcf 	bl	800346c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002cce:	6978      	ldr	r0, [r7, #20]
 8002cd0:	f7ff ff1e 	bl	8002b10 <prvUnlockQueue>
    }
 8002cd4:	bf00      	nop
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08c      	sub	sp, #48	; 0x30
 8002ce0:	af04      	add	r7, sp, #16
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	603b      	str	r3, [r7, #0]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002cec:	88fb      	ldrh	r3, [r7, #6]
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f001 fc83 	bl	80045fc <pvPortMalloc>
 8002cf6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00e      	beq.n	8002d1c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002cfe:	2058      	movs	r0, #88	; 0x58
 8002d00:	f001 fc7c 	bl	80045fc <pvPortMalloc>
 8002d04:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d003      	beq.n	8002d14 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
 8002d12:	e005      	b.n	8002d20 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002d14:	6978      	ldr	r0, [r7, #20]
 8002d16:	f001 fd51 	bl	80047bc <vPortFree>
 8002d1a:	e001      	b.n	8002d20 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d013      	beq.n	8002d4e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d26:	88fa      	ldrh	r2, [r7, #6]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	9303      	str	r3, [sp, #12]
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	9302      	str	r3, [sp, #8]
 8002d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d32:	9301      	str	r3, [sp, #4]
 8002d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68b9      	ldr	r1, [r7, #8]
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 f80e 	bl	8002d5e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002d42:	69f8      	ldr	r0, [r7, #28]
 8002d44:	f000 f8a2 	bl	8002e8c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	61bb      	str	r3, [r7, #24]
 8002d4c:	e002      	b.n	8002d54 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d52:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002d54:	69bb      	ldr	r3, [r7, #24]
    }
 8002d56:	4618      	mov	r0, r3
 8002d58:	3720      	adds	r7, #32
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b088      	sub	sp, #32
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	60f8      	str	r0, [r7, #12]
 8002d66:	60b9      	str	r1, [r7, #8]
 8002d68:	607a      	str	r2, [r7, #4]
 8002d6a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	461a      	mov	r2, r3
 8002d76:	21a5      	movs	r1, #165	; 0xa5
 8002d78:	f003 f972 	bl	8006060 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d86:	3b01      	subs	r3, #1
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4413      	add	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f023 0307 	bic.w	r3, r3, #7
 8002d94:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00a      	beq.n	8002db6 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002da4:	f383 8811 	msr	BASEPRI, r3
 8002da8:	f3bf 8f6f 	isb	sy
 8002dac:	f3bf 8f4f 	dsb	sy
 8002db0:	617b      	str	r3, [r7, #20]
    }
 8002db2:	bf00      	nop
 8002db4:	e7fe      	b.n	8002db4 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d01f      	beq.n	8002dfc <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	61fb      	str	r3, [r7, #28]
 8002dc0:	e012      	b.n	8002de8 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	7819      	ldrb	r1, [r3, #0]
 8002dca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	4413      	add	r3, r2
 8002dd0:	3334      	adds	r3, #52	; 0x34
 8002dd2:	460a      	mov	r2, r1
 8002dd4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	4413      	add	r3, r2
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d006      	beq.n	8002df0 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	3301      	adds	r3, #1
 8002de6:	61fb      	str	r3, [r7, #28]
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	2b09      	cmp	r3, #9
 8002dec:	d9e9      	bls.n	8002dc2 <prvInitialiseNewTask+0x64>
 8002dee:	e000      	b.n	8002df2 <prvInitialiseNewTask+0x94>
            {
                break;
 8002df0:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002dfa:	e003      	b.n	8002e04 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d901      	bls.n	8002e0e <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e0a:	2304      	movs	r3, #4
 8002e0c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e12:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e18:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e22:	3304      	adds	r3, #4
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff f999 	bl	800215c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e2c:	3318      	adds	r3, #24
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff f994 	bl	800215c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e38:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3c:	f1c3 0205 	rsb	r2, r3, #5
 8002e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e42:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4c:	3350      	adds	r3, #80	; 0x50
 8002e4e:	2204      	movs	r2, #4
 8002e50:	2100      	movs	r1, #0
 8002e52:	4618      	mov	r0, r3
 8002e54:	f003 f904 	bl	8006060 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5a:	3354      	adds	r3, #84	; 0x54
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	2100      	movs	r1, #0
 8002e60:	4618      	mov	r0, r3
 8002e62:	f003 f8fd 	bl	8006060 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	68f9      	ldr	r1, [r7, #12]
 8002e6a:	69b8      	ldr	r0, [r7, #24]
 8002e6c:	f001 f8f0 	bl	8004050 <pxPortInitialiseStack>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e74:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e80:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002e82:	bf00      	nop
 8002e84:	3720      	adds	r7, #32
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002e8c:	b5b0      	push	{r4, r5, r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af02      	add	r7, sp, #8
 8002e92:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002e94:	f001 fa86 	bl	80043a4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002e98:	4b35      	ldr	r3, [pc, #212]	; (8002f70 <prvAddNewTaskToReadyList+0xe4>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	4a34      	ldr	r2, [pc, #208]	; (8002f70 <prvAddNewTaskToReadyList+0xe4>)
 8002ea0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002ea2:	4b34      	ldr	r3, [pc, #208]	; (8002f74 <prvAddNewTaskToReadyList+0xe8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d109      	bne.n	8002ebe <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002eaa:	4a32      	ldr	r2, [pc, #200]	; (8002f74 <prvAddNewTaskToReadyList+0xe8>)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002eb0:	4b2f      	ldr	r3, [pc, #188]	; (8002f70 <prvAddNewTaskToReadyList+0xe4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d110      	bne.n	8002eda <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002eb8:	f000 fc08 	bl	80036cc <prvInitialiseTaskLists>
 8002ebc:	e00d      	b.n	8002eda <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002ebe:	4b2e      	ldr	r3, [pc, #184]	; (8002f78 <prvAddNewTaskToReadyList+0xec>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d109      	bne.n	8002eda <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ec6:	4b2b      	ldr	r3, [pc, #172]	; (8002f74 <prvAddNewTaskToReadyList+0xe8>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d802      	bhi.n	8002eda <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002ed4:	4a27      	ldr	r2, [pc, #156]	; (8002f74 <prvAddNewTaskToReadyList+0xe8>)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002eda:	4b28      	ldr	r3, [pc, #160]	; (8002f7c <prvAddNewTaskToReadyList+0xf0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	3301      	adds	r3, #1
 8002ee0:	4a26      	ldr	r2, [pc, #152]	; (8002f7c <prvAddNewTaskToReadyList+0xf0>)
 8002ee2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002ee4:	4b25      	ldr	r3, [pc, #148]	; (8002f7c <prvAddNewTaskToReadyList+0xf0>)
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d016      	beq.n	8002f20 <prvAddNewTaskToReadyList+0x94>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f002 fe03 	bl	8005b00 <SEGGER_SYSVIEW_OnTaskCreate>
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	461d      	mov	r5, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	461c      	mov	r4, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	1ae3      	subs	r3, r4, r3
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	462b      	mov	r3, r5
 8002f1c:	f001 fd6c 	bl	80049f8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f002 fe70 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	4b13      	ldr	r3, [pc, #76]	; (8002f80 <prvAddNewTaskToReadyList+0xf4>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <prvAddNewTaskToReadyList+0xf4>)
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f3e:	4613      	mov	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4a0f      	ldr	r2, [pc, #60]	; (8002f84 <prvAddNewTaskToReadyList+0xf8>)
 8002f48:	441a      	add	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4610      	mov	r0, r2
 8002f52:	f7ff f910 	bl	8002176 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002f56:	f001 fa55 	bl	8004404 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002f5a:	4b07      	ldr	r3, [pc, #28]	; (8002f78 <prvAddNewTaskToReadyList+0xec>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f62:	4b04      	ldr	r3, [pc, #16]	; (8002f74 <prvAddNewTaskToReadyList+0xe8>)
 8002f64:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000194 	.word	0x20000194
 8002f74:	200000bc 	.word	0x200000bc
 8002f78:	200001a0 	.word	0x200001a0
 8002f7c:	200001b0 	.word	0x200001b0
 8002f80:	2000019c 	.word	0x2000019c
 8002f84:	200000c0 	.word	0x200000c0

08002f88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d01b      	beq.n	8002fd2 <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <vTaskDelay+0x68>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00a      	beq.n	8002fb8 <vTaskDelay+0x30>
        __asm volatile
 8002fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa6:	f383 8811 	msr	BASEPRI, r3
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	60bb      	str	r3, [r7, #8]
    }
 8002fb4:	bf00      	nop
 8002fb6:	e7fe      	b.n	8002fb6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8002fb8:	f000 f880 	bl	80030bc <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	2023      	movs	r0, #35	; 0x23
 8002fc0:	f002 f8c6 	bl	8005150 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 fcb8 	bl	800393c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002fcc:	f000 f884 	bl	80030d8 <xTaskResumeAll>
 8002fd0:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d107      	bne.n	8002fe8 <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 8002fd8:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <vTaskDelay+0x6c>)
 8002fda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002fe8:	bf00      	nop
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	200001bc 	.word	0x200001bc
 8002ff4:	e000ed04 	.word	0xe000ed04

08002ff8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002ffe:	4b27      	ldr	r3, [pc, #156]	; (800309c <vTaskStartScheduler+0xa4>)
 8003000:	9301      	str	r3, [sp, #4]
 8003002:	2300      	movs	r3, #0
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	2300      	movs	r3, #0
 8003008:	2282      	movs	r2, #130	; 0x82
 800300a:	4925      	ldr	r1, [pc, #148]	; (80030a0 <vTaskStartScheduler+0xa8>)
 800300c:	4825      	ldr	r0, [pc, #148]	; (80030a4 <vTaskStartScheduler+0xac>)
 800300e:	f7ff fe65 	bl	8002cdc <xTaskCreate>
 8003012:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d102      	bne.n	8003020 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800301a:	f000 fd07 	bl	8003a2c <xTimerCreateTimerTask>
 800301e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d124      	bne.n	8003070 <vTaskStartScheduler+0x78>
        __asm volatile
 8003026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800302a:	f383 8811 	msr	BASEPRI, r3
 800302e:	f3bf 8f6f 	isb	sy
 8003032:	f3bf 8f4f 	dsb	sy
 8003036:	60bb      	str	r3, [r7, #8]
    }
 8003038:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800303a:	4b1b      	ldr	r3, [pc, #108]	; (80030a8 <vTaskStartScheduler+0xb0>)
 800303c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003040:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003042:	4b1a      	ldr	r3, [pc, #104]	; (80030ac <vTaskStartScheduler+0xb4>)
 8003044:	2201      	movs	r2, #1
 8003046:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003048:	4b19      	ldr	r3, [pc, #100]	; (80030b0 <vTaskStartScheduler+0xb8>)
 800304a:	2200      	movs	r2, #0
 800304c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800304e:	4b19      	ldr	r3, [pc, #100]	; (80030b4 <vTaskStartScheduler+0xbc>)
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	4b12      	ldr	r3, [pc, #72]	; (800309c <vTaskStartScheduler+0xa4>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d102      	bne.n	8003060 <vTaskStartScheduler+0x68>
 800305a:	f002 fd35 	bl	8005ac8 <SEGGER_SYSVIEW_OnIdle>
 800305e:	e004      	b.n	800306a <vTaskStartScheduler+0x72>
 8003060:	4b14      	ldr	r3, [pc, #80]	; (80030b4 <vTaskStartScheduler+0xbc>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4618      	mov	r0, r3
 8003066:	f002 fd8d 	bl	8005b84 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800306a:	f001 f87b 	bl	8004164 <xPortStartScheduler>
 800306e:	e00e      	b.n	800308e <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003076:	d10a      	bne.n	800308e <vTaskStartScheduler+0x96>
        __asm volatile
 8003078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800307c:	f383 8811 	msr	BASEPRI, r3
 8003080:	f3bf 8f6f 	isb	sy
 8003084:	f3bf 8f4f 	dsb	sy
 8003088:	607b      	str	r3, [r7, #4]
    }
 800308a:	bf00      	nop
 800308c:	e7fe      	b.n	800308c <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800308e:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <vTaskStartScheduler+0xc0>)
 8003090:	681b      	ldr	r3, [r3, #0]
}
 8003092:	bf00      	nop
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	200001b8 	.word	0x200001b8
 80030a0:	080060b8 	.word	0x080060b8
 80030a4:	080036a5 	.word	0x080036a5
 80030a8:	200001b4 	.word	0x200001b4
 80030ac:	200001a0 	.word	0x200001a0
 80030b0:	20000198 	.word	0x20000198
 80030b4:	200000bc 	.word	0x200000bc
 80030b8:	2000000c 	.word	0x2000000c

080030bc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80030c0:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <vTaskSuspendAll+0x18>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3301      	adds	r3, #1
 80030c6:	4a03      	ldr	r2, [pc, #12]	; (80030d4 <vTaskSuspendAll+0x18>)
 80030c8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80030ca:	bf00      	nop
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	200001bc 	.word	0x200001bc

080030d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80030e2:	2300      	movs	r3, #0
 80030e4:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80030e6:	4b3d      	ldr	r3, [pc, #244]	; (80031dc <xTaskResumeAll+0x104>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10a      	bne.n	8003104 <xTaskResumeAll+0x2c>
        __asm volatile
 80030ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f2:	f383 8811 	msr	BASEPRI, r3
 80030f6:	f3bf 8f6f 	isb	sy
 80030fa:	f3bf 8f4f 	dsb	sy
 80030fe:	603b      	str	r3, [r7, #0]
    }
 8003100:	bf00      	nop
 8003102:	e7fe      	b.n	8003102 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003104:	f001 f94e 	bl	80043a4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003108:	4b34      	ldr	r3, [pc, #208]	; (80031dc <xTaskResumeAll+0x104>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3b01      	subs	r3, #1
 800310e:	4a33      	ldr	r2, [pc, #204]	; (80031dc <xTaskResumeAll+0x104>)
 8003110:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003112:	4b32      	ldr	r3, [pc, #200]	; (80031dc <xTaskResumeAll+0x104>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d159      	bne.n	80031ce <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800311a:	4b31      	ldr	r3, [pc, #196]	; (80031e0 <xTaskResumeAll+0x108>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d055      	beq.n	80031ce <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003122:	e032      	b.n	800318a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003124:	4b2f      	ldr	r3, [pc, #188]	; (80031e4 <xTaskResumeAll+0x10c>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	3318      	adds	r3, #24
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff f87d 	bl	8002230 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	3304      	adds	r3, #4
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff f878 	bl	8002230 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4618      	mov	r0, r3
 8003144:	f002 fd60 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314c:	2201      	movs	r2, #1
 800314e:	409a      	lsls	r2, r3
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <xTaskResumeAll+0x110>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4313      	orrs	r3, r2
 8003156:	4a24      	ldr	r2, [pc, #144]	; (80031e8 <xTaskResumeAll+0x110>)
 8003158:	6013      	str	r3, [r2, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315e:	4613      	mov	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4a21      	ldr	r2, [pc, #132]	; (80031ec <xTaskResumeAll+0x114>)
 8003168:	441a      	add	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	3304      	adds	r3, #4
 800316e:	4619      	mov	r1, r3
 8003170:	4610      	mov	r0, r2
 8003172:	f7ff f800 	bl	8002176 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <xTaskResumeAll+0x118>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	429a      	cmp	r2, r3
 8003182:	d302      	bcc.n	800318a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8003184:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <xTaskResumeAll+0x11c>)
 8003186:	2201      	movs	r2, #1
 8003188:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800318a:	4b16      	ldr	r3, [pc, #88]	; (80031e4 <xTaskResumeAll+0x10c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1c8      	bne.n	8003124 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003198:	f000 fb16 	bl	80037c8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800319c:	4b16      	ldr	r3, [pc, #88]	; (80031f8 <xTaskResumeAll+0x120>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d010      	beq.n	80031ca <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80031a8:	f000 f838 	bl	800321c <xTaskIncrementTick>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 80031b2:	4b10      	ldr	r3, [pc, #64]	; (80031f4 <xTaskResumeAll+0x11c>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f1      	bne.n	80031a8 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 80031c4:	4b0c      	ldr	r3, [pc, #48]	; (80031f8 <xTaskResumeAll+0x120>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80031ca:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <xTaskResumeAll+0x11c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80031ce:	f001 f919 	bl	8004404 <vPortExitCritical>

    return xAlreadyYielded;
 80031d2:	687b      	ldr	r3, [r7, #4]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	200001bc 	.word	0x200001bc
 80031e0:	20000194 	.word	0x20000194
 80031e4:	20000154 	.word	0x20000154
 80031e8:	2000019c 	.word	0x2000019c
 80031ec:	200000c0 	.word	0x200000c0
 80031f0:	200000bc 	.word	0x200000bc
 80031f4:	200001a8 	.word	0x200001a8
 80031f8:	200001a4 	.word	0x200001a4

080031fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003202:	4b05      	ldr	r3, [pc, #20]	; (8003218 <xTaskGetTickCount+0x1c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003208:	687b      	ldr	r3, [r7, #4]
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	20000198 	.word	0x20000198

0800321c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003226:	4b41      	ldr	r3, [pc, #260]	; (800332c <xTaskIncrementTick+0x110>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d173      	bne.n	8003316 <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800322e:	4b40      	ldr	r3, [pc, #256]	; (8003330 <xTaskIncrementTick+0x114>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	3301      	adds	r3, #1
 8003234:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003236:	4a3e      	ldr	r2, [pc, #248]	; (8003330 <xTaskIncrementTick+0x114>)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d120      	bne.n	8003284 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8003242:	4b3c      	ldr	r3, [pc, #240]	; (8003334 <xTaskIncrementTick+0x118>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00a      	beq.n	8003262 <xTaskIncrementTick+0x46>
        __asm volatile
 800324c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003250:	f383 8811 	msr	BASEPRI, r3
 8003254:	f3bf 8f6f 	isb	sy
 8003258:	f3bf 8f4f 	dsb	sy
 800325c:	603b      	str	r3, [r7, #0]
    }
 800325e:	bf00      	nop
 8003260:	e7fe      	b.n	8003260 <xTaskIncrementTick+0x44>
 8003262:	4b34      	ldr	r3, [pc, #208]	; (8003334 <xTaskIncrementTick+0x118>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	4b33      	ldr	r3, [pc, #204]	; (8003338 <xTaskIncrementTick+0x11c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a31      	ldr	r2, [pc, #196]	; (8003334 <xTaskIncrementTick+0x118>)
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	4a31      	ldr	r2, [pc, #196]	; (8003338 <xTaskIncrementTick+0x11c>)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	4b31      	ldr	r3, [pc, #196]	; (800333c <xTaskIncrementTick+0x120>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	3301      	adds	r3, #1
 800327c:	4a2f      	ldr	r2, [pc, #188]	; (800333c <xTaskIncrementTick+0x120>)
 800327e:	6013      	str	r3, [r2, #0]
 8003280:	f000 faa2 	bl	80037c8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003284:	4b2e      	ldr	r3, [pc, #184]	; (8003340 <xTaskIncrementTick+0x124>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	429a      	cmp	r2, r3
 800328c:	d348      	bcc.n	8003320 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800328e:	4b29      	ldr	r3, [pc, #164]	; (8003334 <xTaskIncrementTick+0x118>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d104      	bne.n	80032a2 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003298:	4b29      	ldr	r3, [pc, #164]	; (8003340 <xTaskIncrementTick+0x124>)
 800329a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800329e:	601a      	str	r2, [r3, #0]
                    break;
 80032a0:	e03e      	b.n	8003320 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032a2:	4b24      	ldr	r3, [pc, #144]	; (8003334 <xTaskIncrementTick+0x118>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d203      	bcs.n	80032c2 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80032ba:	4a21      	ldr	r2, [pc, #132]	; (8003340 <xTaskIncrementTick+0x124>)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80032c0:	e02e      	b.n	8003320 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	3304      	adds	r3, #4
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fe ffb2 	bl	8002230 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d004      	beq.n	80032de <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	3318      	adds	r3, #24
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fe ffa9 	bl	8002230 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f002 fc91 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ea:	2201      	movs	r2, #1
 80032ec:	409a      	lsls	r2, r3
 80032ee:	4b15      	ldr	r3, [pc, #84]	; (8003344 <xTaskIncrementTick+0x128>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	4a13      	ldr	r2, [pc, #76]	; (8003344 <xTaskIncrementTick+0x128>)
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fc:	4613      	mov	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4a10      	ldr	r2, [pc, #64]	; (8003348 <xTaskIncrementTick+0x12c>)
 8003306:	441a      	add	r2, r3
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	3304      	adds	r3, #4
 800330c:	4619      	mov	r1, r3
 800330e:	4610      	mov	r0, r2
 8003310:	f7fe ff31 	bl	8002176 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003314:	e7bb      	b.n	800328e <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003316:	4b0d      	ldr	r3, [pc, #52]	; (800334c <xTaskIncrementTick+0x130>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	3301      	adds	r3, #1
 800331c:	4a0b      	ldr	r2, [pc, #44]	; (800334c <xTaskIncrementTick+0x130>)
 800331e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003320:	697b      	ldr	r3, [r7, #20]
}
 8003322:	4618      	mov	r0, r3
 8003324:	3718      	adds	r7, #24
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	200001bc 	.word	0x200001bc
 8003330:	20000198 	.word	0x20000198
 8003334:	2000014c 	.word	0x2000014c
 8003338:	20000150 	.word	0x20000150
 800333c:	200001ac 	.word	0x200001ac
 8003340:	200001b4 	.word	0x200001b4
 8003344:	2000019c 	.word	0x2000019c
 8003348:	200000c0 	.word	0x200000c0
 800334c:	200001a4 	.word	0x200001a4

08003350 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003356:	4b2d      	ldr	r3, [pc, #180]	; (800340c <vTaskSwitchContext+0xbc>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800335e:	4b2c      	ldr	r3, [pc, #176]	; (8003410 <vTaskSwitchContext+0xc0>)
 8003360:	2201      	movs	r2, #1
 8003362:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003364:	e04d      	b.n	8003402 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8003366:	4b2a      	ldr	r3, [pc, #168]	; (8003410 <vTaskSwitchContext+0xc0>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800336c:	4b29      	ldr	r3, [pc, #164]	; (8003414 <vTaskSwitchContext+0xc4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	fab3 f383 	clz	r3, r3
 8003378:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800337a:	7afb      	ldrb	r3, [r7, #11]
 800337c:	f1c3 031f 	rsb	r3, r3, #31
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	4925      	ldr	r1, [pc, #148]	; (8003418 <vTaskSwitchContext+0xc8>)
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10a      	bne.n	80033ac <vTaskSwitchContext+0x5c>
        __asm volatile
 8003396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339a:	f383 8811 	msr	BASEPRI, r3
 800339e:	f3bf 8f6f 	isb	sy
 80033a2:	f3bf 8f4f 	dsb	sy
 80033a6:	607b      	str	r3, [r7, #4]
    }
 80033a8:	bf00      	nop
 80033aa:	e7fe      	b.n	80033aa <vTaskSwitchContext+0x5a>
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	4613      	mov	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4a18      	ldr	r2, [pc, #96]	; (8003418 <vTaskSwitchContext+0xc8>)
 80033b8:	4413      	add	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	3308      	adds	r3, #8
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d104      	bne.n	80033dc <vTaskSwitchContext+0x8c>
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	605a      	str	r2, [r3, #4]
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	4a0e      	ldr	r2, [pc, #56]	; (800341c <vTaskSwitchContext+0xcc>)
 80033e4:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80033e6:	4b0d      	ldr	r3, [pc, #52]	; (800341c <vTaskSwitchContext+0xcc>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <vTaskSwitchContext+0xd0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d102      	bne.n	80033f8 <vTaskSwitchContext+0xa8>
 80033f2:	f002 fb69 	bl	8005ac8 <SEGGER_SYSVIEW_OnIdle>
}
 80033f6:	e004      	b.n	8003402 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80033f8:	4b08      	ldr	r3, [pc, #32]	; (800341c <vTaskSwitchContext+0xcc>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4618      	mov	r0, r3
 80033fe:	f002 fbc1 	bl	8005b84 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003402:	bf00      	nop
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200001bc 	.word	0x200001bc
 8003410:	200001a8 	.word	0x200001a8
 8003414:	2000019c 	.word	0x2000019c
 8003418:	200000c0 	.word	0x200000c0
 800341c:	200000bc 	.word	0x200000bc
 8003420:	200001b8 	.word	0x200001b8

08003424 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10a      	bne.n	800344a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003438:	f383 8811 	msr	BASEPRI, r3
 800343c:	f3bf 8f6f 	isb	sy
 8003440:	f3bf 8f4f 	dsb	sy
 8003444:	60fb      	str	r3, [r7, #12]
    }
 8003446:	bf00      	nop
 8003448:	e7fe      	b.n	8003448 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800344a:	4b07      	ldr	r3, [pc, #28]	; (8003468 <vTaskPlaceOnEventList+0x44>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	3318      	adds	r3, #24
 8003450:	4619      	mov	r1, r3
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7fe feb3 	bl	80021be <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003458:	2101      	movs	r1, #1
 800345a:	6838      	ldr	r0, [r7, #0]
 800345c:	f000 fa6e 	bl	800393c <prvAddCurrentTaskToDelayedList>
}
 8003460:	bf00      	nop
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	200000bc 	.word	0x200000bc

0800346c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10a      	bne.n	8003494 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800347e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003482:	f383 8811 	msr	BASEPRI, r3
 8003486:	f3bf 8f6f 	isb	sy
 800348a:	f3bf 8f4f 	dsb	sy
 800348e:	617b      	str	r3, [r7, #20]
    }
 8003490:	bf00      	nop
 8003492:	e7fe      	b.n	8003492 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003494:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <vTaskPlaceOnEventListRestricted+0x58>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	3318      	adds	r3, #24
 800349a:	4619      	mov	r1, r3
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f7fe fe6a 	bl	8002176 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80034a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034ac:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80034ae:	2024      	movs	r0, #36	; 0x24
 80034b0:	f001 fe30 	bl	8005114 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	68b8      	ldr	r0, [r7, #8]
 80034b8:	f000 fa40 	bl	800393c <prvAddCurrentTaskToDelayedList>
    }
 80034bc:	bf00      	nop
 80034be:	3718      	adds	r7, #24
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200000bc 	.word	0x200000bc

080034c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10a      	bne.n	80034f4 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80034de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e2:	f383 8811 	msr	BASEPRI, r3
 80034e6:	f3bf 8f6f 	isb	sy
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	60fb      	str	r3, [r7, #12]
    }
 80034f0:	bf00      	nop
 80034f2:	e7fe      	b.n	80034f2 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	3318      	adds	r3, #24
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7fe fe99 	bl	8002230 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034fe:	4b1f      	ldr	r3, [pc, #124]	; (800357c <xTaskRemoveFromEventList+0xb4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d120      	bne.n	8003548 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	3304      	adds	r3, #4
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe fe90 	bl	8002230 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	4618      	mov	r0, r3
 8003514:	f002 fb78 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351c:	2201      	movs	r2, #1
 800351e:	409a      	lsls	r2, r3
 8003520:	4b17      	ldr	r3, [pc, #92]	; (8003580 <xTaskRemoveFromEventList+0xb8>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4313      	orrs	r3, r2
 8003526:	4a16      	ldr	r2, [pc, #88]	; (8003580 <xTaskRemoveFromEventList+0xb8>)
 8003528:	6013      	str	r3, [r2, #0]
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	4a13      	ldr	r2, [pc, #76]	; (8003584 <xTaskRemoveFromEventList+0xbc>)
 8003538:	441a      	add	r2, r3
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	3304      	adds	r3, #4
 800353e:	4619      	mov	r1, r3
 8003540:	4610      	mov	r0, r2
 8003542:	f7fe fe18 	bl	8002176 <vListInsertEnd>
 8003546:	e005      	b.n	8003554 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	3318      	adds	r3, #24
 800354c:	4619      	mov	r1, r3
 800354e:	480e      	ldr	r0, [pc, #56]	; (8003588 <xTaskRemoveFromEventList+0xc0>)
 8003550:	f7fe fe11 	bl	8002176 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003558:	4b0c      	ldr	r3, [pc, #48]	; (800358c <xTaskRemoveFromEventList+0xc4>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355e:	429a      	cmp	r2, r3
 8003560:	d905      	bls.n	800356e <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003562:	2301      	movs	r3, #1
 8003564:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003566:	4b0a      	ldr	r3, [pc, #40]	; (8003590 <xTaskRemoveFromEventList+0xc8>)
 8003568:	2201      	movs	r2, #1
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	e001      	b.n	8003572 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003572:	697b      	ldr	r3, [r7, #20]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3718      	adds	r7, #24
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	200001bc 	.word	0x200001bc
 8003580:	2000019c 	.word	0x2000019c
 8003584:	200000c0 	.word	0x200000c0
 8003588:	20000154 	.word	0x20000154
 800358c:	200000bc 	.word	0x200000bc
 8003590:	200001a8 	.word	0x200001a8

08003594 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800359c:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <vTaskInternalSetTimeOutState+0x24>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80035a4:	4b05      	ldr	r3, [pc, #20]	; (80035bc <vTaskInternalSetTimeOutState+0x28>)
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	605a      	str	r2, [r3, #4]
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	200001ac 	.word	0x200001ac
 80035bc:	20000198 	.word	0x20000198

080035c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d10a      	bne.n	80035e6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80035d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d4:	f383 8811 	msr	BASEPRI, r3
 80035d8:	f3bf 8f6f 	isb	sy
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	613b      	str	r3, [r7, #16]
    }
 80035e2:	bf00      	nop
 80035e4:	e7fe      	b.n	80035e4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10a      	bne.n	8003602 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80035ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f0:	f383 8811 	msr	BASEPRI, r3
 80035f4:	f3bf 8f6f 	isb	sy
 80035f8:	f3bf 8f4f 	dsb	sy
 80035fc:	60fb      	str	r3, [r7, #12]
    }
 80035fe:	bf00      	nop
 8003600:	e7fe      	b.n	8003600 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003602:	f000 fecf 	bl	80043a4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003606:	4b1f      	ldr	r3, [pc, #124]	; (8003684 <xTaskCheckForTimeOut+0xc4>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800361e:	d102      	bne.n	8003626 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003620:	2300      	movs	r3, #0
 8003622:	61fb      	str	r3, [r7, #28]
 8003624:	e026      	b.n	8003674 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4b17      	ldr	r3, [pc, #92]	; (8003688 <xTaskCheckForTimeOut+0xc8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d00a      	beq.n	8003648 <xTaskCheckForTimeOut+0x88>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	429a      	cmp	r2, r3
 800363a:	d305      	bcc.n	8003648 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800363c:	2301      	movs	r3, #1
 800363e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	e015      	b.n	8003674 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	697a      	ldr	r2, [r7, #20]
 800364e:	429a      	cmp	r2, r3
 8003650:	d20b      	bcs.n	800366a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	1ad2      	subs	r2, r2, r3
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7ff ff98 	bl	8003594 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003664:	2300      	movs	r3, #0
 8003666:	61fb      	str	r3, [r7, #28]
 8003668:	e004      	b.n	8003674 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003670:	2301      	movs	r3, #1
 8003672:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003674:	f000 fec6 	bl	8004404 <vPortExitCritical>

    return xReturn;
 8003678:	69fb      	ldr	r3, [r7, #28]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3720      	adds	r7, #32
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000198 	.word	0x20000198
 8003688:	200001ac 	.word	0x200001ac

0800368c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003690:	4b03      	ldr	r3, [pc, #12]	; (80036a0 <vTaskMissedYield+0x14>)
 8003692:	2201      	movs	r2, #1
 8003694:	601a      	str	r2, [r3, #0]
}
 8003696:	bf00      	nop
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr
 80036a0:	200001a8 	.word	0x200001a8

080036a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80036ac:	f000 f84e 	bl	800374c <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <prvIdleTask+0x24>)
 80036b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	f3bf 8f4f 	dsb	sy
 80036bc:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 80036c0:	f7fd f9b8 	bl	8000a34 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 80036c4:	e7f2      	b.n	80036ac <prvIdleTask+0x8>
 80036c6:	bf00      	nop
 80036c8:	e000ed04 	.word	0xe000ed04

080036cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036d2:	2300      	movs	r3, #0
 80036d4:	607b      	str	r3, [r7, #4]
 80036d6:	e00c      	b.n	80036f2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4a12      	ldr	r2, [pc, #72]	; (800372c <prvInitialiseTaskLists+0x60>)
 80036e4:	4413      	add	r3, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe fd18 	bl	800211c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3301      	adds	r3, #1
 80036f0:	607b      	str	r3, [r7, #4]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d9ef      	bls.n	80036d8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80036f8:	480d      	ldr	r0, [pc, #52]	; (8003730 <prvInitialiseTaskLists+0x64>)
 80036fa:	f7fe fd0f 	bl	800211c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80036fe:	480d      	ldr	r0, [pc, #52]	; (8003734 <prvInitialiseTaskLists+0x68>)
 8003700:	f7fe fd0c 	bl	800211c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003704:	480c      	ldr	r0, [pc, #48]	; (8003738 <prvInitialiseTaskLists+0x6c>)
 8003706:	f7fe fd09 	bl	800211c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800370a:	480c      	ldr	r0, [pc, #48]	; (800373c <prvInitialiseTaskLists+0x70>)
 800370c:	f7fe fd06 	bl	800211c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003710:	480b      	ldr	r0, [pc, #44]	; (8003740 <prvInitialiseTaskLists+0x74>)
 8003712:	f7fe fd03 	bl	800211c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003716:	4b0b      	ldr	r3, [pc, #44]	; (8003744 <prvInitialiseTaskLists+0x78>)
 8003718:	4a05      	ldr	r2, [pc, #20]	; (8003730 <prvInitialiseTaskLists+0x64>)
 800371a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800371c:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <prvInitialiseTaskLists+0x7c>)
 800371e:	4a05      	ldr	r2, [pc, #20]	; (8003734 <prvInitialiseTaskLists+0x68>)
 8003720:	601a      	str	r2, [r3, #0]
}
 8003722:	bf00      	nop
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	200000c0 	.word	0x200000c0
 8003730:	20000124 	.word	0x20000124
 8003734:	20000138 	.word	0x20000138
 8003738:	20000154 	.word	0x20000154
 800373c:	20000168 	.word	0x20000168
 8003740:	20000180 	.word	0x20000180
 8003744:	2000014c 	.word	0x2000014c
 8003748:	20000150 	.word	0x20000150

0800374c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003752:	e019      	b.n	8003788 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003754:	f000 fe26 	bl	80043a4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003758:	4b10      	ldr	r3, [pc, #64]	; (800379c <prvCheckTasksWaitingTermination+0x50>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	3304      	adds	r3, #4
 8003764:	4618      	mov	r0, r3
 8003766:	f7fe fd63 	bl	8002230 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800376a:	4b0d      	ldr	r3, [pc, #52]	; (80037a0 <prvCheckTasksWaitingTermination+0x54>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	3b01      	subs	r3, #1
 8003770:	4a0b      	ldr	r2, [pc, #44]	; (80037a0 <prvCheckTasksWaitingTermination+0x54>)
 8003772:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003774:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <prvCheckTasksWaitingTermination+0x58>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3b01      	subs	r3, #1
 800377a:	4a0a      	ldr	r2, [pc, #40]	; (80037a4 <prvCheckTasksWaitingTermination+0x58>)
 800377c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800377e:	f000 fe41 	bl	8004404 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f810 	bl	80037a8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003788:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <prvCheckTasksWaitingTermination+0x58>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1e1      	bne.n	8003754 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003790:	bf00      	nop
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	20000168 	.word	0x20000168
 80037a0:	20000194 	.word	0x20000194
 80037a4:	2000017c 	.word	0x2000017c

080037a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b4:	4618      	mov	r0, r3
 80037b6:	f001 f801 	bl	80047bc <vPortFree>
                vPortFree( pxTCB );
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fffe 	bl	80047bc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80037c0:	bf00      	nop
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037cc:	4b0a      	ldr	r3, [pc, #40]	; (80037f8 <prvResetNextTaskUnblockTime+0x30>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d104      	bne.n	80037e0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80037d6:	4b09      	ldr	r3, [pc, #36]	; (80037fc <prvResetNextTaskUnblockTime+0x34>)
 80037d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037dc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80037de:	e005      	b.n	80037ec <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80037e0:	4b05      	ldr	r3, [pc, #20]	; (80037f8 <prvResetNextTaskUnblockTime+0x30>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a04      	ldr	r2, [pc, #16]	; (80037fc <prvResetNextTaskUnblockTime+0x34>)
 80037ea:	6013      	str	r3, [r2, #0]
}
 80037ec:	bf00      	nop
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	2000014c 	.word	0x2000014c
 80037fc:	200001b4 	.word	0x200001b4

08003800 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003806:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <xTaskGetSchedulerState+0x34>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d102      	bne.n	8003814 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800380e:	2301      	movs	r3, #1
 8003810:	607b      	str	r3, [r7, #4]
 8003812:	e008      	b.n	8003826 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003814:	4b08      	ldr	r3, [pc, #32]	; (8003838 <xTaskGetSchedulerState+0x38>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800381c:	2302      	movs	r3, #2
 800381e:	607b      	str	r3, [r7, #4]
 8003820:	e001      	b.n	8003826 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003822:	2300      	movs	r3, #0
 8003824:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003826:	687b      	ldr	r3, [r7, #4]
    }
 8003828:	4618      	mov	r0, r3
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	200001a0 	.word	0x200001a0
 8003838:	200001bc 	.word	0x200001bc

0800383c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d068      	beq.n	8003924 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003852:	4b37      	ldr	r3, [pc, #220]	; (8003930 <xTaskPriorityDisinherit+0xf4>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	429a      	cmp	r2, r3
 800385a:	d00a      	beq.n	8003872 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 800385c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003860:	f383 8811 	msr	BASEPRI, r3
 8003864:	f3bf 8f6f 	isb	sy
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	60fb      	str	r3, [r7, #12]
    }
 800386e:	bf00      	nop
 8003870:	e7fe      	b.n	8003870 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10a      	bne.n	8003890 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 800387a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800387e:	f383 8811 	msr	BASEPRI, r3
 8003882:	f3bf 8f6f 	isb	sy
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	60bb      	str	r3, [r7, #8]
    }
 800388c:	bf00      	nop
 800388e:	e7fe      	b.n	800388e <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003894:	1e5a      	subs	r2, r3, #1
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d03e      	beq.n	8003924 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d13a      	bne.n	8003924 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	3304      	adds	r3, #4
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fe fcbc 	bl	8002230 <uxListRemove>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10a      	bne.n	80038d4 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c2:	2201      	movs	r2, #1
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43da      	mvns	r2, r3
 80038ca:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <xTaskPriorityDisinherit+0xf8>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4013      	ands	r3, r2
 80038d0:	4a18      	ldr	r2, [pc, #96]	; (8003934 <xTaskPriorityDisinherit+0xf8>)
 80038d2:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4619      	mov	r1, r3
 80038d8:	204a      	movs	r0, #74	; 0x4a
 80038da:	f001 fc39 	bl	8005150 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ea:	f1c3 0205 	rsb	r2, r3, #5
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f6:	2201      	movs	r2, #1
 80038f8:	409a      	lsls	r2, r3
 80038fa:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <xTaskPriorityDisinherit+0xf8>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4313      	orrs	r3, r2
 8003900:	4a0c      	ldr	r2, [pc, #48]	; (8003934 <xTaskPriorityDisinherit+0xf8>)
 8003902:	6013      	str	r3, [r2, #0]
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003908:	4613      	mov	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4a09      	ldr	r2, [pc, #36]	; (8003938 <xTaskPriorityDisinherit+0xfc>)
 8003912:	441a      	add	r2, r3
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	3304      	adds	r3, #4
 8003918:	4619      	mov	r1, r3
 800391a:	4610      	mov	r0, r2
 800391c:	f7fe fc2b 	bl	8002176 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003920:	2301      	movs	r3, #1
 8003922:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003924:	697b      	ldr	r3, [r7, #20]
    }
 8003926:	4618      	mov	r0, r3
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	200000bc 	.word	0x200000bc
 8003934:	2000019c 	.word	0x2000019c
 8003938:	200000c0 	.word	0x200000c0

0800393c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003946:	4b32      	ldr	r3, [pc, #200]	; (8003a10 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800394c:	4b31      	ldr	r3, [pc, #196]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	3304      	adds	r3, #4
 8003952:	4618      	mov	r0, r3
 8003954:	f7fe fc6c 	bl	8002230 <uxListRemove>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10b      	bne.n	8003976 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800395e:	4b2d      	ldr	r3, [pc, #180]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003964:	2201      	movs	r2, #1
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	43da      	mvns	r2, r3
 800396c:	4b2a      	ldr	r3, [pc, #168]	; (8003a18 <prvAddCurrentTaskToDelayedList+0xdc>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4013      	ands	r3, r2
 8003972:	4a29      	ldr	r2, [pc, #164]	; (8003a18 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003974:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800397c:	d110      	bne.n	80039a0 <prvAddCurrentTaskToDelayedList+0x64>
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00d      	beq.n	80039a0 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003984:	4b23      	ldr	r3, [pc, #140]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	211b      	movs	r1, #27
 800398a:	4618      	mov	r0, r3
 800398c:	f002 f97e 	bl	8005c8c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003990:	4b20      	ldr	r3, [pc, #128]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3304      	adds	r3, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4820      	ldr	r0, [pc, #128]	; (8003a1c <prvAddCurrentTaskToDelayedList+0xe0>)
 800399a:	f7fe fbec 	bl	8002176 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800399e:	e032      	b.n	8003a06 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4413      	add	r3, r2
 80039a6:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80039a8:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80039b0:	68ba      	ldr	r2, [r7, #8]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d20f      	bcs.n	80039d8 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80039b8:	4b16      	ldr	r3, [pc, #88]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2104      	movs	r1, #4
 80039be:	4618      	mov	r0, r3
 80039c0:	f002 f964 	bl	8005c8c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039c4:	4b16      	ldr	r3, [pc, #88]	; (8003a20 <prvAddCurrentTaskToDelayedList+0xe4>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b12      	ldr	r3, [pc, #72]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	3304      	adds	r3, #4
 80039ce:	4619      	mov	r1, r3
 80039d0:	4610      	mov	r0, r2
 80039d2:	f7fe fbf4 	bl	80021be <vListInsert>
}
 80039d6:	e016      	b.n	8003a06 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80039d8:	4b0e      	ldr	r3, [pc, #56]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2104      	movs	r1, #4
 80039de:	4618      	mov	r0, r3
 80039e0:	f002 f954 	bl	8005c8c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039e4:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <prvAddCurrentTaskToDelayedList+0xe8>)
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	4b0a      	ldr	r3, [pc, #40]	; (8003a14 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3304      	adds	r3, #4
 80039ee:	4619      	mov	r1, r3
 80039f0:	4610      	mov	r0, r2
 80039f2:	f7fe fbe4 	bl	80021be <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80039f6:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <prvAddCurrentTaskToDelayedList+0xec>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d202      	bcs.n	8003a06 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003a00:	4a09      	ldr	r2, [pc, #36]	; (8003a28 <prvAddCurrentTaskToDelayedList+0xec>)
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	6013      	str	r3, [r2, #0]
}
 8003a06:	bf00      	nop
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000198 	.word	0x20000198
 8003a14:	200000bc 	.word	0x200000bc
 8003a18:	2000019c 	.word	0x2000019c
 8003a1c:	20000180 	.word	0x20000180
 8003a20:	20000150 	.word	0x20000150
 8003a24:	2000014c 	.word	0x2000014c
 8003a28:	200001b4 	.word	0x200001b4

08003a2c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003a36:	f000 fad5 	bl	8003fe4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003a3a:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <xTimerCreateTimerTask+0x54>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00b      	beq.n	8003a5a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003a42:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <xTimerCreateTimerTask+0x58>)
 8003a44:	9301      	str	r3, [sp, #4]
 8003a46:	2302      	movs	r3, #2
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a50:	490d      	ldr	r1, [pc, #52]	; (8003a88 <xTimerCreateTimerTask+0x5c>)
 8003a52:	480e      	ldr	r0, [pc, #56]	; (8003a8c <xTimerCreateTimerTask+0x60>)
 8003a54:	f7ff f942 	bl	8002cdc <xTaskCreate>
 8003a58:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10a      	bne.n	8003a76 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	603b      	str	r3, [r7, #0]
    }
 8003a72:	bf00      	nop
 8003a74:	e7fe      	b.n	8003a74 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003a76:	687b      	ldr	r3, [r7, #4]
    }
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	200001f0 	.word	0x200001f0
 8003a84:	200001f4 	.word	0x200001f4
 8003a88:	080060c0 	.word	0x080060c0
 8003a8c:	08003bc5 	.word	0x08003bc5

08003a90 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	; 0x28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
 8003a9c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10a      	bne.n	8003abe <xTimerGenericCommand+0x2e>
        __asm volatile
 8003aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aac:	f383 8811 	msr	BASEPRI, r3
 8003ab0:	f3bf 8f6f 	isb	sy
 8003ab4:	f3bf 8f4f 	dsb	sy
 8003ab8:	623b      	str	r3, [r7, #32]
    }
 8003aba:	bf00      	nop
 8003abc:	e7fe      	b.n	8003abc <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003abe:	4b1a      	ldr	r3, [pc, #104]	; (8003b28 <xTimerGenericCommand+0x98>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d02a      	beq.n	8003b1c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b05      	cmp	r3, #5
 8003ad6:	dc18      	bgt.n	8003b0a <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003ad8:	f7ff fe92 	bl	8003800 <xTaskGetSchedulerState>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d109      	bne.n	8003af6 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003ae2:	4b11      	ldr	r3, [pc, #68]	; (8003b28 <xTimerGenericCommand+0x98>)
 8003ae4:	6818      	ldr	r0, [r3, #0]
 8003ae6:	f107 0114 	add.w	r1, r7, #20
 8003aea:	2300      	movs	r3, #0
 8003aec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aee:	f7fe fcad 	bl	800244c <xQueueGenericSend>
 8003af2:	6278      	str	r0, [r7, #36]	; 0x24
 8003af4:	e012      	b.n	8003b1c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003af6:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <xTimerGenericCommand+0x98>)
 8003af8:	6818      	ldr	r0, [r3, #0]
 8003afa:	f107 0114 	add.w	r1, r7, #20
 8003afe:	2300      	movs	r3, #0
 8003b00:	2200      	movs	r2, #0
 8003b02:	f7fe fca3 	bl	800244c <xQueueGenericSend>
 8003b06:	6278      	str	r0, [r7, #36]	; 0x24
 8003b08:	e008      	b.n	8003b1c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003b0a:	4b07      	ldr	r3, [pc, #28]	; (8003b28 <xTimerGenericCommand+0x98>)
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	f107 0114 	add.w	r1, r7, #20
 8003b12:	2300      	movs	r3, #0
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	f7fe fda7 	bl	8002668 <xQueueGenericSendFromISR>
 8003b1a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3728      	adds	r7, #40	; 0x28
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	200001f0 	.word	0x200001f0

08003b2c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b088      	sub	sp, #32
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b36:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <prvProcessExpiredTimer+0x94>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7fe fb73 	bl	8002230 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d022      	beq.n	8003b9e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	699a      	ldr	r2, [r3, #24]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	18d1      	adds	r1, r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	6978      	ldr	r0, [r7, #20]
 8003b66:	f000 f8d1 	bl	8003d0c <prvInsertTimerInActiveList>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d01f      	beq.n	8003bb0 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b70:	2300      	movs	r3, #0
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2300      	movs	r3, #0
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	2100      	movs	r1, #0
 8003b7a:	6978      	ldr	r0, [r7, #20]
 8003b7c:	f7ff ff88 	bl	8003a90 <xTimerGenericCommand>
 8003b80:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d113      	bne.n	8003bb0 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b8c:	f383 8811 	msr	BASEPRI, r3
 8003b90:	f3bf 8f6f 	isb	sy
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	60fb      	str	r3, [r7, #12]
    }
 8003b9a:	bf00      	nop
 8003b9c:	e7fe      	b.n	8003b9c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ba4:	f023 0301 	bic.w	r3, r3, #1
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	6978      	ldr	r0, [r7, #20]
 8003bb6:	4798      	blx	r3
    }
 8003bb8:	bf00      	nop
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	200001e8 	.word	0x200001e8

08003bc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003bcc:	f107 0308 	add.w	r3, r7, #8
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f000 f857 	bl	8003c84 <prvGetNextExpireTime>
 8003bd6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 f803 	bl	8003be8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003be2:	f000 f8d5 	bl	8003d90 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003be6:	e7f1      	b.n	8003bcc <prvTimerTask+0x8>

08003be8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003bf2:	f7ff fa63 	bl	80030bc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003bf6:	f107 0308 	add.w	r3, r7, #8
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 f866 	bl	8003ccc <prvSampleTimeNow>
 8003c00:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d130      	bne.n	8003c6a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10a      	bne.n	8003c24 <prvProcessTimerOrBlockTask+0x3c>
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d806      	bhi.n	8003c24 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003c16:	f7ff fa5f 	bl	80030d8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003c1a:	68f9      	ldr	r1, [r7, #12]
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7ff ff85 	bl	8003b2c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003c22:	e024      	b.n	8003c6e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d008      	beq.n	8003c3c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003c2a:	4b13      	ldr	r3, [pc, #76]	; (8003c78 <prvProcessTimerOrBlockTask+0x90>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <prvProcessTimerOrBlockTask+0x50>
 8003c34:	2301      	movs	r3, #1
 8003c36:	e000      	b.n	8003c3a <prvProcessTimerOrBlockTask+0x52>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003c3c:	4b0f      	ldr	r3, [pc, #60]	; (8003c7c <prvProcessTimerOrBlockTask+0x94>)
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f7ff f813 	bl	8002c74 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003c4e:	f7ff fa43 	bl	80030d8 <xTaskResumeAll>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10a      	bne.n	8003c6e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003c58:	4b09      	ldr	r3, [pc, #36]	; (8003c80 <prvProcessTimerOrBlockTask+0x98>)
 8003c5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	f3bf 8f6f 	isb	sy
    }
 8003c68:	e001      	b.n	8003c6e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003c6a:	f7ff fa35 	bl	80030d8 <xTaskResumeAll>
    }
 8003c6e:	bf00      	nop
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	200001ec 	.word	0x200001ec
 8003c7c:	200001f0 	.word	0x200001f0
 8003c80:	e000ed04 	.word	0xe000ed04

08003c84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003c8c:	4b0e      	ldr	r3, [pc, #56]	; (8003cc8 <prvGetNextExpireTime+0x44>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <prvGetNextExpireTime+0x16>
 8003c96:	2201      	movs	r2, #1
 8003c98:	e000      	b.n	8003c9c <prvGetNextExpireTime+0x18>
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d105      	bne.n	8003cb4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ca8:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <prvGetNextExpireTime+0x44>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	e001      	b.n	8003cb8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
    }
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	200001e8 	.word	0x200001e8

08003ccc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003cd4:	f7ff fa92 	bl	80031fc <xTaskGetTickCount>
 8003cd8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003cda:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <prvSampleTimeNow+0x3c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d205      	bcs.n	8003cf0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003ce4:	f000 f91a 	bl	8003f1c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e002      	b.n	8003cf6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003cf6:	4a04      	ldr	r2, [pc, #16]	; (8003d08 <prvSampleTimeNow+0x3c>)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
    }
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	200001f8 	.word	0x200001f8

08003d0c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
 8003d18:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d812      	bhi.n	8003d58 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	1ad2      	subs	r2, r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d302      	bcc.n	8003d46 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003d40:	2301      	movs	r3, #1
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e01b      	b.n	8003d7e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003d46:	4b10      	ldr	r3, [pc, #64]	; (8003d88 <prvInsertTimerInActiveList+0x7c>)
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f7fe fa34 	bl	80021be <vListInsert>
 8003d56:	e012      	b.n	8003d7e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d206      	bcs.n	8003d6e <prvInsertTimerInActiveList+0x62>
 8003d60:	68ba      	ldr	r2, [r7, #8]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d302      	bcc.n	8003d6e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	e007      	b.n	8003d7e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d6e:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <prvInsertTimerInActiveList+0x80>)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	3304      	adds	r3, #4
 8003d76:	4619      	mov	r1, r3
 8003d78:	4610      	mov	r0, r2
 8003d7a:	f7fe fa20 	bl	80021be <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003d7e:	697b      	ldr	r3, [r7, #20]
    }
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	200001ec 	.word	0x200001ec
 8003d8c:	200001e8 	.word	0x200001e8

08003d90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b08c      	sub	sp, #48	; 0x30
 8003d94:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d96:	e0ae      	b.n	8003ef6 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f2c0 80aa 	blt.w	8003ef4 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d004      	beq.n	8003db6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	3304      	adds	r3, #4
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fe fa3d 	bl	8002230 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003db6:	1d3b      	adds	r3, r7, #4
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff87 	bl	8003ccc <prvSampleTimeNow>
 8003dbe:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2b09      	cmp	r3, #9
 8003dc4:	f200 8097 	bhi.w	8003ef6 <prvProcessReceivedCommands+0x166>
 8003dc8:	a201      	add	r2, pc, #4	; (adr r2, 8003dd0 <prvProcessReceivedCommands+0x40>)
 8003dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dce:	bf00      	nop
 8003dd0:	08003df9 	.word	0x08003df9
 8003dd4:	08003df9 	.word	0x08003df9
 8003dd8:	08003df9 	.word	0x08003df9
 8003ddc:	08003e6d 	.word	0x08003e6d
 8003de0:	08003e81 	.word	0x08003e81
 8003de4:	08003ecb 	.word	0x08003ecb
 8003de8:	08003df9 	.word	0x08003df9
 8003dec:	08003df9 	.word	0x08003df9
 8003df0:	08003e6d 	.word	0x08003e6d
 8003df4:	08003e81 	.word	0x08003e81
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	18d1      	adds	r1, r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a3a      	ldr	r2, [r7, #32]
 8003e16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e18:	f7ff ff78 	bl	8003d0c <prvInsertTimerInActiveList>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d069      	beq.n	8003ef6 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e28:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d05e      	beq.n	8003ef6 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	441a      	add	r2, r3
 8003e40:	2300      	movs	r3, #0
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	2300      	movs	r3, #0
 8003e46:	2100      	movs	r1, #0
 8003e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e4a:	f7ff fe21 	bl	8003a90 <xTimerGenericCommand>
 8003e4e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d14f      	bne.n	8003ef6 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	61bb      	str	r3, [r7, #24]
    }
 8003e68:	bf00      	nop
 8003e6a:	e7fe      	b.n	8003e6a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e72:	f023 0301 	bic.w	r3, r3, #1
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003e7e:	e03a      	b.n	8003ef6 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	b2da      	uxtb	r2, r3
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e96:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10a      	bne.n	8003eb6 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	617b      	str	r3, [r7, #20]
    }
 8003eb2:	bf00      	nop
 8003eb4:	e7fe      	b.n	8003eb4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb8:	699a      	ldr	r2, [r3, #24]
 8003eba:	6a3b      	ldr	r3, [r7, #32]
 8003ebc:	18d1      	adds	r1, r2, r3
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	6a3a      	ldr	r2, [r7, #32]
 8003ec2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ec4:	f7ff ff22 	bl	8003d0c <prvInsertTimerInActiveList>
                        break;
 8003ec8:	e015      	b.n	8003ef6 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d103      	bne.n	8003ee0 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003ed8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003eda:	f000 fc6f 	bl	80047bc <vPortFree>
 8003ede:	e00a      	b.n	8003ef6 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ee6:	f023 0301 	bic.w	r3, r3, #1
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003ef2:	e000      	b.n	8003ef6 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003ef4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ef6:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <prvProcessReceivedCommands+0x188>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f107 0108 	add.w	r1, r7, #8
 8003efe:	2200      	movs	r2, #0
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fe fc6f 	bl	80027e4 <xQueueReceive>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f47f af45 	bne.w	8003d98 <prvProcessReceivedCommands+0x8>
        }
    }
 8003f0e:	bf00      	nop
 8003f10:	bf00      	nop
 8003f12:	3728      	adds	r7, #40	; 0x28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	200001f0 	.word	0x200001f0

08003f1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f22:	e048      	b.n	8003fb6 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f24:	4b2d      	ldr	r3, [pc, #180]	; (8003fdc <prvSwitchTimerLists+0xc0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f2e:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <prvSwitchTimerLists+0xc0>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7fe f977 	bl	8002230 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d02e      	beq.n	8003fb6 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	4413      	add	r3, r2
 8003f60:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d90e      	bls.n	8003f88 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f76:	4b19      	ldr	r3, [pc, #100]	; (8003fdc <prvSwitchTimerLists+0xc0>)
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f7fe f91c 	bl	80021be <vListInsert>
 8003f86:	e016      	b.n	8003fb6 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f88:	2300      	movs	r3, #0
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	2100      	movs	r1, #0
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f7ff fd7c 	bl	8003a90 <xTimerGenericCommand>
 8003f98:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10a      	bne.n	8003fb6 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa4:	f383 8811 	msr	BASEPRI, r3
 8003fa8:	f3bf 8f6f 	isb	sy
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	603b      	str	r3, [r7, #0]
    }
 8003fb2:	bf00      	nop
 8003fb4:	e7fe      	b.n	8003fb4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fb6:	4b09      	ldr	r3, [pc, #36]	; (8003fdc <prvSwitchTimerLists+0xc0>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1b1      	bne.n	8003f24 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003fc0:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <prvSwitchTimerLists+0xc0>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003fc6:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <prvSwitchTimerLists+0xc4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a04      	ldr	r2, [pc, #16]	; (8003fdc <prvSwitchTimerLists+0xc0>)
 8003fcc:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003fce:	4a04      	ldr	r2, [pc, #16]	; (8003fe0 <prvSwitchTimerLists+0xc4>)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	6013      	str	r3, [r2, #0]
    }
 8003fd4:	bf00      	nop
 8003fd6:	3718      	adds	r7, #24
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	200001e8 	.word	0x200001e8
 8003fe0:	200001ec 	.word	0x200001ec

08003fe4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003fe8:	f000 f9dc 	bl	80043a4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003fec:	4b12      	ldr	r3, [pc, #72]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d11d      	bne.n	8004030 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003ff4:	4811      	ldr	r0, [pc, #68]	; (800403c <prvCheckForValidListAndQueue+0x58>)
 8003ff6:	f7fe f891 	bl	800211c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003ffa:	4811      	ldr	r0, [pc, #68]	; (8004040 <prvCheckForValidListAndQueue+0x5c>)
 8003ffc:	f7fe f88e 	bl	800211c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004000:	4b10      	ldr	r3, [pc, #64]	; (8004044 <prvCheckForValidListAndQueue+0x60>)
 8004002:	4a0e      	ldr	r2, [pc, #56]	; (800403c <prvCheckForValidListAndQueue+0x58>)
 8004004:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004006:	4b10      	ldr	r3, [pc, #64]	; (8004048 <prvCheckForValidListAndQueue+0x64>)
 8004008:	4a0d      	ldr	r2, [pc, #52]	; (8004040 <prvCheckForValidListAndQueue+0x5c>)
 800400a:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800400c:	2200      	movs	r2, #0
 800400e:	210c      	movs	r1, #12
 8004010:	200a      	movs	r0, #10
 8004012:	f7fe f992 	bl	800233a <xQueueGenericCreate>
 8004016:	4603      	mov	r3, r0
 8004018:	4a07      	ldr	r2, [pc, #28]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 800401a:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800401c:	4b06      	ldr	r3, [pc, #24]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004024:	4b04      	ldr	r3, [pc, #16]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4908      	ldr	r1, [pc, #32]	; (800404c <prvCheckForValidListAndQueue+0x68>)
 800402a:	4618      	mov	r0, r3
 800402c:	f7fe fdf0 	bl	8002c10 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004030:	f000 f9e8 	bl	8004404 <vPortExitCritical>
    }
 8004034:	bf00      	nop
 8004036:	bd80      	pop	{r7, pc}
 8004038:	200001f0 	.word	0x200001f0
 800403c:	200001c0 	.word	0x200001c0
 8004040:	200001d4 	.word	0x200001d4
 8004044:	200001e8 	.word	0x200001e8
 8004048:	200001ec 	.word	0x200001ec
 800404c:	080060c8 	.word	0x080060c8

08004050 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	3b04      	subs	r3, #4
 8004060:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004068:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	3b04      	subs	r3, #4
 800406e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f023 0201 	bic.w	r2, r3, #1
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	3b04      	subs	r3, #4
 800407e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004080:	4a0c      	ldr	r2, [pc, #48]	; (80040b4 <pxPortInitialiseStack+0x64>)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3b14      	subs	r3, #20
 800408a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	3b04      	subs	r3, #4
 8004096:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f06f 0202 	mvn.w	r2, #2
 800409e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	3b20      	subs	r3, #32
 80040a4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80040a6:	68fb      	ldr	r3, [r7, #12]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	080040b9 	.word	0x080040b9

080040b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80040be:	2300      	movs	r3, #0
 80040c0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80040c2:	4b12      	ldr	r3, [pc, #72]	; (800410c <prvTaskExitError+0x54>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040ca:	d00a      	beq.n	80040e2 <prvTaskExitError+0x2a>
        __asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	60fb      	str	r3, [r7, #12]
    }
 80040de:	bf00      	nop
 80040e0:	e7fe      	b.n	80040e0 <prvTaskExitError+0x28>
        __asm volatile
 80040e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e6:	f383 8811 	msr	BASEPRI, r3
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	60bb      	str	r3, [r7, #8]
    }
 80040f4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80040f6:	bf00      	nop
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0fc      	beq.n	80040f8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80040fe:	bf00      	nop
 8004100:	bf00      	nop
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	20000010 	.word	0x20000010

08004110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004110:	4b07      	ldr	r3, [pc, #28]	; (8004130 <pxCurrentTCBConst2>)
 8004112:	6819      	ldr	r1, [r3, #0]
 8004114:	6808      	ldr	r0, [r1, #0]
 8004116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800411a:	f380 8809 	msr	PSP, r0
 800411e:	f3bf 8f6f 	isb	sy
 8004122:	f04f 0000 	mov.w	r0, #0
 8004126:	f380 8811 	msr	BASEPRI, r0
 800412a:	4770      	bx	lr
 800412c:	f3af 8000 	nop.w

08004130 <pxCurrentTCBConst2>:
 8004130:	200000bc 	.word	0x200000bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop

08004138 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004138:	4808      	ldr	r0, [pc, #32]	; (800415c <prvPortStartFirstTask+0x24>)
 800413a:	6800      	ldr	r0, [r0, #0]
 800413c:	6800      	ldr	r0, [r0, #0]
 800413e:	f380 8808 	msr	MSP, r0
 8004142:	f04f 0000 	mov.w	r0, #0
 8004146:	f380 8814 	msr	CONTROL, r0
 800414a:	b662      	cpsie	i
 800414c:	b661      	cpsie	f
 800414e:	f3bf 8f4f 	dsb	sy
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	df00      	svc	0
 8004158:	bf00      	nop
 800415a:	0000      	.short	0x0000
 800415c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004160:	bf00      	nop
 8004162:	bf00      	nop

08004164 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b086      	sub	sp, #24
 8004168:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800416a:	4b46      	ldr	r3, [pc, #280]	; (8004284 <xPortStartScheduler+0x120>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a46      	ldr	r2, [pc, #280]	; (8004288 <xPortStartScheduler+0x124>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d10a      	bne.n	800418a <xPortStartScheduler+0x26>
        __asm volatile
 8004174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004178:	f383 8811 	msr	BASEPRI, r3
 800417c:	f3bf 8f6f 	isb	sy
 8004180:	f3bf 8f4f 	dsb	sy
 8004184:	613b      	str	r3, [r7, #16]
    }
 8004186:	bf00      	nop
 8004188:	e7fe      	b.n	8004188 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800418a:	4b3e      	ldr	r3, [pc, #248]	; (8004284 <xPortStartScheduler+0x120>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a3f      	ldr	r2, [pc, #252]	; (800428c <xPortStartScheduler+0x128>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d10a      	bne.n	80041aa <xPortStartScheduler+0x46>
        __asm volatile
 8004194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004198:	f383 8811 	msr	BASEPRI, r3
 800419c:	f3bf 8f6f 	isb	sy
 80041a0:	f3bf 8f4f 	dsb	sy
 80041a4:	60fb      	str	r3, [r7, #12]
    }
 80041a6:	bf00      	nop
 80041a8:	e7fe      	b.n	80041a8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80041aa:	4b39      	ldr	r3, [pc, #228]	; (8004290 <xPortStartScheduler+0x12c>)
 80041ac:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	22ff      	movs	r2, #255	; 0xff
 80041ba:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80041c4:	78fb      	ldrb	r3, [r7, #3]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	4b31      	ldr	r3, [pc, #196]	; (8004294 <xPortStartScheduler+0x130>)
 80041d0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80041d2:	4b31      	ldr	r3, [pc, #196]	; (8004298 <xPortStartScheduler+0x134>)
 80041d4:	2207      	movs	r2, #7
 80041d6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041d8:	e009      	b.n	80041ee <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80041da:	4b2f      	ldr	r3, [pc, #188]	; (8004298 <xPortStartScheduler+0x134>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	3b01      	subs	r3, #1
 80041e0:	4a2d      	ldr	r2, [pc, #180]	; (8004298 <xPortStartScheduler+0x134>)
 80041e2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80041e4:	78fb      	ldrb	r3, [r7, #3]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041ee:	78fb      	ldrb	r3, [r7, #3]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f6:	2b80      	cmp	r3, #128	; 0x80
 80041f8:	d0ef      	beq.n	80041da <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80041fa:	4b27      	ldr	r3, [pc, #156]	; (8004298 <xPortStartScheduler+0x134>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f1c3 0307 	rsb	r3, r3, #7
 8004202:	2b04      	cmp	r3, #4
 8004204:	d00a      	beq.n	800421c <xPortStartScheduler+0xb8>
        __asm volatile
 8004206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420a:	f383 8811 	msr	BASEPRI, r3
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f3bf 8f4f 	dsb	sy
 8004216:	60bb      	str	r3, [r7, #8]
    }
 8004218:	bf00      	nop
 800421a:	e7fe      	b.n	800421a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800421c:	4b1e      	ldr	r3, [pc, #120]	; (8004298 <xPortStartScheduler+0x134>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	021b      	lsls	r3, r3, #8
 8004222:	4a1d      	ldr	r2, [pc, #116]	; (8004298 <xPortStartScheduler+0x134>)
 8004224:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004226:	4b1c      	ldr	r3, [pc, #112]	; (8004298 <xPortStartScheduler+0x134>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800422e:	4a1a      	ldr	r2, [pc, #104]	; (8004298 <xPortStartScheduler+0x134>)
 8004230:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800423a:	4b18      	ldr	r3, [pc, #96]	; (800429c <xPortStartScheduler+0x138>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a17      	ldr	r2, [pc, #92]	; (800429c <xPortStartScheduler+0x138>)
 8004240:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004244:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004246:	4b15      	ldr	r3, [pc, #84]	; (800429c <xPortStartScheduler+0x138>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a14      	ldr	r2, [pc, #80]	; (800429c <xPortStartScheduler+0x138>)
 800424c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004250:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004252:	f000 f963 	bl	800451c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004256:	4b12      	ldr	r3, [pc, #72]	; (80042a0 <xPortStartScheduler+0x13c>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800425c:	f000 f982 	bl	8004564 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004260:	4b10      	ldr	r3, [pc, #64]	; (80042a4 <xPortStartScheduler+0x140>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a0f      	ldr	r2, [pc, #60]	; (80042a4 <xPortStartScheduler+0x140>)
 8004266:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800426a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800426c:	f7ff ff64 	bl	8004138 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004270:	f7ff f86e 	bl	8003350 <vTaskSwitchContext>
    prvTaskExitError();
 8004274:	f7ff ff20 	bl	80040b8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	e000ed00 	.word	0xe000ed00
 8004288:	410fc271 	.word	0x410fc271
 800428c:	410fc270 	.word	0x410fc270
 8004290:	e000e400 	.word	0xe000e400
 8004294:	200001fc 	.word	0x200001fc
 8004298:	20000200 	.word	0x20000200
 800429c:	e000ed20 	.word	0xe000ed20
 80042a0:	20000010 	.word	0x20000010
 80042a4:	e000ef34 	.word	0xe000ef34

080042a8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80042ae:	4b37      	ldr	r3, [pc, #220]	; (800438c <vInitPrioGroupValue+0xe4>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a37      	ldr	r2, [pc, #220]	; (8004390 <vInitPrioGroupValue+0xe8>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d10a      	bne.n	80042ce <vInitPrioGroupValue+0x26>
        __asm volatile
 80042b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042bc:	f383 8811 	msr	BASEPRI, r3
 80042c0:	f3bf 8f6f 	isb	sy
 80042c4:	f3bf 8f4f 	dsb	sy
 80042c8:	613b      	str	r3, [r7, #16]
    }
 80042ca:	bf00      	nop
 80042cc:	e7fe      	b.n	80042cc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80042ce:	4b2f      	ldr	r3, [pc, #188]	; (800438c <vInitPrioGroupValue+0xe4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a30      	ldr	r2, [pc, #192]	; (8004394 <vInitPrioGroupValue+0xec>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d10a      	bne.n	80042ee <vInitPrioGroupValue+0x46>
        __asm volatile
 80042d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	60fb      	str	r3, [r7, #12]
    }
 80042ea:	bf00      	nop
 80042ec:	e7fe      	b.n	80042ec <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80042ee:	4b2a      	ldr	r3, [pc, #168]	; (8004398 <vInitPrioGroupValue+0xf0>)
 80042f0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	22ff      	movs	r2, #255	; 0xff
 80042fe:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	b2db      	uxtb	r3, r3
 8004306:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004308:	78fb      	ldrb	r3, [r7, #3]
 800430a:	b2db      	uxtb	r3, r3
 800430c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004310:	b2da      	uxtb	r2, r3
 8004312:	4b22      	ldr	r3, [pc, #136]	; (800439c <vInitPrioGroupValue+0xf4>)
 8004314:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004316:	4b22      	ldr	r3, [pc, #136]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004318:	2207      	movs	r2, #7
 800431a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800431c:	e009      	b.n	8004332 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800431e:	4b20      	ldr	r3, [pc, #128]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	3b01      	subs	r3, #1
 8004324:	4a1e      	ldr	r2, [pc, #120]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004326:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	b2db      	uxtb	r3, r3
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	b2db      	uxtb	r3, r3
 8004330:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004332:	78fb      	ldrb	r3, [r7, #3]
 8004334:	b2db      	uxtb	r3, r3
 8004336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800433a:	2b80      	cmp	r3, #128	; 0x80
 800433c:	d0ef      	beq.n	800431e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800433e:	4b18      	ldr	r3, [pc, #96]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f1c3 0307 	rsb	r3, r3, #7
 8004346:	2b04      	cmp	r3, #4
 8004348:	d00a      	beq.n	8004360 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800434a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434e:	f383 8811 	msr	BASEPRI, r3
 8004352:	f3bf 8f6f 	isb	sy
 8004356:	f3bf 8f4f 	dsb	sy
 800435a:	60bb      	str	r3, [r7, #8]
    }
 800435c:	bf00      	nop
 800435e:	e7fe      	b.n	800435e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004360:	4b0f      	ldr	r3, [pc, #60]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	021b      	lsls	r3, r3, #8
 8004366:	4a0e      	ldr	r2, [pc, #56]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004368:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800436a:	4b0d      	ldr	r3, [pc, #52]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004372:	4a0b      	ldr	r2, [pc, #44]	; (80043a0 <vInitPrioGroupValue+0xf8>)
 8004374:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	b2da      	uxtb	r2, r3
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800437e:	bf00      	nop
 8004380:	371c      	adds	r7, #28
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	e000ed00 	.word	0xe000ed00
 8004390:	410fc271 	.word	0x410fc271
 8004394:	410fc270 	.word	0x410fc270
 8004398:	e000e400 	.word	0xe000e400
 800439c:	200001fc 	.word	0x200001fc
 80043a0:	20000200 	.word	0x20000200

080043a4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
        __asm volatile
 80043aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	607b      	str	r3, [r7, #4]
    }
 80043bc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80043be:	4b0f      	ldr	r3, [pc, #60]	; (80043fc <vPortEnterCritical+0x58>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	3301      	adds	r3, #1
 80043c4:	4a0d      	ldr	r2, [pc, #52]	; (80043fc <vPortEnterCritical+0x58>)
 80043c6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80043c8:	4b0c      	ldr	r3, [pc, #48]	; (80043fc <vPortEnterCritical+0x58>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d10f      	bne.n	80043f0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043d0:	4b0b      	ldr	r3, [pc, #44]	; (8004400 <vPortEnterCritical+0x5c>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00a      	beq.n	80043f0 <vPortEnterCritical+0x4c>
        __asm volatile
 80043da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043de:	f383 8811 	msr	BASEPRI, r3
 80043e2:	f3bf 8f6f 	isb	sy
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	603b      	str	r3, [r7, #0]
    }
 80043ec:	bf00      	nop
 80043ee:	e7fe      	b.n	80043ee <vPortEnterCritical+0x4a>
    }
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr
 80043fc:	20000010 	.word	0x20000010
 8004400:	e000ed04 	.word	0xe000ed04

08004404 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800440a:	4b12      	ldr	r3, [pc, #72]	; (8004454 <vPortExitCritical+0x50>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10a      	bne.n	8004428 <vPortExitCritical+0x24>
        __asm volatile
 8004412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004416:	f383 8811 	msr	BASEPRI, r3
 800441a:	f3bf 8f6f 	isb	sy
 800441e:	f3bf 8f4f 	dsb	sy
 8004422:	607b      	str	r3, [r7, #4]
    }
 8004424:	bf00      	nop
 8004426:	e7fe      	b.n	8004426 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004428:	4b0a      	ldr	r3, [pc, #40]	; (8004454 <vPortExitCritical+0x50>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	3b01      	subs	r3, #1
 800442e:	4a09      	ldr	r2, [pc, #36]	; (8004454 <vPortExitCritical+0x50>)
 8004430:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004432:	4b08      	ldr	r3, [pc, #32]	; (8004454 <vPortExitCritical+0x50>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d105      	bne.n	8004446 <vPortExitCritical+0x42>
 800443a:	2300      	movs	r3, #0
 800443c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	f383 8811 	msr	BASEPRI, r3
    }
 8004444:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	20000010 	.word	0x20000010
	...

08004460 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004460:	f3ef 8009 	mrs	r0, PSP
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	4b15      	ldr	r3, [pc, #84]	; (80044c0 <pxCurrentTCBConst>)
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	f01e 0f10 	tst.w	lr, #16
 8004470:	bf08      	it	eq
 8004472:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004476:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800447a:	6010      	str	r0, [r2, #0]
 800447c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004480:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004484:	f380 8811 	msr	BASEPRI, r0
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	f3bf 8f6f 	isb	sy
 8004490:	f7fe ff5e 	bl	8003350 <vTaskSwitchContext>
 8004494:	f04f 0000 	mov.w	r0, #0
 8004498:	f380 8811 	msr	BASEPRI, r0
 800449c:	bc09      	pop	{r0, r3}
 800449e:	6819      	ldr	r1, [r3, #0]
 80044a0:	6808      	ldr	r0, [r1, #0]
 80044a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a6:	f01e 0f10 	tst.w	lr, #16
 80044aa:	bf08      	it	eq
 80044ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80044b0:	f380 8809 	msr	PSP, r0
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	f3af 8000 	nop.w

080044c0 <pxCurrentTCBConst>:
 80044c0:	200000bc 	.word	0x200000bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop

080044c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
        __asm volatile
 80044ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d2:	f383 8811 	msr	BASEPRI, r3
 80044d6:	f3bf 8f6f 	isb	sy
 80044da:	f3bf 8f4f 	dsb	sy
 80044de:	607b      	str	r3, [r7, #4]
    }
 80044e0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80044e2:	f001 fa77 	bl	80059d4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80044e6:	f7fe fe99 	bl	800321c <xTaskIncrementTick>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d006      	beq.n	80044fe <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80044f0:	f001 face 	bl	8005a90 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80044f4:	4b08      	ldr	r3, [pc, #32]	; (8004518 <SysTick_Handler+0x50>)
 80044f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	e001      	b.n	8004502 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80044fe:	f001 faab 	bl	8005a58 <SEGGER_SYSVIEW_RecordExitISR>
 8004502:	2300      	movs	r3, #0
 8004504:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	f383 8811 	msr	BASEPRI, r3
    }
 800450c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	e000ed04 	.word	0xe000ed04

0800451c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004520:	4b0b      	ldr	r3, [pc, #44]	; (8004550 <vPortSetupTimerInterrupt+0x34>)
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <vPortSetupTimerInterrupt+0x38>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800452c:	4b0a      	ldr	r3, [pc, #40]	; (8004558 <vPortSetupTimerInterrupt+0x3c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a0a      	ldr	r2, [pc, #40]	; (800455c <vPortSetupTimerInterrupt+0x40>)
 8004532:	fba2 2303 	umull	r2, r3, r2, r3
 8004536:	099b      	lsrs	r3, r3, #6
 8004538:	4a09      	ldr	r2, [pc, #36]	; (8004560 <vPortSetupTimerInterrupt+0x44>)
 800453a:	3b01      	subs	r3, #1
 800453c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800453e:	4b04      	ldr	r3, [pc, #16]	; (8004550 <vPortSetupTimerInterrupt+0x34>)
 8004540:	2207      	movs	r2, #7
 8004542:	601a      	str	r2, [r3, #0]
}
 8004544:	bf00      	nop
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	e000e010 	.word	0xe000e010
 8004554:	e000e018 	.word	0xe000e018
 8004558:	20000000 	.word	0x20000000
 800455c:	10624dd3 	.word	0x10624dd3
 8004560:	e000e014 	.word	0xe000e014

08004564 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004564:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004574 <vPortEnableVFP+0x10>
 8004568:	6801      	ldr	r1, [r0, #0]
 800456a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800456e:	6001      	str	r1, [r0, #0]
 8004570:	4770      	bx	lr
 8004572:	0000      	.short	0x0000
 8004574:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004578:	bf00      	nop
 800457a:	bf00      	nop

0800457c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004582:	f3ef 8305 	mrs	r3, IPSR
 8004586:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b0f      	cmp	r3, #15
 800458c:	d914      	bls.n	80045b8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800458e:	4a17      	ldr	r2, [pc, #92]	; (80045ec <vPortValidateInterruptPriority+0x70>)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4413      	add	r3, r2
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004598:	4b15      	ldr	r3, [pc, #84]	; (80045f0 <vPortValidateInterruptPriority+0x74>)
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	7afa      	ldrb	r2, [r7, #11]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d20a      	bcs.n	80045b8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	607b      	str	r3, [r7, #4]
    }
 80045b4:	bf00      	nop
 80045b6:	e7fe      	b.n	80045b6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80045b8:	4b0e      	ldr	r3, [pc, #56]	; (80045f4 <vPortValidateInterruptPriority+0x78>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80045c0:	4b0d      	ldr	r3, [pc, #52]	; (80045f8 <vPortValidateInterruptPriority+0x7c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d90a      	bls.n	80045de <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80045c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045cc:	f383 8811 	msr	BASEPRI, r3
 80045d0:	f3bf 8f6f 	isb	sy
 80045d4:	f3bf 8f4f 	dsb	sy
 80045d8:	603b      	str	r3, [r7, #0]
    }
 80045da:	bf00      	nop
 80045dc:	e7fe      	b.n	80045dc <vPortValidateInterruptPriority+0x60>
    }
 80045de:	bf00      	nop
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	e000e3f0 	.word	0xe000e3f0
 80045f0:	200001fc 	.word	0x200001fc
 80045f4:	e000ed0c 	.word	0xe000ed0c
 80045f8:	20000200 	.word	0x20000200

080045fc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08a      	sub	sp, #40	; 0x28
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004604:	2300      	movs	r3, #0
 8004606:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004608:	f7fe fd58 	bl	80030bc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800460c:	4b65      	ldr	r3, [pc, #404]	; (80047a4 <pvPortMalloc+0x1a8>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004614:	f000 f934 	bl	8004880 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004618:	4b63      	ldr	r3, [pc, #396]	; (80047a8 <pvPortMalloc+0x1ac>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4013      	ands	r3, r2
 8004620:	2b00      	cmp	r3, #0
 8004622:	f040 80a7 	bne.w	8004774 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d02d      	beq.n	8004688 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800462c:	2208      	movs	r2, #8
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	429a      	cmp	r2, r3
 8004636:	d227      	bcs.n	8004688 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004638:	2208      	movs	r2, #8
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	2b00      	cmp	r3, #0
 8004648:	d021      	beq.n	800468e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f023 0307 	bic.w	r3, r3, #7
 8004650:	3308      	adds	r3, #8
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	429a      	cmp	r2, r3
 8004656:	d214      	bcs.n	8004682 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f023 0307 	bic.w	r3, r3, #7
 800465e:	3308      	adds	r3, #8
 8004660:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	2b00      	cmp	r3, #0
 800466a:	d010      	beq.n	800468e <pvPortMalloc+0x92>
        __asm volatile
 800466c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	617b      	str	r3, [r7, #20]
    }
 800467e:	bf00      	nop
 8004680:	e7fe      	b.n	8004680 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004686:	e002      	b.n	800468e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004688:	2300      	movs	r3, #0
 800468a:	607b      	str	r3, [r7, #4]
 800468c:	e000      	b.n	8004690 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800468e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d06e      	beq.n	8004774 <pvPortMalloc+0x178>
 8004696:	4b45      	ldr	r3, [pc, #276]	; (80047ac <pvPortMalloc+0x1b0>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	429a      	cmp	r2, r3
 800469e:	d869      	bhi.n	8004774 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80046a0:	4b43      	ldr	r3, [pc, #268]	; (80047b0 <pvPortMalloc+0x1b4>)
 80046a2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80046a4:	4b42      	ldr	r3, [pc, #264]	; (80047b0 <pvPortMalloc+0x1b4>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046aa:	e004      	b.n	80046b6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80046b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d903      	bls.n	80046c8 <pvPortMalloc+0xcc>
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1f1      	bne.n	80046ac <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80046c8:	4b36      	ldr	r3, [pc, #216]	; (80047a4 <pvPortMalloc+0x1a8>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d050      	beq.n	8004774 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2208      	movs	r2, #8
 80046d8:	4413      	add	r3, r2
 80046da:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	1ad2      	subs	r2, r2, r3
 80046ec:	2308      	movs	r3, #8
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d91f      	bls.n	8004734 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80046f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4413      	add	r3, r2
 80046fa:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	f003 0307 	and.w	r3, r3, #7
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00a      	beq.n	800471c <pvPortMalloc+0x120>
        __asm volatile
 8004706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800470a:	f383 8811 	msr	BASEPRI, r3
 800470e:	f3bf 8f6f 	isb	sy
 8004712:	f3bf 8f4f 	dsb	sy
 8004716:	613b      	str	r3, [r7, #16]
    }
 8004718:	bf00      	nop
 800471a:	e7fe      	b.n	800471a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800471c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	1ad2      	subs	r2, r2, r3
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800472e:	69b8      	ldr	r0, [r7, #24]
 8004730:	f000 f908 	bl	8004944 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004734:	4b1d      	ldr	r3, [pc, #116]	; (80047ac <pvPortMalloc+0x1b0>)
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	4a1b      	ldr	r2, [pc, #108]	; (80047ac <pvPortMalloc+0x1b0>)
 8004740:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004742:	4b1a      	ldr	r3, [pc, #104]	; (80047ac <pvPortMalloc+0x1b0>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	4b1b      	ldr	r3, [pc, #108]	; (80047b4 <pvPortMalloc+0x1b8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	429a      	cmp	r2, r3
 800474c:	d203      	bcs.n	8004756 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800474e:	4b17      	ldr	r3, [pc, #92]	; (80047ac <pvPortMalloc+0x1b0>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a18      	ldr	r2, [pc, #96]	; (80047b4 <pvPortMalloc+0x1b8>)
 8004754:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	4b13      	ldr	r3, [pc, #76]	; (80047a8 <pvPortMalloc+0x1ac>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	431a      	orrs	r2, r3
 8004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004762:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800476a:	4b13      	ldr	r3, [pc, #76]	; (80047b8 <pvPortMalloc+0x1bc>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	3301      	adds	r3, #1
 8004770:	4a11      	ldr	r2, [pc, #68]	; (80047b8 <pvPortMalloc+0x1bc>)
 8004772:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004774:	f7fe fcb0 	bl	80030d8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	f003 0307 	and.w	r3, r3, #7
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00a      	beq.n	8004798 <pvPortMalloc+0x19c>
        __asm volatile
 8004782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	60fb      	str	r3, [r7, #12]
    }
 8004794:	bf00      	nop
 8004796:	e7fe      	b.n	8004796 <pvPortMalloc+0x19a>
    return pvReturn;
 8004798:	69fb      	ldr	r3, [r7, #28]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3728      	adds	r7, #40	; 0x28
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	20012e0c 	.word	0x20012e0c
 80047a8:	20012e20 	.word	0x20012e20
 80047ac:	20012e10 	.word	0x20012e10
 80047b0:	20012e04 	.word	0x20012e04
 80047b4:	20012e14 	.word	0x20012e14
 80047b8:	20012e18 	.word	0x20012e18

080047bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d04d      	beq.n	800486a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80047ce:	2308      	movs	r3, #8
 80047d0:	425b      	negs	r3, r3
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	4413      	add	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	4b24      	ldr	r3, [pc, #144]	; (8004874 <vPortFree+0xb8>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4013      	ands	r3, r2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10a      	bne.n	8004800 <vPortFree+0x44>
        __asm volatile
 80047ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ee:	f383 8811 	msr	BASEPRI, r3
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	60fb      	str	r3, [r7, #12]
    }
 80047fc:	bf00      	nop
 80047fe:	e7fe      	b.n	80047fe <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00a      	beq.n	800481e <vPortFree+0x62>
        __asm volatile
 8004808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	60bb      	str	r3, [r7, #8]
    }
 800481a:	bf00      	nop
 800481c:	e7fe      	b.n	800481c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	4b14      	ldr	r3, [pc, #80]	; (8004874 <vPortFree+0xb8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4013      	ands	r3, r2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d01e      	beq.n	800486a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d11a      	bne.n	800486a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	4b0e      	ldr	r3, [pc, #56]	; (8004874 <vPortFree+0xb8>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	43db      	mvns	r3, r3
 800483e:	401a      	ands	r2, r3
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004844:	f7fe fc3a 	bl	80030bc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	4b0a      	ldr	r3, [pc, #40]	; (8004878 <vPortFree+0xbc>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4413      	add	r3, r2
 8004852:	4a09      	ldr	r2, [pc, #36]	; (8004878 <vPortFree+0xbc>)
 8004854:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004856:	6938      	ldr	r0, [r7, #16]
 8004858:	f000 f874 	bl	8004944 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800485c:	4b07      	ldr	r3, [pc, #28]	; (800487c <vPortFree+0xc0>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	3301      	adds	r3, #1
 8004862:	4a06      	ldr	r2, [pc, #24]	; (800487c <vPortFree+0xc0>)
 8004864:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004866:	f7fe fc37 	bl	80030d8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800486a:	bf00      	nop
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	20012e20 	.word	0x20012e20
 8004878:	20012e10 	.word	0x20012e10
 800487c:	20012e1c 	.word	0x20012e1c

08004880 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004886:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800488a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800488c:	4b27      	ldr	r3, [pc, #156]	; (800492c <prvHeapInit+0xac>)
 800488e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00c      	beq.n	80048b4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	3307      	adds	r3, #7
 800489e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 0307 	bic.w	r3, r3, #7
 80048a6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	4a1f      	ldr	r2, [pc, #124]	; (800492c <prvHeapInit+0xac>)
 80048b0:	4413      	add	r3, r2
 80048b2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80048b8:	4a1d      	ldr	r2, [pc, #116]	; (8004930 <prvHeapInit+0xb0>)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80048be:	4b1c      	ldr	r3, [pc, #112]	; (8004930 <prvHeapInit+0xb0>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	4413      	add	r3, r2
 80048ca:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80048cc:	2208      	movs	r2, #8
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	1a9b      	subs	r3, r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 0307 	bic.w	r3, r3, #7
 80048da:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4a15      	ldr	r2, [pc, #84]	; (8004934 <prvHeapInit+0xb4>)
 80048e0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80048e2:	4b14      	ldr	r3, [pc, #80]	; (8004934 <prvHeapInit+0xb4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2200      	movs	r2, #0
 80048e8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80048ea:	4b12      	ldr	r3, [pc, #72]	; (8004934 <prvHeapInit+0xb4>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	1ad2      	subs	r2, r2, r3
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004900:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <prvHeapInit+0xb4>)
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	4a0a      	ldr	r2, [pc, #40]	; (8004938 <prvHeapInit+0xb8>)
 800490e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4a09      	ldr	r2, [pc, #36]	; (800493c <prvHeapInit+0xbc>)
 8004916:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004918:	4b09      	ldr	r3, [pc, #36]	; (8004940 <prvHeapInit+0xc0>)
 800491a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800491e:	601a      	str	r2, [r3, #0]
}
 8004920:	bf00      	nop
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr
 800492c:	20000204 	.word	0x20000204
 8004930:	20012e04 	.word	0x20012e04
 8004934:	20012e0c 	.word	0x20012e0c
 8004938:	20012e14 	.word	0x20012e14
 800493c:	20012e10 	.word	0x20012e10
 8004940:	20012e20 	.word	0x20012e20

08004944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800494c:	4b28      	ldr	r3, [pc, #160]	; (80049f0 <prvInsertBlockIntoFreeList+0xac>)
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	e002      	b.n	8004958 <prvInsertBlockIntoFreeList+0x14>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	60fb      	str	r3, [r7, #12]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	429a      	cmp	r2, r3
 8004960:	d8f7      	bhi.n	8004952 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	4413      	add	r3, r2
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	429a      	cmp	r2, r3
 8004972:	d108      	bne.n	8004986 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	441a      	add	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	441a      	add	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d118      	bne.n	80049cc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	4b15      	ldr	r3, [pc, #84]	; (80049f4 <prvInsertBlockIntoFreeList+0xb0>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d00d      	beq.n	80049c2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	441a      	add	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	e008      	b.n	80049d4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049c2:	4b0c      	ldr	r3, [pc, #48]	; (80049f4 <prvInsertBlockIntoFreeList+0xb0>)
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	e003      	b.n	80049d4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d002      	beq.n	80049e2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80049e2:	bf00      	nop
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	20012e04 	.word	0x20012e04
 80049f4:	20012e0c 	.word	0x20012e0c

080049f8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
 8004a04:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004a06:	2205      	movs	r2, #5
 8004a08:	492b      	ldr	r1, [pc, #172]	; (8004ab8 <SYSVIEW_AddTask+0xc0>)
 8004a0a:	68b8      	ldr	r0, [r7, #8]
 8004a0c:	f001 fb0a 	bl	8006024 <memcmp>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d04b      	beq.n	8004aae <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004a16:	4b29      	ldr	r3, [pc, #164]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2b07      	cmp	r3, #7
 8004a1c:	d903      	bls.n	8004a26 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004a1e:	4828      	ldr	r0, [pc, #160]	; (8004ac0 <SYSVIEW_AddTask+0xc8>)
 8004a20:	f001 fa80 	bl	8005f24 <SEGGER_SYSVIEW_Warn>
    return;
 8004a24:	e044      	b.n	8004ab0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004a26:	4b25      	ldr	r3, [pc, #148]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	4926      	ldr	r1, [pc, #152]	; (8004ac4 <SYSVIEW_AddTask+0xcc>)
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	4413      	add	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	440b      	add	r3, r1
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004a3a:	4b20      	ldr	r3, [pc, #128]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4921      	ldr	r1, [pc, #132]	; (8004ac4 <SYSVIEW_AddTask+0xcc>)
 8004a40:	4613      	mov	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	440b      	add	r3, r1
 8004a4a:	3304      	adds	r3, #4
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004a50:	4b1a      	ldr	r3, [pc, #104]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	491b      	ldr	r1, [pc, #108]	; (8004ac4 <SYSVIEW_AddTask+0xcc>)
 8004a56:	4613      	mov	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4413      	add	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	440b      	add	r3, r1
 8004a60:	3308      	adds	r3, #8
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004a66:	4b15      	ldr	r3, [pc, #84]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	4916      	ldr	r1, [pc, #88]	; (8004ac4 <SYSVIEW_AddTask+0xcc>)
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	330c      	adds	r3, #12
 8004a78:	683a      	ldr	r2, [r7, #0]
 8004a7a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004a7c:	4b0f      	ldr	r3, [pc, #60]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	4910      	ldr	r1, [pc, #64]	; (8004ac4 <SYSVIEW_AddTask+0xcc>)
 8004a82:	4613      	mov	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4413      	add	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3310      	adds	r3, #16
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004a92:	4b0a      	ldr	r3, [pc, #40]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3301      	adds	r3, #1
 8004a98:	4a08      	ldr	r2, [pc, #32]	; (8004abc <SYSVIEW_AddTask+0xc4>)
 8004a9a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 f80e 	bl	8004ac8 <SYSVIEW_SendTaskInfo>
 8004aac:	e000      	b.n	8004ab0 <SYSVIEW_AddTask+0xb8>
    return;
 8004aae:	bf00      	nop

}
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	080060d0 	.word	0x080060d0
 8004abc:	20012ec4 	.word	0x20012ec4
 8004ac0:	080060d8 	.word	0x080060d8
 8004ac4:	20012e24 	.word	0x20012e24

08004ac8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08a      	sub	sp, #40	; 0x28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004ad6:	f107 0314 	add.w	r3, r7, #20
 8004ada:	2214      	movs	r2, #20
 8004adc:	2100      	movs	r1, #0
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f001 fabe 	bl	8006060 <memset>
  TaskInfo.TaskID     = TaskID;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004af8:	f107 0314 	add.w	r3, r7, #20
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fe3f 	bl	8005780 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004b02:	bf00      	nop
 8004b04:	3728      	adds	r7, #40	; 0x28
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004b12:	4b24      	ldr	r3, [pc, #144]	; (8004ba4 <_DoInit+0x98>)
 8004b14:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2203      	movs	r2, #3
 8004b1a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2203      	movs	r2, #3
 8004b20:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a20      	ldr	r2, [pc, #128]	; (8004ba8 <_DoInit+0x9c>)
 8004b26:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a20      	ldr	r2, [pc, #128]	; (8004bac <_DoInit+0xa0>)
 8004b2c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b34:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a17      	ldr	r2, [pc, #92]	; (8004ba8 <_DoInit+0x9c>)
 8004b4c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a17      	ldr	r2, [pc, #92]	; (8004bb0 <_DoInit+0xa4>)
 8004b52:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2210      	movs	r2, #16
 8004b58:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3307      	adds	r3, #7
 8004b70:	4a10      	ldr	r2, [pc, #64]	; (8004bb4 <_DoInit+0xa8>)
 8004b72:	6810      	ldr	r0, [r2, #0]
 8004b74:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b76:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a0e      	ldr	r2, [pc, #56]	; (8004bb8 <_DoInit+0xac>)
 8004b7e:	6810      	ldr	r0, [r2, #0]
 8004b80:	6018      	str	r0, [r3, #0]
 8004b82:	8891      	ldrh	r1, [r2, #4]
 8004b84:	7992      	ldrb	r2, [r2, #6]
 8004b86:	8099      	strh	r1, [r3, #4]
 8004b88:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b8a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2220      	movs	r2, #32
 8004b92:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b94:	f3bf 8f5f 	dmb	sy
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	20012ec8 	.word	0x20012ec8
 8004ba8:	08006128 	.word	0x08006128
 8004bac:	20012f70 	.word	0x20012f70
 8004bb0:	20013370 	.word	0x20013370
 8004bb4:	08006134 	.word	0x08006134
 8004bb8:	08006138 	.word	0x08006138

08004bbc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08c      	sub	sp, #48	; 0x30
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004bc8:	4b3e      	ldr	r3, [pc, #248]	; (8004cc4 <SEGGER_RTT_ReadNoLock+0x108>)
 8004bca:	623b      	str	r3, [r7, #32]
 8004bcc:	6a3b      	ldr	r3, [r7, #32]
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <SEGGER_RTT_ReadNoLock+0x1e>
 8004bd6:	f7ff ff99 	bl	8004b0c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	005b      	lsls	r3, r3, #1
 8004be0:	4413      	add	r3, r2
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	3360      	adds	r3, #96	; 0x60
 8004be6:	4a37      	ldr	r2, [pc, #220]	; (8004cc4 <SEGGER_RTT_ReadNoLock+0x108>)
 8004be8:	4413      	add	r3, r2
 8004bea:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004c00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d92b      	bls.n	8004c60 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4293      	cmp	r3, r2
 8004c18:	bf28      	it	cs
 8004c1a:	4613      	movcs	r3, r2
 8004c1c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c24:	4413      	add	r3, r2
 8004c26:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	6939      	ldr	r1, [r7, #16]
 8004c2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c2e:	f001 fa09 	bl	8006044 <memcpy>
    NumBytesRead += NumBytesRem;
 8004c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	4413      	add	r3, r2
 8004c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	4413      	add	r3, r2
 8004c40:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	4413      	add	r3, r2
 8004c50:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d101      	bne.n	8004c60 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	bf28      	it	cs
 8004c70:	4613      	movcs	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d019      	beq.n	8004cae <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c80:	4413      	add	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	6939      	ldr	r1, [r7, #16]
 8004c88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c8a:	f001 f9db 	bl	8006044 <memcpy>
    NumBytesRead += NumBytesRem;
 8004c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	4413      	add	r3, r2
 8004c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004ca6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	4413      	add	r3, r2
 8004cac:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cb8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3730      	adds	r7, #48	; 0x30
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	20012ec8 	.word	0x20012ec8

08004cc8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00f      	beq.n	8004cfe <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 8004cde:	e002      	b.n	8004ce6 <_EncodeStr+0x1e>
      Len++;
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8004ce6:	68ba      	ldr	r2, [r7, #8]
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	4413      	add	r3, r2
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1f6      	bne.n	8004ce0 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d901      	bls.n	8004cfe <_EncodeStr+0x36>
      Len = Limit;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	2bfe      	cmp	r3, #254	; 0xfe
 8004d02:	d806      	bhi.n	8004d12 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	60fa      	str	r2, [r7, #12]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	b2d2      	uxtb	r2, r2
 8004d0e:	701a      	strb	r2, [r3, #0]
 8004d10:	e011      	b.n	8004d36 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	60fa      	str	r2, [r7, #12]
 8004d18:	22ff      	movs	r2, #255	; 0xff
 8004d1a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	60fa      	str	r2, [r7, #12]
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	b2d2      	uxtb	r2, r2
 8004d26:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	0a19      	lsrs	r1, r3, #8
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	60fa      	str	r2, [r7, #12]
 8004d32:	b2ca      	uxtb	r2, r1
 8004d34:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004d3a:	e00a      	b.n	8004d52 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	1c53      	adds	r3, r2, #1
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	1c59      	adds	r1, r3, #1
 8004d46:	60f9      	str	r1, [r7, #12]
 8004d48:	7812      	ldrb	r2, [r2, #0]
 8004d4a:	701a      	strb	r2, [r3, #0]
    n++;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d3f0      	bcc.n	8004d3c <_EncodeStr+0x74>
  }
  return pPayload;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	3304      	adds	r3, #4
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004d86:	4b36      	ldr	r3, [pc, #216]	; (8004e60 <_HandleIncomingPacket+0xe0>)
 8004d88:	7e1b      	ldrb	r3, [r3, #24]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	1cfb      	adds	r3, r7, #3
 8004d8e:	2201      	movs	r2, #1
 8004d90:	4619      	mov	r1, r3
 8004d92:	f7ff ff13 	bl	8004bbc <SEGGER_RTT_ReadNoLock>
 8004d96:	4603      	mov	r3, r0
 8004d98:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	dd54      	ble.n	8004e4a <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	2b80      	cmp	r3, #128	; 0x80
 8004da4:	d032      	beq.n	8004e0c <_HandleIncomingPacket+0x8c>
 8004da6:	2b80      	cmp	r3, #128	; 0x80
 8004da8:	dc42      	bgt.n	8004e30 <_HandleIncomingPacket+0xb0>
 8004daa:	2b07      	cmp	r3, #7
 8004dac:	dc16      	bgt.n	8004ddc <_HandleIncomingPacket+0x5c>
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	dd3e      	ble.n	8004e30 <_HandleIncomingPacket+0xb0>
 8004db2:	3b01      	subs	r3, #1
 8004db4:	2b06      	cmp	r3, #6
 8004db6:	d83b      	bhi.n	8004e30 <_HandleIncomingPacket+0xb0>
 8004db8:	a201      	add	r2, pc, #4	; (adr r2, 8004dc0 <_HandleIncomingPacket+0x40>)
 8004dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dbe:	bf00      	nop
 8004dc0:	08004de3 	.word	0x08004de3
 8004dc4:	08004de9 	.word	0x08004de9
 8004dc8:	08004def 	.word	0x08004def
 8004dcc:	08004df5 	.word	0x08004df5
 8004dd0:	08004dfb 	.word	0x08004dfb
 8004dd4:	08004e01 	.word	0x08004e01
 8004dd8:	08004e07 	.word	0x08004e07
 8004ddc:	2b7f      	cmp	r3, #127	; 0x7f
 8004dde:	d036      	beq.n	8004e4e <_HandleIncomingPacket+0xce>
 8004de0:	e026      	b.n	8004e30 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004de2:	f000 fb53 	bl	800548c <SEGGER_SYSVIEW_Start>
      break;
 8004de6:	e037      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004de8:	f000 fc0a 	bl	8005600 <SEGGER_SYSVIEW_Stop>
      break;
 8004dec:	e034      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004dee:	f000 fdbf 	bl	8005970 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004df2:	e031      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004df4:	f000 fda8 	bl	8005948 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004df8:	e02e      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004dfa:	f000 fc27 	bl	800564c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004dfe:	e02b      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004e00:	f001 f852 	bl	8005ea8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004e04:	e028      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004e06:	f001 f831 	bl	8005e6c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004e0a:	e025      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004e0c:	4b14      	ldr	r3, [pc, #80]	; (8004e60 <_HandleIncomingPacket+0xe0>)
 8004e0e:	7e1b      	ldrb	r3, [r3, #24]
 8004e10:	4618      	mov	r0, r3
 8004e12:	1cfb      	adds	r3, r7, #3
 8004e14:	2201      	movs	r2, #1
 8004e16:	4619      	mov	r1, r3
 8004e18:	f7ff fed0 	bl	8004bbc <SEGGER_RTT_ReadNoLock>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	dd15      	ble.n	8004e52 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004e26:	78fb      	ldrb	r3, [r7, #3]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 ff9f 	bl	8005d6c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004e2e:	e010      	b.n	8004e52 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	b25b      	sxtb	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	da0e      	bge.n	8004e56 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004e38:	4b09      	ldr	r3, [pc, #36]	; (8004e60 <_HandleIncomingPacket+0xe0>)
 8004e3a:	7e1b      	ldrb	r3, [r3, #24]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	1cfb      	adds	r3, r7, #3
 8004e40:	2201      	movs	r2, #1
 8004e42:	4619      	mov	r1, r3
 8004e44:	f7ff feba 	bl	8004bbc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004e48:	e005      	b.n	8004e56 <_HandleIncomingPacket+0xd6>
    }
  }
 8004e4a:	bf00      	nop
 8004e4c:	e004      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
      break;
 8004e4e:	bf00      	nop
 8004e50:	e002      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
      break;
 8004e52:	bf00      	nop
 8004e54:	e000      	b.n	8004e58 <_HandleIncomingPacket+0xd8>
      break;
 8004e56:	bf00      	nop
}
 8004e58:	bf00      	nop
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	20013380 	.word	0x20013380

08004e64 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08c      	sub	sp, #48	; 0x30
 8004e68:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004e6e:	1d3b      	adds	r3, r7, #4
 8004e70:	3301      	adds	r3, #1
 8004e72:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e78:	4b31      	ldr	r3, [pc, #196]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e7e:	e00b      	b.n	8004e98 <_TrySendOverflowPacket+0x34>
 8004e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e82:	b2da      	uxtb	r2, r3
 8004e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e86:	1c59      	adds	r1, r3, #1
 8004e88:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004e8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e8e:	b2d2      	uxtb	r2, r2
 8004e90:	701a      	strb	r2, [r3, #0]
 8004e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e94:	09db      	lsrs	r3, r3, #7
 8004e96:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9a:	2b7f      	cmp	r3, #127	; 0x7f
 8004e9c:	d8f0      	bhi.n	8004e80 <_TrySendOverflowPacket+0x1c>
 8004e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ea4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	701a      	strb	r2, [r3, #0]
 8004eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eac:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004eae:	4b25      	ldr	r3, [pc, #148]	; (8004f44 <_TrySendOverflowPacket+0xe0>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004eb4:	4b22      	ldr	r3, [pc, #136]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	623b      	str	r3, [r7, #32]
 8004ec6:	e00b      	b.n	8004ee0 <_TrySendOverflowPacket+0x7c>
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
 8004eca:	b2da      	uxtb	r2, r3
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	1c59      	adds	r1, r3, #1
 8004ed0:	6279      	str	r1, [r7, #36]	; 0x24
 8004ed2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ed6:	b2d2      	uxtb	r2, r2
 8004ed8:	701a      	strb	r2, [r3, #0]
 8004eda:	6a3b      	ldr	r3, [r7, #32]
 8004edc:	09db      	lsrs	r3, r3, #7
 8004ede:	623b      	str	r3, [r7, #32]
 8004ee0:	6a3b      	ldr	r3, [r7, #32]
 8004ee2:	2b7f      	cmp	r3, #127	; 0x7f
 8004ee4:	d8f0      	bhi.n	8004ec8 <_TrySendOverflowPacket+0x64>
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	627a      	str	r2, [r7, #36]	; 0x24
 8004eec:	6a3a      	ldr	r2, [r7, #32]
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004ef6:	4b12      	ldr	r3, [pc, #72]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004ef8:	785b      	ldrb	r3, [r3, #1]
 8004efa:	4618      	mov	r0, r3
 8004efc:	1d3b      	adds	r3, r7, #4
 8004efe:	69fa      	ldr	r2, [r7, #28]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	461a      	mov	r2, r3
 8004f04:	1d3b      	adds	r3, r7, #4
 8004f06:	4619      	mov	r1, r3
 8004f08:	f7fb f962 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d009      	beq.n	8004f2a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004f16:	4a0a      	ldr	r2, [pc, #40]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004f1c:	4b08      	ldr	r3, [pc, #32]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	4b06      	ldr	r3, [pc, #24]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004f26:	701a      	strb	r2, [r3, #0]
 8004f28:	e004      	b.n	8004f34 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004f2a:	4b05      	ldr	r3, [pc, #20]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	4a03      	ldr	r2, [pc, #12]	; (8004f40 <_TrySendOverflowPacket+0xdc>)
 8004f32:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004f34:	693b      	ldr	r3, [r7, #16]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3730      	adds	r7, #48	; 0x30
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	20013380 	.word	0x20013380
 8004f44:	e0001004 	.word	0xe0001004

08004f48 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b08a      	sub	sp, #40	; 0x28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004f54:	4b6c      	ldr	r3, [pc, #432]	; (8005108 <_SendPacket+0x1c0>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d010      	beq.n	8004f7e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004f5c:	4b6a      	ldr	r3, [pc, #424]	; (8005108 <_SendPacket+0x1c0>)
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f000 80a3 	beq.w	80050ac <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004f66:	4b68      	ldr	r3, [pc, #416]	; (8005108 <_SendPacket+0x1c0>)
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d109      	bne.n	8004f82 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004f6e:	f7ff ff79 	bl	8004e64 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004f72:	4b65      	ldr	r3, [pc, #404]	; (8005108 <_SendPacket+0x1c0>)
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	f040 809a 	bne.w	80050b0 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8004f7c:	e001      	b.n	8004f82 <_SendPacket+0x3a>
    goto Send;
 8004f7e:	bf00      	nop
 8004f80:	e000      	b.n	8004f84 <_SendPacket+0x3c>
Send:
 8004f82:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b1f      	cmp	r3, #31
 8004f88:	d809      	bhi.n	8004f9e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004f8a:	4b5f      	ldr	r3, [pc, #380]	; (8005108 <_SendPacket+0x1c0>)
 8004f8c:	69da      	ldr	r2, [r3, #28]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	fa22 f303 	lsr.w	r3, r2, r3
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f040 808b 	bne.w	80050b4 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2b17      	cmp	r3, #23
 8004fa2:	d807      	bhi.n	8004fb4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	60fb      	str	r3, [r7, #12]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	701a      	strb	r2, [r3, #0]
 8004fb2:	e03d      	b.n	8005030 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	2b7f      	cmp	r3, #127	; 0x7f
 8004fc0:	d912      	bls.n	8004fe8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	09da      	lsrs	r2, r3, #7
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	3a01      	subs	r2, #1
 8004fda:	60fa      	str	r2, [r7, #12]
 8004fdc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004fe0:	b2da      	uxtb	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	e006      	b.n	8004ff6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	3b01      	subs	r3, #1
 8004fec:	60fb      	str	r3, [r7, #12]
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2b7f      	cmp	r3, #127	; 0x7f
 8004ffa:	d912      	bls.n	8005022 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	09da      	lsrs	r2, r3, #7
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	3b01      	subs	r3, #1
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	b2d2      	uxtb	r2, r2
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	b2db      	uxtb	r3, r3
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	3a01      	subs	r2, #1
 8005014:	60fa      	str	r2, [r7, #12]
 8005016:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800501a:	b2da      	uxtb	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	701a      	strb	r2, [r3, #0]
 8005020:	e006      	b.n	8005030 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	3b01      	subs	r3, #1
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	b2da      	uxtb	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005030:	4b36      	ldr	r3, [pc, #216]	; (800510c <_SendPacket+0x1c4>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005036:	4b34      	ldr	r3, [pc, #208]	; (8005108 <_SendPacket+0x1c0>)
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	627b      	str	r3, [r7, #36]	; 0x24
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	623b      	str	r3, [r7, #32]
 8005048:	e00b      	b.n	8005062 <_SendPacket+0x11a>
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	b2da      	uxtb	r2, r3
 800504e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005050:	1c59      	adds	r1, r3, #1
 8005052:	6279      	str	r1, [r7, #36]	; 0x24
 8005054:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	701a      	strb	r2, [r3, #0]
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	09db      	lsrs	r3, r3, #7
 8005060:	623b      	str	r3, [r7, #32]
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	2b7f      	cmp	r3, #127	; 0x7f
 8005066:	d8f0      	bhi.n	800504a <_SendPacket+0x102>
 8005068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	627a      	str	r2, [r7, #36]	; 0x24
 800506e:	6a3a      	ldr	r2, [r7, #32]
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	701a      	strb	r2, [r3, #0]
 8005074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005076:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005078:	4b23      	ldr	r3, [pc, #140]	; (8005108 <_SendPacket+0x1c0>)
 800507a:	785b      	ldrb	r3, [r3, #1]
 800507c:	4618      	mov	r0, r3
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	461a      	mov	r2, r3
 8005086:	68f9      	ldr	r1, [r7, #12]
 8005088:	f7fb f8a2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800508c:	4603      	mov	r3, r0
 800508e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005096:	4a1c      	ldr	r2, [pc, #112]	; (8005108 <_SendPacket+0x1c0>)
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	60d3      	str	r3, [r2, #12]
 800509c:	e00b      	b.n	80050b6 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800509e:	4b1a      	ldr	r3, [pc, #104]	; (8005108 <_SendPacket+0x1c0>)
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	3301      	adds	r3, #1
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	4b18      	ldr	r3, [pc, #96]	; (8005108 <_SendPacket+0x1c0>)
 80050a8:	701a      	strb	r2, [r3, #0]
 80050aa:	e004      	b.n	80050b6 <_SendPacket+0x16e>
    goto SendDone;
 80050ac:	bf00      	nop
 80050ae:	e002      	b.n	80050b6 <_SendPacket+0x16e>
      goto SendDone;
 80050b0:	bf00      	nop
 80050b2:	e000      	b.n	80050b6 <_SendPacket+0x16e>
      goto SendDone;
 80050b4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80050b6:	4b14      	ldr	r3, [pc, #80]	; (8005108 <_SendPacket+0x1c0>)
 80050b8:	7e1b      	ldrb	r3, [r3, #24]
 80050ba:	4619      	mov	r1, r3
 80050bc:	4a14      	ldr	r2, [pc, #80]	; (8005110 <_SendPacket+0x1c8>)
 80050be:	460b      	mov	r3, r1
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	440b      	add	r3, r1
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4413      	add	r3, r2
 80050c8:	336c      	adds	r3, #108	; 0x6c
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	4b0e      	ldr	r3, [pc, #56]	; (8005108 <_SendPacket+0x1c0>)
 80050ce:	7e1b      	ldrb	r3, [r3, #24]
 80050d0:	4618      	mov	r0, r3
 80050d2:	490f      	ldr	r1, [pc, #60]	; (8005110 <_SendPacket+0x1c8>)
 80050d4:	4603      	mov	r3, r0
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	4403      	add	r3, r0
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	440b      	add	r3, r1
 80050de:	3370      	adds	r3, #112	; 0x70
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d00b      	beq.n	80050fe <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80050e6:	4b08      	ldr	r3, [pc, #32]	; (8005108 <_SendPacket+0x1c0>)
 80050e8:	789b      	ldrb	r3, [r3, #2]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d107      	bne.n	80050fe <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80050ee:	4b06      	ldr	r3, [pc, #24]	; (8005108 <_SendPacket+0x1c0>)
 80050f0:	2201      	movs	r2, #1
 80050f2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80050f4:	f7ff fe44 	bl	8004d80 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80050f8:	4b03      	ldr	r3, [pc, #12]	; (8005108 <_SendPacket+0x1c0>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80050fe:	bf00      	nop
 8005100:	3728      	adds	r7, #40	; 0x28
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20013380 	.word	0x20013380
 800510c:	e0001004 	.word	0xe0001004
 8005110:	20012ec8 	.word	0x20012ec8

08005114 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800511c:	f3ef 8311 	mrs	r3, BASEPRI
 8005120:	f04f 0120 	mov.w	r1, #32
 8005124:	f381 8811 	msr	BASEPRI, r1
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	4808      	ldr	r0, [pc, #32]	; (800514c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800512c:	f7ff fe1c 	bl	8004d68 <_PreparePacket>
 8005130:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	68b9      	ldr	r1, [r7, #8]
 8005136:	68b8      	ldr	r0, [r7, #8]
 8005138:	f7ff ff06 	bl	8004f48 <_SendPacket>
  RECORD_END();
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f383 8811 	msr	BASEPRI, r3
}
 8005142:	bf00      	nop
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	200133b0 	.word	0x200133b0

08005150 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800515a:	f3ef 8311 	mrs	r3, BASEPRI
 800515e:	f04f 0120 	mov.w	r1, #32
 8005162:	f381 8811 	msr	BASEPRI, r1
 8005166:	617b      	str	r3, [r7, #20]
 8005168:	4816      	ldr	r0, [pc, #88]	; (80051c4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800516a:	f7ff fdfd 	bl	8004d68 <_PreparePacket>
 800516e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	61fb      	str	r3, [r7, #28]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	61bb      	str	r3, [r7, #24]
 800517c:	e00b      	b.n	8005196 <SEGGER_SYSVIEW_RecordU32+0x46>
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	b2da      	uxtb	r2, r3
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	1c59      	adds	r1, r3, #1
 8005186:	61f9      	str	r1, [r7, #28]
 8005188:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	701a      	strb	r2, [r3, #0]
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	09db      	lsrs	r3, r3, #7
 8005194:	61bb      	str	r3, [r7, #24]
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	2b7f      	cmp	r3, #127	; 0x7f
 800519a:	d8f0      	bhi.n	800517e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	1c5a      	adds	r2, r3, #1
 80051a0:	61fa      	str	r2, [r7, #28]
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	701a      	strb	r2, [r3, #0]
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	68f9      	ldr	r1, [r7, #12]
 80051b0:	6938      	ldr	r0, [r7, #16]
 80051b2:	f7ff fec9 	bl	8004f48 <_SendPacket>
  RECORD_END();
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f383 8811 	msr	BASEPRI, r3
}
 80051bc:	bf00      	nop
 80051be:	3720      	adds	r7, #32
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	200133b0 	.word	0x200133b0

080051c8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08c      	sub	sp, #48	; 0x30
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80051d4:	f3ef 8311 	mrs	r3, BASEPRI
 80051d8:	f04f 0120 	mov.w	r1, #32
 80051dc:	f381 8811 	msr	BASEPRI, r1
 80051e0:	61fb      	str	r3, [r7, #28]
 80051e2:	4825      	ldr	r0, [pc, #148]	; (8005278 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80051e4:	f7ff fdc0 	bl	8004d68 <_PreparePacket>
 80051e8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80051f6:	e00b      	b.n	8005210 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80051f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fa:	b2da      	uxtb	r2, r3
 80051fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fe:	1c59      	adds	r1, r3, #1
 8005200:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005202:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005206:	b2d2      	uxtb	r2, r2
 8005208:	701a      	strb	r2, [r3, #0]
 800520a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520c:	09db      	lsrs	r3, r3, #7
 800520e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005212:	2b7f      	cmp	r3, #127	; 0x7f
 8005214:	d8f0      	bhi.n	80051f8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800521c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	701a      	strb	r2, [r3, #0]
 8005222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005224:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	627b      	str	r3, [r7, #36]	; 0x24
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	623b      	str	r3, [r7, #32]
 800522e:	e00b      	b.n	8005248 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	b2da      	uxtb	r2, r3
 8005234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005236:	1c59      	adds	r1, r3, #1
 8005238:	6279      	str	r1, [r7, #36]	; 0x24
 800523a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	09db      	lsrs	r3, r3, #7
 8005246:	623b      	str	r3, [r7, #32]
 8005248:	6a3b      	ldr	r3, [r7, #32]
 800524a:	2b7f      	cmp	r3, #127	; 0x7f
 800524c:	d8f0      	bhi.n	8005230 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800524e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	627a      	str	r2, [r7, #36]	; 0x24
 8005254:	6a3a      	ldr	r2, [r7, #32]
 8005256:	b2d2      	uxtb	r2, r2
 8005258:	701a      	strb	r2, [r3, #0]
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	6979      	ldr	r1, [r7, #20]
 8005262:	69b8      	ldr	r0, [r7, #24]
 8005264:	f7ff fe70 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	f383 8811 	msr	BASEPRI, r3
}
 800526e:	bf00      	nop
 8005270:	3730      	adds	r7, #48	; 0x30
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	200133b0 	.word	0x200133b0

0800527c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800527c:	b580      	push	{r7, lr}
 800527e:	b08e      	sub	sp, #56	; 0x38
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800528a:	f3ef 8311 	mrs	r3, BASEPRI
 800528e:	f04f 0120 	mov.w	r1, #32
 8005292:	f381 8811 	msr	BASEPRI, r1
 8005296:	61fb      	str	r3, [r7, #28]
 8005298:	4832      	ldr	r0, [pc, #200]	; (8005364 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800529a:	f7ff fd65 	bl	8004d68 <_PreparePacket>
 800529e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	637b      	str	r3, [r7, #52]	; 0x34
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	633b      	str	r3, [r7, #48]	; 0x30
 80052ac:	e00b      	b.n	80052c6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80052ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052b4:	1c59      	adds	r1, r3, #1
 80052b6:	6379      	str	r1, [r7, #52]	; 0x34
 80052b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c2:	09db      	lsrs	r3, r3, #7
 80052c4:	633b      	str	r3, [r7, #48]	; 0x30
 80052c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c8:	2b7f      	cmp	r3, #127	; 0x7f
 80052ca:	d8f0      	bhi.n	80052ae <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80052cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	637a      	str	r2, [r7, #52]	; 0x34
 80052d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052d4:	b2d2      	uxtb	r2, r2
 80052d6:	701a      	strb	r2, [r3, #0]
 80052d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052da:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80052e4:	e00b      	b.n	80052fe <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80052e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e8:	b2da      	uxtb	r2, r3
 80052ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ec:	1c59      	adds	r1, r3, #1
 80052ee:	62f9      	str	r1, [r7, #44]	; 0x2c
 80052f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052f4:	b2d2      	uxtb	r2, r2
 80052f6:	701a      	strb	r2, [r3, #0]
 80052f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fa:	09db      	lsrs	r3, r3, #7
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80052fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005300:	2b7f      	cmp	r3, #127	; 0x7f
 8005302:	d8f0      	bhi.n	80052e6 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005306:	1c5a      	adds	r2, r3, #1
 8005308:	62fa      	str	r2, [r7, #44]	; 0x2c
 800530a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	701a      	strb	r2, [r3, #0]
 8005310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005312:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	627b      	str	r3, [r7, #36]	; 0x24
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	623b      	str	r3, [r7, #32]
 800531c:	e00b      	b.n	8005336 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800531e:	6a3b      	ldr	r3, [r7, #32]
 8005320:	b2da      	uxtb	r2, r3
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	1c59      	adds	r1, r3, #1
 8005326:	6279      	str	r1, [r7, #36]	; 0x24
 8005328:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	701a      	strb	r2, [r3, #0]
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	09db      	lsrs	r3, r3, #7
 8005334:	623b      	str	r3, [r7, #32]
 8005336:	6a3b      	ldr	r3, [r7, #32]
 8005338:	2b7f      	cmp	r3, #127	; 0x7f
 800533a:	d8f0      	bhi.n	800531e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800533c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	627a      	str	r2, [r7, #36]	; 0x24
 8005342:	6a3a      	ldr	r2, [r7, #32]
 8005344:	b2d2      	uxtb	r2, r2
 8005346:	701a      	strb	r2, [r3, #0]
 8005348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	6979      	ldr	r1, [r7, #20]
 8005350:	69b8      	ldr	r0, [r7, #24]
 8005352:	f7ff fdf9 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	f383 8811 	msr	BASEPRI, r3
}
 800535c:	bf00      	nop
 800535e:	3738      	adds	r7, #56	; 0x38
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	200133b0 	.word	0x200133b0

08005368 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005368:	b580      	push	{r7, lr}
 800536a:	b090      	sub	sp, #64	; 0x40
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
 8005374:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005376:	f3ef 8311 	mrs	r3, BASEPRI
 800537a:	f04f 0120 	mov.w	r1, #32
 800537e:	f381 8811 	msr	BASEPRI, r1
 8005382:	61fb      	str	r3, [r7, #28]
 8005384:	4840      	ldr	r0, [pc, #256]	; (8005488 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005386:	f7ff fcef 	bl	8004d68 <_PreparePacket>
 800538a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	63bb      	str	r3, [r7, #56]	; 0x38
 8005398:	e00b      	b.n	80053b2 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800539a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800539c:	b2da      	uxtb	r2, r3
 800539e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053a0:	1c59      	adds	r1, r3, #1
 80053a2:	63f9      	str	r1, [r7, #60]	; 0x3c
 80053a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	701a      	strb	r2, [r3, #0]
 80053ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053ae:	09db      	lsrs	r3, r3, #7
 80053b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80053b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053b4:	2b7f      	cmp	r3, #127	; 0x7f
 80053b6:	d8f0      	bhi.n	800539a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80053b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ba:	1c5a      	adds	r2, r3, #1
 80053bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80053be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	701a      	strb	r2, [r3, #0]
 80053c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053c6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	637b      	str	r3, [r7, #52]	; 0x34
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	633b      	str	r3, [r7, #48]	; 0x30
 80053d0:	e00b      	b.n	80053ea <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80053d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d4:	b2da      	uxtb	r2, r3
 80053d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053d8:	1c59      	adds	r1, r3, #1
 80053da:	6379      	str	r1, [r7, #52]	; 0x34
 80053dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053e0:	b2d2      	uxtb	r2, r2
 80053e2:	701a      	strb	r2, [r3, #0]
 80053e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e6:	09db      	lsrs	r3, r3, #7
 80053e8:	633b      	str	r3, [r7, #48]	; 0x30
 80053ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ec:	2b7f      	cmp	r3, #127	; 0x7f
 80053ee:	d8f0      	bhi.n	80053d2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80053f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	637a      	str	r2, [r7, #52]	; 0x34
 80053f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053f8:	b2d2      	uxtb	r2, r2
 80053fa:	701a      	strb	r2, [r3, #0]
 80053fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053fe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	62bb      	str	r3, [r7, #40]	; 0x28
 8005408:	e00b      	b.n	8005422 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800540a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540c:	b2da      	uxtb	r2, r3
 800540e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005410:	1c59      	adds	r1, r3, #1
 8005412:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005414:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	701a      	strb	r2, [r3, #0]
 800541c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541e:	09db      	lsrs	r3, r3, #7
 8005420:	62bb      	str	r3, [r7, #40]	; 0x28
 8005422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005424:	2b7f      	cmp	r3, #127	; 0x7f
 8005426:	d8f0      	bhi.n	800540a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800542e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005430:	b2d2      	uxtb	r2, r2
 8005432:	701a      	strb	r2, [r3, #0]
 8005434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005436:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	627b      	str	r3, [r7, #36]	; 0x24
 800543c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800543e:	623b      	str	r3, [r7, #32]
 8005440:	e00b      	b.n	800545a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005442:	6a3b      	ldr	r3, [r7, #32]
 8005444:	b2da      	uxtb	r2, r3
 8005446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005448:	1c59      	adds	r1, r3, #1
 800544a:	6279      	str	r1, [r7, #36]	; 0x24
 800544c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	701a      	strb	r2, [r3, #0]
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	09db      	lsrs	r3, r3, #7
 8005458:	623b      	str	r3, [r7, #32]
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	2b7f      	cmp	r3, #127	; 0x7f
 800545e:	d8f0      	bhi.n	8005442 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	627a      	str	r2, [r7, #36]	; 0x24
 8005466:	6a3a      	ldr	r2, [r7, #32]
 8005468:	b2d2      	uxtb	r2, r2
 800546a:	701a      	strb	r2, [r3, #0]
 800546c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800546e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	6979      	ldr	r1, [r7, #20]
 8005474:	69b8      	ldr	r0, [r7, #24]
 8005476:	f7ff fd67 	bl	8004f48 <_SendPacket>
  RECORD_END();
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	f383 8811 	msr	BASEPRI, r3
}
 8005480:	bf00      	nop
 8005482:	3740      	adds	r7, #64	; 0x40
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	200133b0 	.word	0x200133b0

0800548c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800548c:	b580      	push	{r7, lr}
 800548e:	b08c      	sub	sp, #48	; 0x30
 8005490:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005492:	4b58      	ldr	r3, [pc, #352]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 8005494:	2201      	movs	r2, #1
 8005496:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005498:	f3ef 8311 	mrs	r3, BASEPRI
 800549c:	f04f 0120 	mov.w	r1, #32
 80054a0:	f381 8811 	msr	BASEPRI, r1
 80054a4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80054a6:	4b53      	ldr	r3, [pc, #332]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 80054a8:	785b      	ldrb	r3, [r3, #1]
 80054aa:	220a      	movs	r2, #10
 80054ac:	4952      	ldr	r1, [pc, #328]	; (80055f8 <SEGGER_SYSVIEW_Start+0x16c>)
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fa fe8e 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80054ba:	200a      	movs	r0, #10
 80054bc:	f7ff fe2a 	bl	8005114 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80054c0:	f3ef 8311 	mrs	r3, BASEPRI
 80054c4:	f04f 0120 	mov.w	r1, #32
 80054c8:	f381 8811 	msr	BASEPRI, r1
 80054cc:	60bb      	str	r3, [r7, #8]
 80054ce:	484b      	ldr	r0, [pc, #300]	; (80055fc <SEGGER_SYSVIEW_Start+0x170>)
 80054d0:	f7ff fc4a 	bl	8004d68 <_PreparePacket>
 80054d4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054de:	4b45      	ldr	r3, [pc, #276]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80054e4:	e00b      	b.n	80054fe <SEGGER_SYSVIEW_Start+0x72>
 80054e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054e8:	b2da      	uxtb	r2, r3
 80054ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ec:	1c59      	adds	r1, r3, #1
 80054ee:	62f9      	str	r1, [r7, #44]	; 0x2c
 80054f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054f4:	b2d2      	uxtb	r2, r2
 80054f6:	701a      	strb	r2, [r3, #0]
 80054f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fa:	09db      	lsrs	r3, r3, #7
 80054fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80054fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005500:	2b7f      	cmp	r3, #127	; 0x7f
 8005502:	d8f0      	bhi.n	80054e6 <SEGGER_SYSVIEW_Start+0x5a>
 8005504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005506:	1c5a      	adds	r2, r3, #1
 8005508:	62fa      	str	r2, [r7, #44]	; 0x2c
 800550a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800550c:	b2d2      	uxtb	r2, r2
 800550e:	701a      	strb	r2, [r3, #0]
 8005510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005512:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	627b      	str	r3, [r7, #36]	; 0x24
 8005518:	4b36      	ldr	r3, [pc, #216]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	623b      	str	r3, [r7, #32]
 800551e:	e00b      	b.n	8005538 <SEGGER_SYSVIEW_Start+0xac>
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	b2da      	uxtb	r2, r3
 8005524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005526:	1c59      	adds	r1, r3, #1
 8005528:	6279      	str	r1, [r7, #36]	; 0x24
 800552a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800552e:	b2d2      	uxtb	r2, r2
 8005530:	701a      	strb	r2, [r3, #0]
 8005532:	6a3b      	ldr	r3, [r7, #32]
 8005534:	09db      	lsrs	r3, r3, #7
 8005536:	623b      	str	r3, [r7, #32]
 8005538:	6a3b      	ldr	r3, [r7, #32]
 800553a:	2b7f      	cmp	r3, #127	; 0x7f
 800553c:	d8f0      	bhi.n	8005520 <SEGGER_SYSVIEW_Start+0x94>
 800553e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005540:	1c5a      	adds	r2, r3, #1
 8005542:	627a      	str	r2, [r7, #36]	; 0x24
 8005544:	6a3a      	ldr	r2, [r7, #32]
 8005546:	b2d2      	uxtb	r2, r2
 8005548:	701a      	strb	r2, [r3, #0]
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	61fb      	str	r3, [r7, #28]
 8005552:	4b28      	ldr	r3, [pc, #160]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	61bb      	str	r3, [r7, #24]
 8005558:	e00b      	b.n	8005572 <SEGGER_SYSVIEW_Start+0xe6>
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	b2da      	uxtb	r2, r3
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	1c59      	adds	r1, r3, #1
 8005562:	61f9      	str	r1, [r7, #28]
 8005564:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	09db      	lsrs	r3, r3, #7
 8005570:	61bb      	str	r3, [r7, #24]
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	2b7f      	cmp	r3, #127	; 0x7f
 8005576:	d8f0      	bhi.n	800555a <SEGGER_SYSVIEW_Start+0xce>
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	1c5a      	adds	r2, r3, #1
 800557c:	61fa      	str	r2, [r7, #28]
 800557e:	69ba      	ldr	r2, [r7, #24]
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	701a      	strb	r2, [r3, #0]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	617b      	str	r3, [r7, #20]
 800558c:	2300      	movs	r3, #0
 800558e:	613b      	str	r3, [r7, #16]
 8005590:	e00b      	b.n	80055aa <SEGGER_SYSVIEW_Start+0x11e>
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	1c59      	adds	r1, r3, #1
 800559a:	6179      	str	r1, [r7, #20]
 800559c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	701a      	strb	r2, [r3, #0]
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	09db      	lsrs	r3, r3, #7
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b7f      	cmp	r3, #127	; 0x7f
 80055ae:	d8f0      	bhi.n	8005592 <SEGGER_SYSVIEW_Start+0x106>
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	617a      	str	r2, [r7, #20]
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	701a      	strb	r2, [r3, #0]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80055c0:	2218      	movs	r2, #24
 80055c2:	6839      	ldr	r1, [r7, #0]
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f7ff fcbf 	bl	8004f48 <_SendPacket>
      RECORD_END();
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80055d0:	4b08      	ldr	r3, [pc, #32]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 80055d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d002      	beq.n	80055de <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80055d8:	4b06      	ldr	r3, [pc, #24]	; (80055f4 <SEGGER_SYSVIEW_Start+0x168>)
 80055da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055dc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80055de:	f000 f9c7 	bl	8005970 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80055e2:	f000 f9b1 	bl	8005948 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80055e6:	f000 fc5f 	bl	8005ea8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80055ea:	bf00      	nop
 80055ec:	3730      	adds	r7, #48	; 0x30
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20013380 	.word	0x20013380
 80055f8:	08006158 	.word	0x08006158
 80055fc:	200133b0 	.word	0x200133b0

08005600 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005606:	f3ef 8311 	mrs	r3, BASEPRI
 800560a:	f04f 0120 	mov.w	r1, #32
 800560e:	f381 8811 	msr	BASEPRI, r1
 8005612:	607b      	str	r3, [r7, #4]
 8005614:	480b      	ldr	r0, [pc, #44]	; (8005644 <SEGGER_SYSVIEW_Stop+0x44>)
 8005616:	f7ff fba7 	bl	8004d68 <_PreparePacket>
 800561a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800561c:	4b0a      	ldr	r3, [pc, #40]	; (8005648 <SEGGER_SYSVIEW_Stop+0x48>)
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d007      	beq.n	8005634 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005624:	220b      	movs	r2, #11
 8005626:	6839      	ldr	r1, [r7, #0]
 8005628:	6838      	ldr	r0, [r7, #0]
 800562a:	f7ff fc8d 	bl	8004f48 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800562e:	4b06      	ldr	r3, [pc, #24]	; (8005648 <SEGGER_SYSVIEW_Stop+0x48>)
 8005630:	2200      	movs	r2, #0
 8005632:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f383 8811 	msr	BASEPRI, r3
}
 800563a:	bf00      	nop
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	200133b0 	.word	0x200133b0
 8005648:	20013380 	.word	0x20013380

0800564c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800564c:	b580      	push	{r7, lr}
 800564e:	b08c      	sub	sp, #48	; 0x30
 8005650:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005652:	f3ef 8311 	mrs	r3, BASEPRI
 8005656:	f04f 0120 	mov.w	r1, #32
 800565a:	f381 8811 	msr	BASEPRI, r1
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	4845      	ldr	r0, [pc, #276]	; (8005778 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005662:	f7ff fb81 	bl	8004d68 <_PreparePacket>
 8005666:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005670:	4b42      	ldr	r3, [pc, #264]	; (800577c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	62bb      	str	r3, [r7, #40]	; 0x28
 8005676:	e00b      	b.n	8005690 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567a:	b2da      	uxtb	r2, r3
 800567c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800567e:	1c59      	adds	r1, r3, #1
 8005680:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005682:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568c:	09db      	lsrs	r3, r3, #7
 800568e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005692:	2b7f      	cmp	r3, #127	; 0x7f
 8005694:	d8f0      	bhi.n	8005678 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800569c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]
 80056a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	627b      	str	r3, [r7, #36]	; 0x24
 80056aa:	4b34      	ldr	r3, [pc, #208]	; (800577c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	623b      	str	r3, [r7, #32]
 80056b0:	e00b      	b.n	80056ca <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b8:	1c59      	adds	r1, r3, #1
 80056ba:	6279      	str	r1, [r7, #36]	; 0x24
 80056bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056c0:	b2d2      	uxtb	r2, r2
 80056c2:	701a      	strb	r2, [r3, #0]
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	09db      	lsrs	r3, r3, #7
 80056c8:	623b      	str	r3, [r7, #32]
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	2b7f      	cmp	r3, #127	; 0x7f
 80056ce:	d8f0      	bhi.n	80056b2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	1c5a      	adds	r2, r3, #1
 80056d4:	627a      	str	r2, [r7, #36]	; 0x24
 80056d6:	6a3a      	ldr	r2, [r7, #32]
 80056d8:	b2d2      	uxtb	r2, r2
 80056da:	701a      	strb	r2, [r3, #0]
 80056dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	61fb      	str	r3, [r7, #28]
 80056e4:	4b25      	ldr	r3, [pc, #148]	; (800577c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	e00b      	b.n	8005704 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	b2da      	uxtb	r2, r3
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	1c59      	adds	r1, r3, #1
 80056f4:	61f9      	str	r1, [r7, #28]
 80056f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	701a      	strb	r2, [r3, #0]
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	09db      	lsrs	r3, r3, #7
 8005702:	61bb      	str	r3, [r7, #24]
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	2b7f      	cmp	r3, #127	; 0x7f
 8005708:	d8f0      	bhi.n	80056ec <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	61fa      	str	r2, [r7, #28]
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	b2d2      	uxtb	r2, r2
 8005714:	701a      	strb	r2, [r3, #0]
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	2300      	movs	r3, #0
 8005720:	613b      	str	r3, [r7, #16]
 8005722:	e00b      	b.n	800573c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	b2da      	uxtb	r2, r3
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	1c59      	adds	r1, r3, #1
 800572c:	6179      	str	r1, [r7, #20]
 800572e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005732:	b2d2      	uxtb	r2, r2
 8005734:	701a      	strb	r2, [r3, #0]
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	09db      	lsrs	r3, r3, #7
 800573a:	613b      	str	r3, [r7, #16]
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	2b7f      	cmp	r3, #127	; 0x7f
 8005740:	d8f0      	bhi.n	8005724 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	617a      	str	r2, [r7, #20]
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005752:	2218      	movs	r2, #24
 8005754:	6879      	ldr	r1, [r7, #4]
 8005756:	68b8      	ldr	r0, [r7, #8]
 8005758:	f7ff fbf6 	bl	8004f48 <_SendPacket>
  RECORD_END();
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005762:	4b06      	ldr	r3, [pc, #24]	; (800577c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800576a:	4b04      	ldr	r3, [pc, #16]	; (800577c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800576c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576e:	4798      	blx	r3
  }
}
 8005770:	bf00      	nop
 8005772:	3730      	adds	r7, #48	; 0x30
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	200133b0 	.word	0x200133b0
 800577c:	20013380 	.word	0x20013380

08005780 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005780:	b580      	push	{r7, lr}
 8005782:	b092      	sub	sp, #72	; 0x48
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005788:	f3ef 8311 	mrs	r3, BASEPRI
 800578c:	f04f 0120 	mov.w	r1, #32
 8005790:	f381 8811 	msr	BASEPRI, r1
 8005794:	617b      	str	r3, [r7, #20]
 8005796:	486a      	ldr	r0, [pc, #424]	; (8005940 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005798:	f7ff fae6 	bl	8004d68 <_PreparePacket>
 800579c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	647b      	str	r3, [r7, #68]	; 0x44
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	4b66      	ldr	r3, [pc, #408]	; (8005944 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	643b      	str	r3, [r7, #64]	; 0x40
 80057b2:	e00b      	b.n	80057cc <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80057b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057ba:	1c59      	adds	r1, r3, #1
 80057bc:	6479      	str	r1, [r7, #68]	; 0x44
 80057be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	701a      	strb	r2, [r3, #0]
 80057c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057c8:	09db      	lsrs	r3, r3, #7
 80057ca:	643b      	str	r3, [r7, #64]	; 0x40
 80057cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057ce:	2b7f      	cmp	r3, #127	; 0x7f
 80057d0:	d8f0      	bhi.n	80057b4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80057d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057d4:	1c5a      	adds	r2, r3, #1
 80057d6:	647a      	str	r2, [r7, #68]	; 0x44
 80057d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]
 80057de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057e0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80057ec:	e00b      	b.n	8005806 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80057ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f0:	b2da      	uxtb	r2, r3
 80057f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057f4:	1c59      	adds	r1, r3, #1
 80057f6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80057f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057fc:	b2d2      	uxtb	r2, r2
 80057fe:	701a      	strb	r2, [r3, #0]
 8005800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005802:	09db      	lsrs	r3, r3, #7
 8005804:	63bb      	str	r3, [r7, #56]	; 0x38
 8005806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005808:	2b7f      	cmp	r3, #127	; 0x7f
 800580a:	d8f0      	bhi.n	80057ee <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800580c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800580e:	1c5a      	adds	r2, r3, #1
 8005810:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005812:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005814:	b2d2      	uxtb	r2, r2
 8005816:	701a      	strb	r2, [r3, #0]
 8005818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800581a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2220      	movs	r2, #32
 8005822:	4619      	mov	r1, r3
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f7ff fa4f 	bl	8004cc8 <_EncodeStr>
 800582a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800582c:	2209      	movs	r2, #9
 800582e:	68f9      	ldr	r1, [r7, #12]
 8005830:	6938      	ldr	r0, [r7, #16]
 8005832:	f7ff fb89 	bl	8004f48 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	637b      	str	r3, [r7, #52]	; 0x34
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	4b40      	ldr	r3, [pc, #256]	; (8005944 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	633b      	str	r3, [r7, #48]	; 0x30
 800584a:	e00b      	b.n	8005864 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800584c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800584e:	b2da      	uxtb	r2, r3
 8005850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005852:	1c59      	adds	r1, r3, #1
 8005854:	6379      	str	r1, [r7, #52]	; 0x34
 8005856:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	701a      	strb	r2, [r3, #0]
 800585e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005860:	09db      	lsrs	r3, r3, #7
 8005862:	633b      	str	r3, [r7, #48]	; 0x30
 8005864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005866:	2b7f      	cmp	r3, #127	; 0x7f
 8005868:	d8f0      	bhi.n	800584c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800586a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800586c:	1c5a      	adds	r2, r3, #1
 800586e:	637a      	str	r2, [r7, #52]	; 0x34
 8005870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005878:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	62bb      	str	r3, [r7, #40]	; 0x28
 8005884:	e00b      	b.n	800589e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005888:	b2da      	uxtb	r2, r3
 800588a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588c:	1c59      	adds	r1, r3, #1
 800588e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005890:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005894:	b2d2      	uxtb	r2, r2
 8005896:	701a      	strb	r2, [r3, #0]
 8005898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589a:	09db      	lsrs	r3, r3, #7
 800589c:	62bb      	str	r3, [r7, #40]	; 0x28
 800589e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a0:	2b7f      	cmp	r3, #127	; 0x7f
 80058a2:	d8f0      	bhi.n	8005886 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80058a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058ac:	b2d2      	uxtb	r2, r2
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	627b      	str	r3, [r7, #36]	; 0x24
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	623b      	str	r3, [r7, #32]
 80058be:	e00b      	b.n	80058d8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80058c0:	6a3b      	ldr	r3, [r7, #32]
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	1c59      	adds	r1, r3, #1
 80058c8:	6279      	str	r1, [r7, #36]	; 0x24
 80058ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	701a      	strb	r2, [r3, #0]
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	09db      	lsrs	r3, r3, #7
 80058d6:	623b      	str	r3, [r7, #32]
 80058d8:	6a3b      	ldr	r3, [r7, #32]
 80058da:	2b7f      	cmp	r3, #127	; 0x7f
 80058dc:	d8f0      	bhi.n	80058c0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80058de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	627a      	str	r2, [r7, #36]	; 0x24
 80058e4:	6a3a      	ldr	r2, [r7, #32]
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]
 80058ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	2300      	movs	r3, #0
 80058f4:	61bb      	str	r3, [r7, #24]
 80058f6:	e00b      	b.n	8005910 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	b2da      	uxtb	r2, r3
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	1c59      	adds	r1, r3, #1
 8005900:	61f9      	str	r1, [r7, #28]
 8005902:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	701a      	strb	r2, [r3, #0]
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	09db      	lsrs	r3, r3, #7
 800590e:	61bb      	str	r3, [r7, #24]
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	2b7f      	cmp	r3, #127	; 0x7f
 8005914:	d8f0      	bhi.n	80058f8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	1c5a      	adds	r2, r3, #1
 800591a:	61fa      	str	r2, [r7, #28]
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	701a      	strb	r2, [r3, #0]
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005926:	2215      	movs	r2, #21
 8005928:	68f9      	ldr	r1, [r7, #12]
 800592a:	6938      	ldr	r0, [r7, #16]
 800592c:	f7ff fb0c 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f383 8811 	msr	BASEPRI, r3
}
 8005936:	bf00      	nop
 8005938:	3748      	adds	r7, #72	; 0x48
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	200133b0 	.word	0x200133b0
 8005944:	20013380 	.word	0x20013380

08005948 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005948:	b580      	push	{r7, lr}
 800594a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800594c:	4b07      	ldr	r3, [pc, #28]	; (800596c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d008      	beq.n	8005966 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005954:	4b05      	ldr	r3, [pc, #20]	; (800596c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d003      	beq.n	8005966 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800595e:	4b03      	ldr	r3, [pc, #12]	; (800596c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	4798      	blx	r3
  }
}
 8005966:	bf00      	nop
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	20013380 	.word	0x20013380

08005970 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005970:	b590      	push	{r4, r7, lr}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d01a      	beq.n	80059b4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800597e:	4b13      	ldr	r3, [pc, #76]	; (80059cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d015      	beq.n	80059b4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005988:	4b10      	ldr	r3, [pc, #64]	; (80059cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4798      	blx	r3
 8005990:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005994:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005996:	e9d7 0100 	ldrd	r0, r1, [r7]
 800599a:	f04f 0200 	mov.w	r2, #0
 800599e:	f04f 0300 	mov.w	r3, #0
 80059a2:	000a      	movs	r2, r1
 80059a4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80059a6:	4613      	mov	r3, r2
 80059a8:	461a      	mov	r2, r3
 80059aa:	4621      	mov	r1, r4
 80059ac:	200d      	movs	r0, #13
 80059ae:	f7ff fc0b 	bl	80051c8 <SEGGER_SYSVIEW_RecordU32x2>
 80059b2:	e006      	b.n	80059c2 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80059b4:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4619      	mov	r1, r3
 80059ba:	200c      	movs	r0, #12
 80059bc:	f7ff fbc8 	bl	8005150 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80059c0:	bf00      	nop
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd90      	pop	{r4, r7, pc}
 80059ca:	bf00      	nop
 80059cc:	20013380 	.word	0x20013380
 80059d0:	e0001004 	.word	0xe0001004

080059d4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80059da:	f3ef 8311 	mrs	r3, BASEPRI
 80059de:	f04f 0120 	mov.w	r1, #32
 80059e2:	f381 8811 	msr	BASEPRI, r1
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	4819      	ldr	r0, [pc, #100]	; (8005a50 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80059ea:	f7ff f9bd 	bl	8004d68 <_PreparePacket>
 80059ee:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80059f4:	4b17      	ldr	r3, [pc, #92]	; (8005a54 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059fc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	617b      	str	r3, [r7, #20]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	613b      	str	r3, [r7, #16]
 8005a06:	e00b      	b.n	8005a20 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	1c59      	adds	r1, r3, #1
 8005a10:	6179      	str	r1, [r7, #20]
 8005a12:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	09db      	lsrs	r3, r3, #7
 8005a1e:	613b      	str	r3, [r7, #16]
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	2b7f      	cmp	r3, #127	; 0x7f
 8005a24:	d8f0      	bhi.n	8005a08 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	617a      	str	r2, [r7, #20]
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	701a      	strb	r2, [r3, #0]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8005a36:	2202      	movs	r2, #2
 8005a38:	6879      	ldr	r1, [r7, #4]
 8005a3a:	68b8      	ldr	r0, [r7, #8]
 8005a3c:	f7ff fa84 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f383 8811 	msr	BASEPRI, r3
}
 8005a46:	bf00      	nop
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	200133b0 	.word	0x200133b0
 8005a54:	e000ed04 	.word	0xe000ed04

08005a58 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a5e:	f3ef 8311 	mrs	r3, BASEPRI
 8005a62:	f04f 0120 	mov.w	r1, #32
 8005a66:	f381 8811 	msr	BASEPRI, r1
 8005a6a:	607b      	str	r3, [r7, #4]
 8005a6c:	4807      	ldr	r0, [pc, #28]	; (8005a8c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005a6e:	f7ff f97b 	bl	8004d68 <_PreparePacket>
 8005a72:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005a74:	2203      	movs	r2, #3
 8005a76:	6839      	ldr	r1, [r7, #0]
 8005a78:	6838      	ldr	r0, [r7, #0]
 8005a7a:	f7ff fa65 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f383 8811 	msr	BASEPRI, r3
}
 8005a84:	bf00      	nop
 8005a86:	3708      	adds	r7, #8
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	200133b0 	.word	0x200133b0

08005a90 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a96:	f3ef 8311 	mrs	r3, BASEPRI
 8005a9a:	f04f 0120 	mov.w	r1, #32
 8005a9e:	f381 8811 	msr	BASEPRI, r1
 8005aa2:	607b      	str	r3, [r7, #4]
 8005aa4:	4807      	ldr	r0, [pc, #28]	; (8005ac4 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005aa6:	f7ff f95f 	bl	8004d68 <_PreparePacket>
 8005aaa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005aac:	2212      	movs	r2, #18
 8005aae:	6839      	ldr	r1, [r7, #0]
 8005ab0:	6838      	ldr	r0, [r7, #0]
 8005ab2:	f7ff fa49 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f383 8811 	msr	BASEPRI, r3
}
 8005abc:	bf00      	nop
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	200133b0 	.word	0x200133b0

08005ac8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005ace:	f3ef 8311 	mrs	r3, BASEPRI
 8005ad2:	f04f 0120 	mov.w	r1, #32
 8005ad6:	f381 8811 	msr	BASEPRI, r1
 8005ada:	607b      	str	r3, [r7, #4]
 8005adc:	4807      	ldr	r0, [pc, #28]	; (8005afc <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005ade:	f7ff f943 	bl	8004d68 <_PreparePacket>
 8005ae2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005ae4:	2211      	movs	r2, #17
 8005ae6:	6839      	ldr	r1, [r7, #0]
 8005ae8:	6838      	ldr	r0, [r7, #0]
 8005aea:	f7ff fa2d 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f383 8811 	msr	BASEPRI, r3
}
 8005af4:	bf00      	nop
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	200133b0 	.word	0x200133b0

08005b00 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b08:	f3ef 8311 	mrs	r3, BASEPRI
 8005b0c:	f04f 0120 	mov.w	r1, #32
 8005b10:	f381 8811 	msr	BASEPRI, r1
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	4819      	ldr	r0, [pc, #100]	; (8005b7c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005b18:	f7ff f926 	bl	8004d68 <_PreparePacket>
 8005b1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005b22:	4b17      	ldr	r3, [pc, #92]	; (8005b80 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	61fb      	str	r3, [r7, #28]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	61bb      	str	r3, [r7, #24]
 8005b34:	e00b      	b.n	8005b4e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	b2da      	uxtb	r2, r3
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	1c59      	adds	r1, r3, #1
 8005b3e:	61f9      	str	r1, [r7, #28]
 8005b40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b44:	b2d2      	uxtb	r2, r2
 8005b46:	701a      	strb	r2, [r3, #0]
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	09db      	lsrs	r3, r3, #7
 8005b4c:	61bb      	str	r3, [r7, #24]
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	2b7f      	cmp	r3, #127	; 0x7f
 8005b52:	d8f0      	bhi.n	8005b36 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	61fa      	str	r2, [r7, #28]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005b64:	2208      	movs	r2, #8
 8005b66:	68f9      	ldr	r1, [r7, #12]
 8005b68:	6938      	ldr	r0, [r7, #16]
 8005b6a:	f7ff f9ed 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f383 8811 	msr	BASEPRI, r3
}
 8005b74:	bf00      	nop
 8005b76:	3720      	adds	r7, #32
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	200133b0 	.word	0x200133b0
 8005b80:	20013380 	.word	0x20013380

08005b84 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b088      	sub	sp, #32
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b8c:	f3ef 8311 	mrs	r3, BASEPRI
 8005b90:	f04f 0120 	mov.w	r1, #32
 8005b94:	f381 8811 	msr	BASEPRI, r1
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	4819      	ldr	r0, [pc, #100]	; (8005c00 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005b9c:	f7ff f8e4 	bl	8004d68 <_PreparePacket>
 8005ba0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005ba6:	4b17      	ldr	r3, [pc, #92]	; (8005c04 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	61fb      	str	r3, [r7, #28]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	61bb      	str	r3, [r7, #24]
 8005bb8:	e00b      	b.n	8005bd2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	1c59      	adds	r1, r3, #1
 8005bc2:	61f9      	str	r1, [r7, #28]
 8005bc4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bc8:	b2d2      	uxtb	r2, r2
 8005bca:	701a      	strb	r2, [r3, #0]
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	09db      	lsrs	r3, r3, #7
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	2b7f      	cmp	r3, #127	; 0x7f
 8005bd6:	d8f0      	bhi.n	8005bba <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	1c5a      	adds	r2, r3, #1
 8005bdc:	61fa      	str	r2, [r7, #28]
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	701a      	strb	r2, [r3, #0]
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005be8:	2204      	movs	r2, #4
 8005bea:	68f9      	ldr	r1, [r7, #12]
 8005bec:	6938      	ldr	r0, [r7, #16]
 8005bee:	f7ff f9ab 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f383 8811 	msr	BASEPRI, r3
}
 8005bf8:	bf00      	nop
 8005bfa:	3720      	adds	r7, #32
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	200133b0 	.word	0x200133b0
 8005c04:	20013380 	.word	0x20013380

08005c08 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005c10:	f3ef 8311 	mrs	r3, BASEPRI
 8005c14:	f04f 0120 	mov.w	r1, #32
 8005c18:	f381 8811 	msr	BASEPRI, r1
 8005c1c:	617b      	str	r3, [r7, #20]
 8005c1e:	4819      	ldr	r0, [pc, #100]	; (8005c84 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005c20:	f7ff f8a2 	bl	8004d68 <_PreparePacket>
 8005c24:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005c2a:	4b17      	ldr	r3, [pc, #92]	; (8005c88 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	61bb      	str	r3, [r7, #24]
 8005c3c:	e00b      	b.n	8005c56 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	1c59      	adds	r1, r3, #1
 8005c46:	61f9      	str	r1, [r7, #28]
 8005c48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	701a      	strb	r2, [r3, #0]
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	09db      	lsrs	r3, r3, #7
 8005c54:	61bb      	str	r3, [r7, #24]
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	2b7f      	cmp	r3, #127	; 0x7f
 8005c5a:	d8f0      	bhi.n	8005c3e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	61fa      	str	r2, [r7, #28]
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	701a      	strb	r2, [r3, #0]
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005c6c:	2206      	movs	r2, #6
 8005c6e:	68f9      	ldr	r1, [r7, #12]
 8005c70:	6938      	ldr	r0, [r7, #16]
 8005c72:	f7ff f969 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f383 8811 	msr	BASEPRI, r3
}
 8005c7c:	bf00      	nop
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	200133b0 	.word	0x200133b0
 8005c88:	20013380 	.word	0x20013380

08005c8c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	; 0x28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c96:	f3ef 8311 	mrs	r3, BASEPRI
 8005c9a:	f04f 0120 	mov.w	r1, #32
 8005c9e:	f381 8811 	msr	BASEPRI, r1
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	4827      	ldr	r0, [pc, #156]	; (8005d44 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005ca6:	f7ff f85f 	bl	8004d68 <_PreparePacket>
 8005caa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005cb0:	4b25      	ldr	r3, [pc, #148]	; (8005d48 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	623b      	str	r3, [r7, #32]
 8005cc2:	e00b      	b.n	8005cdc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	1c59      	adds	r1, r3, #1
 8005ccc:	6279      	str	r1, [r7, #36]	; 0x24
 8005cce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	701a      	strb	r2, [r3, #0]
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	09db      	lsrs	r3, r3, #7
 8005cda:	623b      	str	r3, [r7, #32]
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	2b7f      	cmp	r3, #127	; 0x7f
 8005ce0:	d8f0      	bhi.n	8005cc4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	627a      	str	r2, [r7, #36]	; 0x24
 8005ce8:	6a3a      	ldr	r2, [r7, #32]
 8005cea:	b2d2      	uxtb	r2, r2
 8005cec:	701a      	strb	r2, [r3, #0]
 8005cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	61fb      	str	r3, [r7, #28]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	61bb      	str	r3, [r7, #24]
 8005cfa:	e00b      	b.n	8005d14 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	1c59      	adds	r1, r3, #1
 8005d04:	61f9      	str	r1, [r7, #28]
 8005d06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	701a      	strb	r2, [r3, #0]
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	09db      	lsrs	r3, r3, #7
 8005d12:	61bb      	str	r3, [r7, #24]
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	2b7f      	cmp	r3, #127	; 0x7f
 8005d18:	d8f0      	bhi.n	8005cfc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	1c5a      	adds	r2, r3, #1
 8005d1e:	61fa      	str	r2, [r7, #28]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	b2d2      	uxtb	r2, r2
 8005d24:	701a      	strb	r2, [r3, #0]
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8005d2a:	2207      	movs	r2, #7
 8005d2c:	68f9      	ldr	r1, [r7, #12]
 8005d2e:	6938      	ldr	r0, [r7, #16]
 8005d30:	f7ff f90a 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f383 8811 	msr	BASEPRI, r3
}
 8005d3a:	bf00      	nop
 8005d3c:	3728      	adds	r7, #40	; 0x28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	200133b0 	.word	0x200133b0
 8005d48:	20013380 	.word	0x20013380

08005d4c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	1ad3      	subs	r3, r2, r3
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr
 8005d68:	20013380 	.word	0x20013380

08005d6c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08c      	sub	sp, #48	; 0x30
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	4603      	mov	r3, r0
 8005d74:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005d76:	4b3b      	ldr	r3, [pc, #236]	; (8005e64 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d06d      	beq.n	8005e5a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005d7e:	4b39      	ldr	r3, [pc, #228]	; (8005e64 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005d84:	2300      	movs	r3, #0
 8005d86:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d88:	e008      	b.n	8005d9c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d007      	beq.n	8005da6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d98:	3301      	adds	r3, #1
 8005d9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d3f2      	bcc.n	8005d8a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005da4:	e000      	b.n	8005da8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005da6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d055      	beq.n	8005e5a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005dae:	f3ef 8311 	mrs	r3, BASEPRI
 8005db2:	f04f 0120 	mov.w	r1, #32
 8005db6:	f381 8811 	msr	BASEPRI, r1
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	482a      	ldr	r0, [pc, #168]	; (8005e68 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005dbe:	f7fe ffd3 	bl	8004d68 <_PreparePacket>
 8005dc2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	627b      	str	r3, [r7, #36]	; 0x24
 8005dcc:	79fb      	ldrb	r3, [r7, #7]
 8005dce:	623b      	str	r3, [r7, #32]
 8005dd0:	e00b      	b.n	8005dea <SEGGER_SYSVIEW_SendModule+0x7e>
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd8:	1c59      	adds	r1, r3, #1
 8005dda:	6279      	str	r1, [r7, #36]	; 0x24
 8005ddc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005de0:	b2d2      	uxtb	r2, r2
 8005de2:	701a      	strb	r2, [r3, #0]
 8005de4:	6a3b      	ldr	r3, [r7, #32]
 8005de6:	09db      	lsrs	r3, r3, #7
 8005de8:	623b      	str	r3, [r7, #32]
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	2b7f      	cmp	r3, #127	; 0x7f
 8005dee:	d8f0      	bhi.n	8005dd2 <SEGGER_SYSVIEW_SendModule+0x66>
 8005df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	627a      	str	r2, [r7, #36]	; 0x24
 8005df6:	6a3a      	ldr	r2, [r7, #32]
 8005df8:	b2d2      	uxtb	r2, r2
 8005dfa:	701a      	strb	r2, [r3, #0]
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	61fb      	str	r3, [r7, #28]
 8005e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	61bb      	str	r3, [r7, #24]
 8005e0a:	e00b      	b.n	8005e24 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	1c59      	adds	r1, r3, #1
 8005e14:	61f9      	str	r1, [r7, #28]
 8005e16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	09db      	lsrs	r3, r3, #7
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	2b7f      	cmp	r3, #127	; 0x7f
 8005e28:	d8f0      	bhi.n	8005e0c <SEGGER_SYSVIEW_SendModule+0xa0>
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	1c5a      	adds	r2, r3, #1
 8005e2e:	61fa      	str	r2, [r7, #28]
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	701a      	strb	r2, [r3, #0]
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2280      	movs	r2, #128	; 0x80
 8005e40:	4619      	mov	r1, r3
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f7fe ff40 	bl	8004cc8 <_EncodeStr>
 8005e48:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005e4a:	2216      	movs	r2, #22
 8005e4c:	68f9      	ldr	r1, [r7, #12]
 8005e4e:	6938      	ldr	r0, [r7, #16]
 8005e50:	f7ff f87a 	bl	8004f48 <_SendPacket>
      RECORD_END();
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	3730      	adds	r7, #48	; 0x30
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	200133a8 	.word	0x200133a8
 8005e68:	200133b0 	.word	0x200133b0

08005e6c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005e72:	4b0c      	ldr	r3, [pc, #48]	; (8005ea4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00f      	beq.n	8005e9a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005e7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ea4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d002      	beq.n	8005e8e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1f2      	bne.n	8005e80 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005e9a:	bf00      	nop
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	200133a8 	.word	0x200133a8

08005ea8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005eae:	f3ef 8311 	mrs	r3, BASEPRI
 8005eb2:	f04f 0120 	mov.w	r1, #32
 8005eb6:	f381 8811 	msr	BASEPRI, r1
 8005eba:	60fb      	str	r3, [r7, #12]
 8005ebc:	4817      	ldr	r0, [pc, #92]	; (8005f1c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005ebe:	f7fe ff53 	bl	8004d68 <_PreparePacket>
 8005ec2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	617b      	str	r3, [r7, #20]
 8005ecc:	4b14      	ldr	r3, [pc, #80]	; (8005f20 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	613b      	str	r3, [r7, #16]
 8005ed2:	e00b      	b.n	8005eec <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	b2da      	uxtb	r2, r3
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	1c59      	adds	r1, r3, #1
 8005edc:	6179      	str	r1, [r7, #20]
 8005ede:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	701a      	strb	r2, [r3, #0]
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	09db      	lsrs	r3, r3, #7
 8005eea:	613b      	str	r3, [r7, #16]
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	2b7f      	cmp	r3, #127	; 0x7f
 8005ef0:	d8f0      	bhi.n	8005ed4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	617a      	str	r2, [r7, #20]
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005f02:	221b      	movs	r2, #27
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	68b8      	ldr	r0, [r7, #8]
 8005f08:	f7ff f81e 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f383 8811 	msr	BASEPRI, r3
}
 8005f12:	bf00      	nop
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	200133b0 	.word	0x200133b0
 8005f20:	200133ac 	.word	0x200133ac

08005f24 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b08a      	sub	sp, #40	; 0x28
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f2c:	f3ef 8311 	mrs	r3, BASEPRI
 8005f30:	f04f 0120 	mov.w	r1, #32
 8005f34:	f381 8811 	msr	BASEPRI, r1
 8005f38:	617b      	str	r3, [r7, #20]
 8005f3a:	4827      	ldr	r0, [pc, #156]	; (8005fd8 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005f3c:	f7fe ff14 	bl	8004d68 <_PreparePacket>
 8005f40:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f42:	2280      	movs	r2, #128	; 0x80
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	6938      	ldr	r0, [r7, #16]
 8005f48:	f7fe febe 	bl	8004cc8 <_EncodeStr>
 8005f4c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
 8005f52:	2301      	movs	r3, #1
 8005f54:	623b      	str	r3, [r7, #32]
 8005f56:	e00b      	b.n	8005f70 <SEGGER_SYSVIEW_Warn+0x4c>
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	1c59      	adds	r1, r3, #1
 8005f60:	6279      	str	r1, [r7, #36]	; 0x24
 8005f62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	701a      	strb	r2, [r3, #0]
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	09db      	lsrs	r3, r3, #7
 8005f6e:	623b      	str	r3, [r7, #32]
 8005f70:	6a3b      	ldr	r3, [r7, #32]
 8005f72:	2b7f      	cmp	r3, #127	; 0x7f
 8005f74:	d8f0      	bhi.n	8005f58 <SEGGER_SYSVIEW_Warn+0x34>
 8005f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	627a      	str	r2, [r7, #36]	; 0x24
 8005f7c:	6a3a      	ldr	r2, [r7, #32]
 8005f7e:	b2d2      	uxtb	r2, r2
 8005f80:	701a      	strb	r2, [r3, #0]
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	61bb      	str	r3, [r7, #24]
 8005f8e:	e00b      	b.n	8005fa8 <SEGGER_SYSVIEW_Warn+0x84>
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	1c59      	adds	r1, r3, #1
 8005f98:	61f9      	str	r1, [r7, #28]
 8005f9a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f9e:	b2d2      	uxtb	r2, r2
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	09db      	lsrs	r3, r3, #7
 8005fa6:	61bb      	str	r3, [r7, #24]
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	2b7f      	cmp	r3, #127	; 0x7f
 8005fac:	d8f0      	bhi.n	8005f90 <SEGGER_SYSVIEW_Warn+0x6c>
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	61fa      	str	r2, [r7, #28]
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	b2d2      	uxtb	r2, r2
 8005fb8:	701a      	strb	r2, [r3, #0]
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005fbe:	221a      	movs	r2, #26
 8005fc0:	68f9      	ldr	r1, [r7, #12]
 8005fc2:	6938      	ldr	r0, [r7, #16]
 8005fc4:	f7fe ffc0 	bl	8004f48 <_SendPacket>
  RECORD_END();
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f383 8811 	msr	BASEPRI, r3
}
 8005fce:	bf00      	nop
 8005fd0:	3728      	adds	r7, #40	; 0x28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200133b0 	.word	0x200133b0

08005fdc <__libc_init_array>:
 8005fdc:	b570      	push	{r4, r5, r6, lr}
 8005fde:	4d0d      	ldr	r5, [pc, #52]	; (8006014 <__libc_init_array+0x38>)
 8005fe0:	4c0d      	ldr	r4, [pc, #52]	; (8006018 <__libc_init_array+0x3c>)
 8005fe2:	1b64      	subs	r4, r4, r5
 8005fe4:	10a4      	asrs	r4, r4, #2
 8005fe6:	2600      	movs	r6, #0
 8005fe8:	42a6      	cmp	r6, r4
 8005fea:	d109      	bne.n	8006000 <__libc_init_array+0x24>
 8005fec:	4d0b      	ldr	r5, [pc, #44]	; (800601c <__libc_init_array+0x40>)
 8005fee:	4c0c      	ldr	r4, [pc, #48]	; (8006020 <__libc_init_array+0x44>)
 8005ff0:	f000 f83e 	bl	8006070 <_init>
 8005ff4:	1b64      	subs	r4, r4, r5
 8005ff6:	10a4      	asrs	r4, r4, #2
 8005ff8:	2600      	movs	r6, #0
 8005ffa:	42a6      	cmp	r6, r4
 8005ffc:	d105      	bne.n	800600a <__libc_init_array+0x2e>
 8005ffe:	bd70      	pop	{r4, r5, r6, pc}
 8006000:	f855 3b04 	ldr.w	r3, [r5], #4
 8006004:	4798      	blx	r3
 8006006:	3601      	adds	r6, #1
 8006008:	e7ee      	b.n	8005fe8 <__libc_init_array+0xc>
 800600a:	f855 3b04 	ldr.w	r3, [r5], #4
 800600e:	4798      	blx	r3
 8006010:	3601      	adds	r6, #1
 8006012:	e7f2      	b.n	8005ffa <__libc_init_array+0x1e>
 8006014:	0800616c 	.word	0x0800616c
 8006018:	0800616c 	.word	0x0800616c
 800601c:	0800616c 	.word	0x0800616c
 8006020:	08006170 	.word	0x08006170

08006024 <memcmp>:
 8006024:	b510      	push	{r4, lr}
 8006026:	3901      	subs	r1, #1
 8006028:	4402      	add	r2, r0
 800602a:	4290      	cmp	r0, r2
 800602c:	d101      	bne.n	8006032 <memcmp+0xe>
 800602e:	2000      	movs	r0, #0
 8006030:	e005      	b.n	800603e <memcmp+0x1a>
 8006032:	7803      	ldrb	r3, [r0, #0]
 8006034:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006038:	42a3      	cmp	r3, r4
 800603a:	d001      	beq.n	8006040 <memcmp+0x1c>
 800603c:	1b18      	subs	r0, r3, r4
 800603e:	bd10      	pop	{r4, pc}
 8006040:	3001      	adds	r0, #1
 8006042:	e7f2      	b.n	800602a <memcmp+0x6>

08006044 <memcpy>:
 8006044:	440a      	add	r2, r1
 8006046:	4291      	cmp	r1, r2
 8006048:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800604c:	d100      	bne.n	8006050 <memcpy+0xc>
 800604e:	4770      	bx	lr
 8006050:	b510      	push	{r4, lr}
 8006052:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006056:	f803 4f01 	strb.w	r4, [r3, #1]!
 800605a:	4291      	cmp	r1, r2
 800605c:	d1f9      	bne.n	8006052 <memcpy+0xe>
 800605e:	bd10      	pop	{r4, pc}

08006060 <memset>:
 8006060:	4402      	add	r2, r0
 8006062:	4603      	mov	r3, r0
 8006064:	4293      	cmp	r3, r2
 8006066:	d100      	bne.n	800606a <memset+0xa>
 8006068:	4770      	bx	lr
 800606a:	f803 1b01 	strb.w	r1, [r3], #1
 800606e:	e7f9      	b.n	8006064 <memset+0x4>

08006070 <_init>:
 8006070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006072:	bf00      	nop
 8006074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006076:	bc08      	pop	{r3}
 8006078:	469e      	mov	lr, r3
 800607a:	4770      	bx	lr

0800607c <_fini>:
 800607c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800607e:	bf00      	nop
 8006080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006082:	bc08      	pop	{r3}
 8006084:	469e      	mov	lr, r3
 8006086:	4770      	bx	lr
