 # ğŸš€ UVM Practice Project â€” Comprehensive Testbench

Welcome to my UVM (Universal Verification Methodology) practice repository!  
This project is a hands-on implementation that covers most of the core concepts used in a professional UVM testbench ğŸ§ âœ¨

## ğŸ§¾ Overview

This repo contains a fully functional UVM environment that demonstrates:

- ğŸ§± **Transaction-Level Modeling (TLM):** Blocking & Non-Blocking Put
- ğŸ§° **Factory Overrides:** Both Type & Instance
- âš™ï¸ **UVM Config DB usage:** Flexible parameter passing
- ğŸ•µï¸ **Object-Oriented Testbench Architecture**
- ğŸ§­ **Reporting Mechanism:** Verbosity levels, severity & actions
- ğŸ§  **UVM Field Utility Macros:** Automation of standard methods
- ğŸ§ª **Complete UVM Test Environment**

## ğŸ§± Project Structure

```
uvm-practice/
â”œâ”€â”€ obj_class.sv          # ğŸ§¾ Transaction class (with field macros)
â”œâ”€â”€ component_a.sv        # ğŸš€ TLM initiator (sender)
â”œâ”€â”€ component_b.sv        # ğŸ›¡ï¸ TLM receiver (responder)
â”œâ”€â”€ env.sv                # ğŸŒ¿ UVM environment connecting components
â”œâ”€â”€ test.sv               # ğŸ§ª Test class with factory override & config db
â”œâ”€â”€ top_tb.sv             # ğŸ Top-level testbench
â”œâ”€â”€ Makefile / run.do     # ğŸ§° Simulation script 
â””â”€â”€ README.md             # ğŸ“– You're here!
```

## ğŸ§ª Implemented Concepts (Highlights)

### ğŸ§¾ 1. Object Class

- Defined a transaction class using `uvm_object`.
- Added fields using:
  ```systemverilog
  `uvm_object_utils_begin()
    `uvm_field_int(addr, UVM_ALL_ON)
    `uvm_field_int(data, UVM_ALL_ON)
  `uvm_object_utils_end
  ```
- Used for TLM data transfer.

### ğŸš€ 2. UVM TLM â€“ Blocking & Nonblocking

- **Blocking put (`put()`)**: Sender waits until receiver accepts the transaction.
- **Nonblocking put (`try_put()`, `can_put()`)**: Sender attempts and retries if not ready.
- Demonstrates real hardware-style handshaking ğŸ§ 

### ğŸ§­ 3. Reporting Mechanism

- Controlled verbosity using `+UVM_VERBOSITY`.
- Used `uvm_info`, `uvm_warning`, `uvm_error`, and `uvm_fatal`.
- Explored `set_report_severity_action()` to downgrade or redirect messages.

### ğŸ§° 4. Factory Override

- Implemented:
  - âœ… Type Override
  - âœ… Instance Override
- Dynamically replace components/objects at runtime:
  ```systemverilog
  factory.set_type_override_by_type(typeA::get_type(), typeB::get_type());
  ```

### âš™ï¸ 5. UVM Config DB

- Used to pass configuration parameters cleanly:
  ```systemverilog
  uvm_config_db#(int)::set(this, "*", "num_tx", 5);
  ```
- Promotes decoupled and reusable component design.

### ğŸ§  6. Field Utility Macros

- Reduced boilerplate using `uvm_field_*` macros.
- Automated `do_copy`, `do_compare`, and `do_print` methods.
- Makes transactions lightweight and clean.

### ğŸŒ¿ 7. Complete UVM Testbench Architecture

- âœ… Transaction class
- âœ… Initiator (Component A)
- âœ… Receiver (Component B)
- âœ… Environment (`env`)
- âœ… Test class with factory override
- âœ… Top-level TB file

> ğŸ“Œ This structure reflects real-world UVM project flow â€” making it ideal for both practice and interview prep ğŸ’¼  
> âœ… Works with QuestaSim / ModelSim (UVM precompiled).

## ğŸŒŸ Why This Project is Special

- ğŸ§  Covers multiple core UVM features in one place.
- ğŸ“š Clean & modular code structure.
- ğŸ§ª Great for interview preparation and concept revision.
- ğŸ’¡ Easily extendable to sequences, drivers, monitors, and scoreboards.

## ğŸ“¬ Future Enhancements (Coming Soon ğŸš§)

- âœ… Add sequence & sequencer
- ğŸ§ª Add scoreboard for functional checking
- ğŸ“Š Integrate coverage collection
- ğŸ”„ Add virtual interfaces and config flow

---

**Feel free to fork or star if you find this useful! Contributions and suggestions are welcome.**
