# Architecture
Reimagining CPU Architecture from the Outside: Pursuing the 5M-strat through unconventional logic design.

ğŸ›ï¸ My 5 Core Philosophy: 5M-strat
All architectural designs in this repository are optimized based on the "5M-strat" to achieve the perfect balance between engineering efficiency and user experience.

ğŸ“‰ Minimum (For efficiency)
1. **Minimum Clock**: Prioritizing logic optimization over high clock speeds to ensure stability, compensated by high IPC and optimizations.
2. **Minimum Power**: Drastically reducing power consumption for sustainable mobile environments.
3. **Minimum Area**: Optimizing die size to improve production costs, leakage current and yield rates.

ğŸ“ˆ Maximum (For value)  
4. **Maximum Performance**: Delivering peak computational power relative to area and power constraints.  
5. **Maximum UX**: Focusing on real-world responsiveness and smoothness that users actually feel.

ğŸ›ï¸ í•µì‹¬ ì² í•™ 5ê°€ì§€: 5ìµœ ì² í•™
ëª¨ë“  ì œ ì•„í‚¤í…ì²˜ ì„¤ê³„ëŠ” '5ìµœ ì² í•™'ì„ ê¸°ì¤€ìœ¼ë¡œ ì„¤ê³„ë˜ê³  ìµœì í™”ë©ë‹ˆë‹¤.

ğŸ“‰ ìµœì†Œí™” (íš¨ìœ¨ì„ ìœ„í•œ ìµœì†Œí™”)
1. **ìµœì†Œí´ëŸ­**: ë¶ˆí•„ìš”í•œ ê³ í´ëŸ­ì„ ì§€ì–‘í•˜ê³  ê³  IPC/ìµœì í™”ë¡œ ëŒ€ì²´
2. **ìµœì†Œì „ë ¥**: ì „ë ¥ íš¨ìœ¨ì„ ê·¹ëŒ€í™”í•˜ì—¬ ëª¨ë°”ì¼ í™˜ê²½ì— ìµœì í™”
3. **ìµœì†Œë©´ì **: ì¹© ë©´ì ì„ ìµœì†Œí™”í•˜ì—¬ ìƒì‚° ë‹¨ê°€, ëˆ„ì„¤ ì „ë¥˜ ë° ìˆ˜ìœ¨ ê°œì„ 

ğŸ“ˆ ìµœëŒ€í™” (ì„±ëŠ¥ì„ ìœ„í•œ ìµœëŒ€í™”)  
4. **ìµœëŒ€ì„±ëŠ¥**: ë™ì¼ ë©´ì /ì „ë ¥ ëŒ€ë¹„ ìµœìƒì˜ ì—°ì‚° ì„±ëŠ¥ ë„ì¶œ  
5. **ìµœëŒ€UX**: ì‹¤ì œ ì‚¬ìš©ìê°€ ì²´ê°í•˜ëŠ” ë°˜ì‘ ì†ë„ì™€ ë¶€ë“œëŸ¬ì›€ ìµœìš°ì„ 

