$date
	Sun Oct 23 08:28:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#941080
b11100 !
1"
#941082
b11100 &
b11100 %
1$
#941083
0"
#941086
b1110 &
b1110 %
#941090
b111 &
b111 %
#941094
b10110 &
b10110 %
#941098
b1011 &
b1011 %
#941102
b100010 &
b100010 %
#941106
b10001 &
b10001 %
#941110
b110100 &
b110100 %
#941114
b11010 &
b11010 %
#941118
b1101 &
b1101 %
#941122
b101000 &
b101000 %
#941126
b10100 &
b10100 %
#941130
b1010 &
b1010 %
#941134
b101 &
b101 %
#941138
b10000 &
b10000 %
#941142
b1000 &
b1000 %
#941146
b100 &
b100 %
#941150
b10 &
b10 %
#941154
b1 &
b1 %
1#
#941158
b0 &
0#
b0 %
0$
#1981657
b1101 !
1"
#1981658
b1101 &
b1101 %
1$
#1981659
0"
#1981662
b101000 &
b101000 %
#1981666
b10100 &
b10100 %
#1981670
b1010 &
b1010 %
#1981674
b101 &
b101 %
#1981678
b10000 &
b10000 %
#1981682
b1000 &
b1000 %
#1981686
b100 &
b100 %
#1981690
b10 &
b10 %
#1981694
b1 &
1#
b1 %
#1981698
b0 &
b0 %
0#
0$
#2908286
b100 &
b100 %
1$
b100 !
1"
#2908287
0"
#2908290
b10 &
b10 %
#2908294
b1 &
1#
b1 %
#2908298
b0 &
b0 %
0#
0$
#4500012
