{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658569743275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658569743275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 23 02:49:03 2022 " "Processing started: Sat Jul 23 02:49:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658569743275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658569743275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JB6502ATF1508PLCC -c JB6502ATF1508PLCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off JB6502ATF1508PLCC -c JB6502ATF1508PLCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658569743275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1658569743586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "JB6502ATF1508PLCC.v(78) " "Verilog HDL information at JB6502ATF1508PLCC.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "JB6502ATF1508PLCC.v" "" { Text "D:/_Dev/X16/JBX16/CPLD/JB6502ATF1508PLCC/JB6502ATF1508PLCC.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1658569743617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jb6502atf1508plcc.v 1 1 " "Found 1 design units, including 1 entities, in source file jb6502atf1508plcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 JB6502ATF1508PLCC " "Found entity 1: JB6502ATF1508PLCC" {  } { { "JB6502ATF1508PLCC.v" "" { Text "D:/_Dev/X16/JBX16/CPLD/JB6502ATF1508PLCC/JB6502ATF1508PLCC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658569743618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658569743618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JB6502ATF1508PLCC " "Elaborating entity \"JB6502ATF1508PLCC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1658569743642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 JB6502ATF1508PLCC.v(80) " "Verilog HDL assignment warning at JB6502ATF1508PLCC.v(80): truncated value with size 32 to match size of target (1)" {  } { { "JB6502ATF1508PLCC.v" "" { Text "D:/_Dev/X16/JBX16/CPLD/JB6502ATF1508PLCC/JB6502ATF1508PLCC.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658569743643 "|JB6502ATF1508PLCC"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "v1En datDD " "Converted the fan-out from the tri-state buffer \"v1En\" to the node \"datDD\" into an OR gate" {  } { { "JB6502ATF1508PLCC.v" "" { Text "D:/_Dev/X16/JBX16/CPLD/JB6502ATF1508PLCC/JB6502ATF1508PLCC.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1658569743700 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1658569743700 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1658569743726 ""} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_OE" "oe " "Promoted output enable signal driven by pin \"oe\" to global output enable signal" {  } {  } 0 280016 "Promoted output enable signal driven by pin \"%1!s!\" to global output enable signal" 0 0 "Quartus II" 0 -1 1658569743726 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1658569743726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1658569743804 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1658569743804 ""} { "Info" "ICUT_CUT_TM_MCELLS" "42 " "Implemented 42 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1658569743804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1658569743804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_Dev/X16/JBX16/CPLD/JB6502ATF1508PLCC/output_files/JB6502ATF1508PLCC.map.smsg " "Generated suppressed messages file D:/_Dev/X16/JBX16/CPLD/JB6502ATF1508PLCC/output_files/JB6502ATF1508PLCC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1658569743833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658569743846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 23 02:49:03 2022 " "Processing ended: Sat Jul 23 02:49:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658569743846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658569743846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658569743846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658569743846 ""}
