 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Tue Mar  8 12:32:29 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U1/Q (AND2X1)                    0.40       1.59 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.59 r
  FA3/U2/ZN (INVX0)                        0.10       1.69 f
  FA3/U1/QN (NAND2X0)                      0.10       1.79 r
  FA3/Cout (FullAdder_0)                   0.00       1.79 r
  COUT (out)                               0.00       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.71


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U1/Q (AND2X1)                    0.39       1.57 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 f
  FA3/U2/ZN (INVX0)                        0.10       1.67 r
  FA3/U1/QN (NAND2X0)                      0.11       1.79 f
  FA3/Cout (FullAdder_0)                   0.00       1.79 f
  COUT (out)                               0.00       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.71


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U2/Q (XOR2X1)                    0.59       1.77 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.77 r
  FA3/S (FullAdder_0)                      0.00       1.77 r
  SUM[3] (out)                             0.00       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.69


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U1/Q (AND2X1)                    0.40       1.56 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.56 r
  FA3/U2/ZN (INVX0)                        0.10       1.66 f
  FA3/U1/QN (NAND2X0)                      0.10       1.76 r
  FA3/Cout (FullAdder_0)                   0.00       1.76 r
  COUT (out)                               0.00       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.68


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.76 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 f
  FA3/S (FullAdder_0)                      0.00       1.76 f
  SUM[3] (out)                             0.00       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.68


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.57       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U1/Q (AND2X1)                    0.39       1.54 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.54 f
  FA3/U2/ZN (INVX0)                        0.10       1.64 r
  FA3/U1/QN (NAND2X0)                      0.11       1.75 f
  FA3/Cout (FullAdder_0)                   0.00       1.75 f
  COUT (out)                               0.00       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.67


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.57       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U2/Q (XOR2X1)                    0.59       1.73 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.73 r
  FA3/S (FullAdder_0)                      0.00       1.73 r
  SUM[3] (out)                             0.00       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.65


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.73 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.73 f
  FA3/S (FullAdder_0)                      0.00       1.73 f
  SUM[3] (out)                             0.00       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.65


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.53       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U1/Q (AND2X1)                    0.39       1.51 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.51 f
  FA3/U2/ZN (INVX0)                        0.10       1.60 r
  FA3/U1/QN (NAND2X0)                      0.11       1.72 f
  FA3/Cout (FullAdder_0)                   0.00       1.72 f
  COUT (out)                               0.00       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.54       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U1/Q (AND2X1)                    0.39       1.50 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.50 f
  FA3/U2/ZN (INVX0)                        0.10       1.60 r
  FA3/U1/QN (NAND2X0)                      0.11       1.71 f
  FA3/Cout (FullAdder_0)                   0.00       1.71 f
  COUT (out)                               0.00       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.53       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.59       1.70 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.70 r
  FA3/S (FullAdder_0)                      0.00       1.70 r
  SUM[3] (out)                             0.00       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.62


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.69 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.69 f
  FA0/S (FullAdder_3)                      0.00       1.69 f
  SUM[0] (out)                             0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.69 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.69 f
  FA1/S (FullAdder_2)                      0.00       1.69 f
  SUM[1] (out)                             0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.69 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.69 f
  FA2/S (FullAdder_1)                      0.00       1.69 f
  SUM[2] (out)                             0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.54       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.59       1.69 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.69 r
  FA3/S (FullAdder_0)                      0.00       1.69 r
  SUM[3] (out)                             0.00       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U3/Q (XOR2X1)                    0.55       1.69 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.69 r
  FA0/S (FullAdder_3)                      0.00       1.69 r
  SUM[0] (out)                             0.00       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.55       1.69 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.69 r
  FA1/S (FullAdder_2)                      0.00       1.69 r
  SUM[1] (out)                             0.00       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XOR2X1)                    0.55       1.69 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.69 r
  FA2/S (FullAdder_1)                      0.00       1.69 r
  SUM[2] (out)                             0.00       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.69 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.69 f
  FA0/S (FullAdder_3)                      0.00       1.69 f
  SUM[0] (out)                             0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.69 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.69 f
  FA1/S (FullAdder_2)                      0.00       1.69 f
  SUM[1] (out)                             0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.69 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.69 f
  FA2/S (FullAdder_1)                      0.00       1.69 f
  SUM[2] (out)                             0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U1/Q (AND2X1)                    0.39       1.47 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.47 f
  FA3/U2/ZN (INVX0)                        0.10       1.57 r
  FA3/U1/QN (NAND2X0)                      0.11       1.69 f
  FA3/Cout (FullAdder_0)                   0.00       1.69 f
  COUT (out)                               0.00       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U3/Q (XOR2X1)                    0.55       1.68 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.68 r
  FA0/S (FullAdder_3)                      0.00       1.68 r
  SUM[0] (out)                             0.00       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.60


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U3/Q (XOR2X1)                    0.55       1.68 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.68 r
  FA1/S (FullAdder_2)                      0.00       1.68 r
  SUM[1] (out)                             0.00       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.60


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 f
  FA2/HA2/U3/Q (XOR2X1)                    0.55       1.68 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.68 r
  FA2/S (FullAdder_1)                      0.00       1.68 r
  SUM[2] (out)                             0.00       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.60


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U1/Q (AND2X1)                    0.39       1.47 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.47 f
  FA3/U2/ZN (INVX0)                        0.10       1.57 r
  FA3/U1/QN (NAND2X0)                      0.11       1.68 f
  FA3/Cout (FullAdder_0)                   0.00       1.68 f
  COUT (out)                               0.00       1.68 f
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.60


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.68 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.68 f
  FA3/S (FullAdder_0)                      0.00       1.68 f
  SUM[3] (out)                             0.00       1.68 f
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.60


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U1/Q (AND2X1)                    0.40       1.47 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.47 r
  FA3/U2/ZN (INVX0)                        0.10       1.58 f
  FA3/U1/QN (NAND2X0)                      0.10       1.67 r
  FA3/Cout (FullAdder_0)                   0.00       1.67 r
  COUT (out)                               0.00       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.59


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.67 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 f
  FA3/S (FullAdder_0)                      0.00       1.67 f
  SUM[3] (out)                             0.00       1.67 f
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.59


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U1/Q (AND2X1)                    0.40       1.47 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.47 r
  FA3/U2/ZN (INVX0)                        0.10       1.57 f
  FA3/U1/QN (NAND2X0)                      0.10       1.67 r
  FA3/Cout (FullAdder_0)                   0.00       1.67 r
  COUT (out)                               0.00       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.59


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.59       1.67 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 r
  FA3/S (FullAdder_0)                      0.00       1.67 r
  SUM[3] (out)                             0.00       1.67 r
  data arrival time                                   1.67

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.59


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.59       1.66 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.66 r
  FA3/S (FullAdder_0)                      0.00       1.66 r
  SUM[3] (out)                             0.00       1.66 r
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.58


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.00       1.65 r
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.57


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.61       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.00       1.65 r
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.57


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.64 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 f
  FA3/S (FullAdder_0)                      0.00       1.64 f
  SUM[3] (out)                             0.00       1.64 f
  data arrival time                                   1.64

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.56


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.64 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 f
  FA3/S (FullAdder_0)                      0.00       1.64 f
  SUM[3] (out)                             0.00       1.64 f
  data arrival time                                   1.64

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.56


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.64 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 f
  FA3/S (FullAdder_0)                      0.00       1.64 f
  SUM[3] (out)                             0.00       1.64 f
  data arrival time                                   1.64

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.56


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.57       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.63 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.63 f
  FA3/S (FullAdder_0)                      0.00       1.63 f
  SUM[3] (out)                             0.00       1.63 f
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.03 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.03 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.03 r
  FA3/HA2/U1/Q (AND2X1)                    0.40       1.43 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.43 r
  FA3/U2/ZN (INVX0)                        0.10       1.53 f
  FA3/U1/QN (NAND2X0)                      0.10       1.63 r
  FA3/Cout (FullAdder_0)                   0.00       1.63 r
  COUT (out)                               0.00       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Q (XOR2X1)                    0.55       1.63 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.63 r
  FA0/S (FullAdder_3)                      0.00       1.63 r
  SUM[0] (out)                             0.00       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U3/Q (XOR2X1)                    0.55       1.63 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 r
  FA1/S (FullAdder_2)                      0.00       1.63 r
  SUM[1] (out)                             0.00       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.08 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.08 f
  FA2/HA2/U3/Q (XOR2X1)                    0.55       1.63 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.63 r
  FA2/S (FullAdder_1)                      0.00       1.63 r
  SUM[2] (out)                             0.00       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.63 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.63 f
  FA0/S (FullAdder_3)                      0.00       1.63 f
  SUM[0] (out)                             0.00       1.63 f
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.63 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 f
  FA1/S (FullAdder_2)                      0.00       1.63 f
  SUM[1] (out)                             0.00       1.63 f
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.63 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.63 f
  FA2/S (FullAdder_1)                      0.00       1.63 f
  SUM[2] (out)                             0.00       1.63 f
  data arrival time                                   1.63

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.02 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.02 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.02 r
  FA3/HA2/U1/Q (AND2X1)                    0.40       1.42 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.42 r
  FA3/U2/ZN (INVX0)                        0.10       1.53 f
  FA3/U1/QN (NAND2X0)                      0.10       1.62 r
  FA3/Cout (FullAdder_0)                   0.00       1.62 r
  COUT (out)                               0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.62 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.62 r
  FA3/S (FullAdder_0)                      0.00       1.62 r
  SUM[3] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.62 r
  FA0/S (FullAdder_3)                      0.00       1.62 r
  SUM[0] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.62 r
  FA1/S (FullAdder_2)                      0.00       1.62 r
  SUM[1] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.62 r
  FA2/S (FullAdder_1)                      0.00       1.62 r
  SUM[2] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.62 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.62 f
  FA0/S (FullAdder_3)                      0.00       1.62 f
  SUM[0] (out)                             0.00       1.62 f
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.62 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.62 f
  FA1/S (FullAdder_2)                      0.00       1.62 f
  SUM[1] (out)                             0.00       1.62 f
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.62 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.62 f
  FA2/S (FullAdder_1)                      0.00       1.62 f
  SUM[2] (out)                             0.00       1.62 f
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.62 r
  FA0/S (FullAdder_3)                      0.00       1.62 r
  SUM[0] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.62 r
  FA1/S (FullAdder_2)                      0.00       1.62 r
  SUM[1] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.62 r
  FA2/S (FullAdder_1)                      0.00       1.62 r
  SUM[2] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.62 r
  FA0/S (FullAdder_3)                      0.00       1.62 r
  SUM[0] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.62 r
  FA1/S (FullAdder_2)                      0.00       1.62 r
  SUM[1] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.55       1.62 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.62 r
  FA2/S (FullAdder_1)                      0.00       1.62 r
  SUM[2] (out)                             0.00       1.62 r
  data arrival time                                   1.62

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.57       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.61 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.61 r
  FA3/S (FullAdder_0)                      0.00       1.61 r
  SUM[3] (out)                             0.00       1.61 r
  data arrival time                                   1.61

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.53


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.60 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.60 f
  FA0/S (FullAdder_3)                      0.00       1.60 f
  SUM[0] (out)                             0.00       1.60 f
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.60 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.60 f
  FA1/S (FullAdder_2)                      0.00       1.60 f
  SUM[1] (out)                             0.00       1.60 f
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.60 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.60 f
  FA2/S (FullAdder_1)                      0.00       1.60 f
  SUM[2] (out)                             0.00       1.60 f
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.53       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.60 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.60 f
  FA3/S (FullAdder_0)                      0.00       1.60 f
  SUM[3] (out)                             0.00       1.60 f
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.03 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.03 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.03 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.60 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.60 f
  FA3/S (FullAdder_0)                      0.00       1.60 f
  SUM[3] (out)                             0.00       1.60 f
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.54       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.60 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.60 f
  FA3/S (FullAdder_0)                      0.00       1.60 f
  SUM[3] (out)                             0.00       1.60 f
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.60 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.60 r
  FA0/S (FullAdder_3)                      0.00       1.60 r
  SUM[0] (out)                             0.00       1.60 r
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.60 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.60 r
  FA1/S (FullAdder_2)                      0.00       1.60 r
  SUM[1] (out)                             0.00       1.60 r
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.60 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.60 r
  FA2/S (FullAdder_1)                      0.00       1.60 r
  SUM[2] (out)                             0.00       1.60 r
  data arrival time                                   1.60

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.59 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.59 f
  FA0/S (FullAdder_3)                      0.00       1.59 f
  SUM[0] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.59 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.59 f
  FA1/S (FullAdder_2)                      0.00       1.59 f
  SUM[1] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.59 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.59 f
  FA2/S (FullAdder_1)                      0.00       1.59 f
  SUM[2] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.02 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.02 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.02 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.59 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.59 f
  FA3/S (FullAdder_0)                      0.00       1.59 f
  SUM[3] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.59 r
  FA0/S (FullAdder_3)                      0.00       1.59 r
  SUM[0] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.59 r
  FA1/S (FullAdder_2)                      0.00       1.59 r
  SUM[1] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.59 r
  FA2/S (FullAdder_1)                      0.00       1.59 r
  SUM[2] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.53       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.58 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.58 r
  FA3/S (FullAdder_0)                      0.00       1.58 r
  SUM[3] (out)                             0.00       1.58 r
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.50


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.58 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.58 f
  FA0/S (FullAdder_3)                      0.00       1.58 f
  SUM[0] (out)                             0.00       1.58 f
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.50


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.05 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.05 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.58 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.58 f
  FA1/S (FullAdder_2)                      0.00       1.58 f
  SUM[1] (out)                             0.00       1.58 f
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.50


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.05 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.05 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.58 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.58 f
  FA2/S (FullAdder_1)                      0.00       1.58 f
  SUM[2] (out)                             0.00       1.58 f
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.50


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.54       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.57 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.57 r
  FA3/S (FullAdder_0)                      0.00       1.57 r
  SUM[3] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 f
  FA0/S (FullAdder_3)                      0.00       1.57 f
  SUM[0] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 f
  FA1/S (FullAdder_2)                      0.00       1.57 f
  SUM[1] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 f
  FA2/S (FullAdder_1)                      0.00       1.57 f
  SUM[2] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.57 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 r
  FA0/S (FullAdder_3)                      0.00       1.57 r
  SUM[0] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.57 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 r
  FA1/S (FullAdder_2)                      0.00       1.57 r
  SUM[1] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.57 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 r
  FA2/S (FullAdder_1)                      0.00       1.57 r
  SUM[2] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 f
  FA0/S (FullAdder_3)                      0.00       1.57 f
  SUM[0] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 f
  FA1/S (FullAdder_2)                      0.00       1.57 f
  SUM[1] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 f
  FA2/S (FullAdder_1)                      0.00       1.57 f
  SUM[2] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.57 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.57 f
  FA3/S (FullAdder_0)                      0.00       1.57 f
  SUM[3] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 f
  FA0/S (FullAdder_3)                      0.00       1.57 f
  SUM[0] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 f
  FA1/S (FullAdder_2)                      0.00       1.57 f
  SUM[1] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.03 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.03 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 f
  FA2/S (FullAdder_1)                      0.00       1.57 f
  SUM[2] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.49


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.56 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.56 f
  FA3/S (FullAdder_0)                      0.00       1.56 f
  SUM[3] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.56 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.56 r
  FA0/S (FullAdder_3)                      0.00       1.56 r
  SUM[0] (out)                             0.00       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.56 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.56 r
  FA1/S (FullAdder_2)                      0.00       1.56 r
  SUM[1] (out)                             0.00       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.56 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.56 r
  FA2/S (FullAdder_1)                      0.00       1.56 r
  SUM[2] (out)                             0.00       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.56 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.56 f
  FA3/S (FullAdder_0)                      0.00       1.56 f
  SUM[3] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.55 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.55 f
  FA3/S (FullAdder_0)                      0.00       1.55 f
  SUM[3] (out)                             0.00       1.55 f
  data arrival time                                   1.55

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                       -0.30       0.08
  output external delay                    0.00       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.47


1
