    
   !3=!  {  %x(%.g" I$:00



	




decl+are <2 x i64> @llvm.ppc.ativec.7pkdxde(<2 x i6$>, <2 x i64>) nounwind reqdnone
declare <2 x i64> @llvm.ppc.a

ltivec.vsld(<2 x;   	      !30!0g0""00= !{%i4* * null}  



target ;   

define <8 x i64







!named > 
@test_mask_mullo_epi6= !{!0, !1, !2}
!0= !DIBasicType(name: 4_rr_512(<8 x i64> %":nt"a, <8 x i64>  % 