{"vcs1":{"timestamp_begin":1728836169.262295193, "rt":10.86, "ut":9.49, "st":0.74}}
{"vcselab":{"timestamp_begin":1728836180.216943798, "rt":3.17, "ut":1.50, "st":0.13}}
{"link":{"timestamp_begin":1728836183.477233919, "rt":0.55, "ut":0.44, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728836168.553017901}
{"VCS_COMP_START_TIME": 1728836168.553017901}
{"VCS_COMP_END_TIME": 1728836301.220979082}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 479532}}
{"stitch_vcselab": {"peak_mem": 287864}}
