ISim log file
Running: D:\FPGA\1614\evm_6678\spi_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/FPGA/1614/evm_6678/spi_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 188846 us : File "D:/FPGA/1614/evm_6678/src/tb/spi_tb.v" Line 53
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 126671700 ns : File "D:/FPGA/1614/evm_6678/src/tb/spi_tb.v" Line 53
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 121095300 ns : File "D:/FPGA/1614/evm_6678/src/clock_spi2x.v" Line 217
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 211730500 ns : File "D:/FPGA/1614/evm_6678/src/clock_spi2x.v" Line 172
