<profile>

<section name = "Vitis HLS Report for 'example'" level="0">
<item name = "Date">Sun Nov 10 10:59:01 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Greyscale</item>
<item name = "Solution">Assignment2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.483 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1005, 1005, 10.050 us, 10.050 us, 1006, 1006, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_1">1003, 1003, 5, 1, 1, 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 58, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 65, -</column>
<column name="Register">-, -, 424, 192, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_CPU_s_axi_U">AXI_CPU_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_9ns_8ns_12ns_21_4_1_U1">am_addmul_9ns_8ns_12ns_21_4_1, (i0 + i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_223_p2">+, 0, 0, 16, 9, 9</column>
<column name="i_1_fu_151_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_fu_157_p2">icmp, 0, 0, 11, 10, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="i_reg_140">9, 2, 10, 20</column>
<column name="inStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outStream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="i_reg_140">10, 0, 10, 0</column>
<column name="icmp_ln15_reg_269">1, 0, 1, 0</column>
<column name="valOut_dest_V_reg_293">6, 0, 6, 0</column>
<column name="valOut_id_V_reg_288">5, 0, 5, 0</column>
<column name="valOut_keep_V_reg_273">4, 0, 4, 0</column>
<column name="valOut_strb_V_reg_278">4, 0, 4, 0</column>
<column name="valOut_user_V_reg_283">2, 0, 2, 0</column>
<column name="icmp_ln15_reg_269">64, 32, 1, 0</column>
<column name="valOut_dest_V_reg_293">64, 32, 6, 0</column>
<column name="valOut_id_V_reg_288">64, 32, 5, 0</column>
<column name="valOut_keep_V_reg_273">64, 32, 4, 0</column>
<column name="valOut_strb_V_reg_278">64, 32, 4, 0</column>
<column name="valOut_user_V_reg_283">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_CPU_AWVALID">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_AWREADY">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_AWADDR">in, 4, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WVALID">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WREADY">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WDATA">in, 32, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WSTRB">in, 4, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_ARVALID">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_ARREADY">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_ARADDR">in, 4, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RVALID">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RREADY">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RDATA">out, 32, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RRESP">out, 2, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_BVALID">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_BREADY">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_BRESP">out, 2, s_axi, AXI_CPU, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, example, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, example, return value</column>
<column name="inStream_TDATA">in, 32, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TVALID">in, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TDEST">in, 6, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TKEEP">in, 4, axis, inStream_V_keep_V, pointer</column>
<column name="inStream_TSTRB">in, 4, axis, inStream_V_strb_V, pointer</column>
<column name="inStream_TUSER">in, 2, axis, inStream_V_user_V, pointer</column>
<column name="inStream_TLAST">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TID">in, 5, axis, inStream_V_id_V, pointer</column>
<column name="outStream_TDATA">out, 32, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TDEST">out, 6, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TKEEP">out, 4, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 4, axis, outStream_V_strb_V, pointer</column>
<column name="outStream_TUSER">out, 2, axis, outStream_V_user_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TID">out, 5, axis, outStream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
