<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_32a7e98d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d')">rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.79</td>
<td class="s6 cl rt"><a href="mod533.html#Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33085"  onclick="showContent('inst_tag_33085')">config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33085_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33085_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33085_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33085_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33086"  onclick="showContent('inst_tag_33086')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33086_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33086_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33086_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33086_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33087"  onclick="showContent('inst_tag_33087')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33087_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33087_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33087_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33087_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33090"  onclick="showContent('inst_tag_33090')">config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33090_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33090_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33090_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33090_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33083"  onclick="showContent('inst_tag_33083')">config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33083_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33083_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33083_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33083_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33084"  onclick="showContent('inst_tag_33084')">config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33084_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33084_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33084_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33084_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33088"  onclick="showContent('inst_tag_33088')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></td>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33088_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33088_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33088_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33088_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod533.html#inst_tag_33089"  onclick="showContent('inst_tag_33089')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></td>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33089_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33089_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33089_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33089_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_33085'>
<hr>
<a name="inst_tag_33085"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_33085" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33085_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33085_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33085_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33085_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.56</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2554" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_1.html#inst_tag_240389" id="tag_urg_inst_240389">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33086'>
<hr>
<a name="inst_tag_33086"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_33086" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33086_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33086_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33086_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33086_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.56</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1933.html#inst_tag_176077" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_1.html#inst_tag_240409" id="tag_urg_inst_240409">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33087'>
<hr>
<a name="inst_tag_33087"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_33087" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33087_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33087_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33087_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33087_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.56</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1933.html#inst_tag_176077" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_1.html#inst_tag_240413" id="tag_urg_inst_240413">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33090'>
<hr>
<a name="inst_tag_33090"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_33090" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33090_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33090_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33090_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33090_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.56</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2555" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_4.html#inst_tag_240664" id="tag_urg_inst_240664">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33083'>
<hr>
<a name="inst_tag_33083"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_33083" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33083_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33083_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33083_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33083_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.19</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2552" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_0.html#inst_tag_240355" id="tag_urg_inst_240355">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33084'>
<hr>
<a name="inst_tag_33084"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_33084" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33084_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33084_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33084_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33084_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.19</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2553" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_0.html#inst_tag_240380" id="tag_urg_inst_240380">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33088'>
<hr>
<a name="inst_tag_33088"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_33088" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33088_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33088_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33088_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33088_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.19</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1933.html#inst_tag_176078" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_2.html#inst_tag_240501" id="tag_urg_inst_240501">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33089'>
<hr>
<a name="inst_tag_33089"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_33089" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.07</td>
<td class="s6 cl rt"><a href="mod533.html#inst_tag_33089_Line" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod533.html#inst_tag_33089_Cond" > 33.33</a></td>
<td class="s1 cl rt"><a href="mod533.html#inst_tag_33089_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod533.html#inst_tag_33089_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.19</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1933.html#inst_tag_176078" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_2.html#inst_tag_240505" id="tag_urg_inst_240505">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod533.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod533.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod533.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod533.html" >rsnoc_z_H_R_O_T_C_U_C_32a7e98d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33085'>
<a name="inst_tag_33085_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33085" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33085_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33085" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33085_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33085" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33085_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33085" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33086'>
<a name="inst_tag_33086_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33086" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33086_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33086" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33086_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33086" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33086_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33086" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33087'>
<a name="inst_tag_33087_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33087" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33087_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33087" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33087_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33087" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33087_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33087" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33090'>
<a name="inst_tag_33090_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33090" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33090_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33090" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33090_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33090" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33090_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33090" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33083'>
<a name="inst_tag_33083_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33083" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33083_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33083" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33083_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33083" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33083_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33083" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33084'>
<a name="inst_tag_33084_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33084" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33084_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33084" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33084_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33084" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33084_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33084" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33088'>
<a name="inst_tag_33088_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33088" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33088_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33088" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33088_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33088" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33088_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33088" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33089'>
<a name="inst_tag_33089_Line"></a>
<b>Line Coverage for Instance : <a href="mod533.html#inst_tag_33089" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7027</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7043</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7050</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7058</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7077</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7026                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7027       1/1          		if ( ! Sys_Clk_RstN )
7028       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7029       1/1          		else if ( VldSet )
7030       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7031                    	assign Sys_Pwr_Idle = 1'b0;
7032                    	assign Sys_Pwr_WakeUp = 1'b0;
7033                    	assign u_76e9 = Cnt + 8'b00000001;
7034                    	assign u_2ee2 = Cnt - 8'b00000001;
7035                    	assign CntFwd =
7036                    			{ 8 { ( ~ CntInit ) }  }
7037                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7038                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7039                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? In_Start ^ In_Stop : Vld | VldSet );
7040                    	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
7041                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7042                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7043       1/1          		case ( uu_7d6f_caseSel )
7044       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7045       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7046       1/1          			default : u_7d6f = 8'b0 ;
7047                    		endcase
7048                    	end
7049                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7050       1/1          		if ( ! Sys_Clk_RstN )
7051       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7052       1/1          		else if ( CntEn )
7053       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7054                    	assign Val = Cnt;
7055                    	// synopsys translate_off
7056                    	// synthesis translate_off
7057                    	always @( posedge Sys_Clk )
7058       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7059       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7060       <font color = "grey">unreachable  </font>				dontStop = 0;
7061       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7062       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7063       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7064       <font color = "grey">unreachable  </font>					$display(
7065                    						&quot;SimulError: at %0t : %s&quot;
7066                    					, $realtime ,
7067                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7068                    					);
7069       <font color = "grey">unreachable  </font>					$stop;
7070                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7071                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7072                    	// synthesis translate_on
7073                    	// synopsys translate_on
7074                    	// synopsys translate_off
7075                    	// synthesis translate_off
7076                    	always @( posedge Sys_Clk )
7077       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7078       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7079       <font color = "grey">unreachable  </font>				dontStop = 0;
7080       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7081       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7082       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7083       <font color = "grey">unreachable  </font>					$stop;
7084                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7085                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33089_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod533.html#inst_tag_33089" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7010
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 EXPRESSION (Mode ? (PendingEventMode ? VldReset : ((|Cnt))) : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7040
 SUB-EXPRESSION (PendingEventMode ? VldReset : ((|Cnt)))
                 --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33089_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod533.html#inst_tag_33089" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33089_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod533.html#inst_tag_33089" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7010</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">7040</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7027</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7043</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7050</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7010       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7040       	assign Trig = Mode ? ( PendingEventMode ? VldReset : ( | Cnt ) ) : VldReset;
           	                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
           	                                        <font color = "red">==></font>  
           	                   <font color = "green">==></font>                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7027       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7028       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7029       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7030       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7043       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7044       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7045       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7046       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7050       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7051       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7052       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7053       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_33083">
    <li>
      <a href="#inst_tag_33083_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33083_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33083_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33083_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33084">
    <li>
      <a href="#inst_tag_33084_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33084_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33084_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33084_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33085">
    <li>
      <a href="#inst_tag_33085_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33085_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33085_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33085_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33086">
    <li>
      <a href="#inst_tag_33086_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33086_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33086_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33086_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33087">
    <li>
      <a href="#inst_tag_33087_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33087_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33087_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33087_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33088">
    <li>
      <a href="#inst_tag_33088_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33088_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33088_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33088_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33089">
    <li>
      <a href="#inst_tag_33089_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33089_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33089_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33089_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33090">
    <li>
      <a href="#inst_tag_33090_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33090_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33090_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33090_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_32a7e98d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
