\hypertarget{struct_s_m_c___type}{}\section{S\+M\+C\+\_\+\+Type Struct Reference}
\label{struct_s_m_c___type}\index{S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}{P\+M\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}{P\+M\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}{V\+L\+L\+S\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}{P\+M\+S\+T\+AT}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+MC -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
