<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenAirInterface: DCI2A_1_5MHz_2A_FDD Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="oai_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenAirInterface
   </div>
   <div id="projectbrief">Full experimental OpenSource LTE implementation (Rel 8, partial Rel 10)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structDCI2A__1__5MHz__2A__FDD.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DCI2A_1_5MHz_2A_FDD Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DCI Format Type 2A (1.5 MHz, FDD, 2 Antenna Ports, 29 bits)  
 <a href="structDCI2A__1__5MHz__2A__FDD.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6bfc15374452a0006773bacb7146b9e7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a6bfc15374452a0006773bacb7146b9e7">padding</a>:18</td></tr>
<tr class="separator:a6bfc15374452a0006773bacb7146b9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf2440f9797d02bce6022ad20138e80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80">rv2</a>:2</td></tr>
<tr class="memdesc:aabf2440f9797d02bce6022ad20138e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version 2.  <a href="structDCI2A__1__5MHz__2A__FDD.html#aabf2440f9797d02bce6022ad20138e80">More...</a><br /></td></tr>
<tr class="separator:aabf2440f9797d02bce6022ad20138e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5447c54480d2446f63bd71f9964f1a3e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e">ndi2</a>:1</td></tr>
<tr class="memdesc:a5447c54480d2446f63bd71f9964f1a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Data Indicator 2.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a5447c54480d2446f63bd71f9964f1a3e">More...</a><br /></td></tr>
<tr class="separator:a5447c54480d2446f63bd71f9964f1a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14d3aeef384049ebf2cfce330e9c61f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f">mcs2</a>:5</td></tr>
<tr class="memdesc:ac14d3aeef384049ebf2cfce330e9c61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and Coding Scheme and Redundancy Version 2.  <a href="structDCI2A__1__5MHz__2A__FDD.html#ac14d3aeef384049ebf2cfce330e9c61f">More...</a><br /></td></tr>
<tr class="separator:ac14d3aeef384049ebf2cfce330e9c61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4f2cf16ff5cf5518dfa9a998cc5b76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76">rv1</a>:2</td></tr>
<tr class="memdesc:acc4f2cf16ff5cf5518dfa9a998cc5b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version 1.  <a href="structDCI2A__1__5MHz__2A__FDD.html#acc4f2cf16ff5cf5518dfa9a998cc5b76">More...</a><br /></td></tr>
<tr class="separator:acc4f2cf16ff5cf5518dfa9a998cc5b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61879bb5564bc8e6e73fb9dcc6042c3d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d">ndi1</a>:1</td></tr>
<tr class="memdesc:a61879bb5564bc8e6e73fb9dcc6042c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Data Indicator 1.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a61879bb5564bc8e6e73fb9dcc6042c3d">More...</a><br /></td></tr>
<tr class="separator:a61879bb5564bc8e6e73fb9dcc6042c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78260b954db8c163be80f32137a4e684"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684">mcs1</a>:5</td></tr>
<tr class="memdesc:a78260b954db8c163be80f32137a4e684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and Coding Scheme and Redundancy Version 1.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a78260b954db8c163be80f32137a4e684">More...</a><br /></td></tr>
<tr class="separator:a78260b954db8c163be80f32137a4e684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ee0d58dc71e76901a0f1f1526b8843"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843">tb_swap</a>:1</td></tr>
<tr class="memdesc:a54ee0d58dc71e76901a0f1f1526b8843"><td class="mdescLeft">&#160;</td><td class="mdescRight">TB swap.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a54ee0d58dc71e76901a0f1f1526b8843">More...</a><br /></td></tr>
<tr class="separator:a54ee0d58dc71e76901a0f1f1526b8843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77efbb2a6c306b62db1fdc68e25e4863"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863">harq_pid</a>:3</td></tr>
<tr class="memdesc:a77efbb2a6c306b62db1fdc68e25e4863"><td class="mdescLeft">&#160;</td><td class="mdescRight">HARQ Process.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a77efbb2a6c306b62db1fdc68e25e4863">More...</a><br /></td></tr>
<tr class="separator:a77efbb2a6c306b62db1fdc68e25e4863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ad45fd575ad5a3c431d6d9b6e0f706"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706">TPC</a>:2</td></tr>
<tr class="memdesc:a24ad45fd575ad5a3c431d6d9b6e0f706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a24ad45fd575ad5a3c431d6d9b6e0f706">More...</a><br /></td></tr>
<tr class="separator:a24ad45fd575ad5a3c431d6d9b6e0f706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7ea5535fda2726d30daca9e587058c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c">rballoc</a>:6</td></tr>
<tr class="memdesc:a4c7ea5535fda2726d30daca9e587058c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RB Assignment (ceil(log2(N_RB_DL/P)) bits)  <a href="structDCI2A__1__5MHz__2A__FDD.html#a4c7ea5535fda2726d30daca9e587058c">More...</a><br /></td></tr>
<tr class="separator:a4c7ea5535fda2726d30daca9e587058c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4adc84cb3a745f71f9182d959b8763e7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7">rah</a>:1</td></tr>
<tr class="memdesc:a4adc84cb3a745f71f9182d959b8763e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resource Allocation Header.  <a href="structDCI2A__1__5MHz__2A__FDD.html#a4adc84cb3a745f71f9182d959b8763e7">More...</a><br /></td></tr>
<tr class="separator:a4adc84cb3a745f71f9182d959b8763e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DCI Format Type 2A (1.5 MHz, FDD, 2 Antenna Ports, 29 bits) </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01658">1658</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6bfc15374452a0006773bacb7146b9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bfc15374452a0006773bacb7146b9e7">&#9670;&nbsp;</a></span>padding</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::padding</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01659">1659</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="aabf2440f9797d02bce6022ad20138e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf2440f9797d02bce6022ad20138e80">&#9670;&nbsp;</a></span>rv2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::rv2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01661">1661</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a5447c54480d2446f63bd71f9964f1a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5447c54480d2446f63bd71f9964f1a3e">&#9670;&nbsp;</a></span>ndi2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::ndi2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New Data Indicator 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01663">1663</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="ac14d3aeef384049ebf2cfce330e9c61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac14d3aeef384049ebf2cfce330e9c61f">&#9670;&nbsp;</a></span>mcs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::mcs2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and Coding Scheme and Redundancy Version 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01665">1665</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="acc4f2cf16ff5cf5518dfa9a998cc5b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4f2cf16ff5cf5518dfa9a998cc5b76">&#9670;&nbsp;</a></span>rv1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::rv1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01667">1667</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a61879bb5564bc8e6e73fb9dcc6042c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61879bb5564bc8e6e73fb9dcc6042c3d">&#9670;&nbsp;</a></span>ndi1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::ndi1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New Data Indicator 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01669">1669</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a78260b954db8c163be80f32137a4e684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78260b954db8c163be80f32137a4e684">&#9670;&nbsp;</a></span>mcs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::mcs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and Coding Scheme and Redundancy Version 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01671">1671</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a54ee0d58dc71e76901a0f1f1526b8843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ee0d58dc71e76901a0f1f1526b8843">&#9670;&nbsp;</a></span>tb_swap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::tb_swap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TB swap. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01673">1673</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a77efbb2a6c306b62db1fdc68e25e4863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77efbb2a6c306b62db1fdc68e25e4863">&#9670;&nbsp;</a></span>harq_pid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::harq_pid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HARQ Process. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01675">1675</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a24ad45fd575ad5a3c431d6d9b6e0f706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ad45fd575ad5a3c431d6d9b6e0f706">&#9670;&nbsp;</a></span>TPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::TPC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Control. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01677">1677</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a4c7ea5535fda2726d30daca9e587058c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7ea5535fda2726d30daca9e587058c">&#9670;&nbsp;</a></span>rballoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::rballoc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RB Assignment (ceil(log2(N_RB_DL/P)) bits) </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01679">1679</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a4adc84cb3a745f71f9182d959b8763e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4adc84cb3a745f71f9182d959b8763e7">&#9670;&nbsp;</a></span>rah</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DCI2A_1_5MHz_2A_FDD::rah</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resource Allocation Header. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01681">1681</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html">DCI2A_1_5MHz_2A_FDD</a></li>
    <li class="footer">Generated on Mon Jul 5 2021 11:23:14 for OpenAirInterface by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
