Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\interlaken_phy.qsys --block-symbol-file --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\interlaken_phy --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Rev2_Demo/interlaken_phy.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding phy_data_ctrl [altera_generic_component 1.0]
Progress: Parameterizing module phy_data_ctrl
Progress: Adding phy_interconnect [altera_generic_component 1.0]
Progress: Parameterizing module phy_interconnect
Progress: Adding phy_reset_ctrl [altera_generic_component 1.0]
Progress: Parameterizing module phy_reset_ctrl
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding serial_clock [altera_generic_component 1.0]
Progress: Parameterizing module serial_clock
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: interlaken_phy.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: interlaken_phy.phy_data_ctrl: Warnings found in IP parameterization.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\interlaken_phy.qsys --synthesis=VERILOG --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\interlaken_phy --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Rev2_Demo/interlaken_phy.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding phy_data_ctrl [altera_generic_component 1.0]
Progress: Parameterizing module phy_data_ctrl
Progress: Adding phy_interconnect [altera_generic_component 1.0]
Progress: Parameterizing module phy_interconnect
Progress: Adding phy_reset_ctrl [altera_generic_component 1.0]
Progress: Parameterizing module phy_reset_ctrl
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding serial_clock [altera_generic_component 1.0]
Progress: Parameterizing module serial_clock
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: interlaken_phy.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: interlaken_phy.phy_data_ctrl: Warnings found in IP parameterization.
Info: interlaken_phy: "Transforming system: interlaken_phy"
Info: interlaken_phy: "Naming system components in system: interlaken_phy"
Info: interlaken_phy: "Processing generation queue"
Info: interlaken_phy: "Generating: interlaken_phy"
Info: interlaken_phy: "Generating: interlaken_phy_clock_bridge_0"
Info: interlaken_phy: "Generating: interlaken_phy_xcvr_data_flow_controller_0"
Info: interlaken_phy: "Generating: interlaken_phy_xcvr_native_a10_0"
Info: interlaken_phy: "Generating: interlaken_phy_xcvr_reset_control_0"
Info: interlaken_phy: "Generating: interlaken_phy_reset_bridge_0"
Info: interlaken_phy: "Generating: interlaken_phy_xcvr_atx_pll_a10_0"
Info: interlaken_phy: Done "interlaken_phy" with 7 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
