// Seed: 4065060324
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input tri1 id_2
);
  id_4(
      id_0, 1, 1
  );
  wire id_5;
  always id_5 = 1;
  wor id_6 = 1 ^ id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output logic id_6,
    input tri1 id_7,
    input wor id_8,
    output tri id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wand id_12,
    input uwire id_13,
    output supply0 id_14,
    output wire id_15,
    input tri0 id_16,
    output tri id_17,
    input tri id_18,
    input supply0 id_19,
    output tri0 id_20,
    output supply1 id_21,
    output tri1 id_22,
    output supply0 id_23,
    output wor id_24,
    input wor id_25
);
  always id_6 <= 1'b0;
  module_0(
      id_5, id_10, id_5
  );
  assign id_22 = id_8;
endmodule : id_27
