Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:32 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.120 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:32:33 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:32 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:32:48 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:35 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:35:25 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:37 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:38:06 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:41 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:42:09 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:43 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:43:34 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 15:55 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Sat Oct  3 15:55:25 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:20 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:20:43 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:39 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:39:15 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:39 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:39:49 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:42 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.070 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:42:28 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:43 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:43:17 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:48 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:48:46 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:49 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:49:11 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:57 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 93.
$finish at simulation time                 6400
Simulation complete, time is 6400.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6400
CPU Time:      0.070 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:58:02 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:58 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:59:08 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 16:59:10 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './TestBench.v'
Top Level Modules:
       TestBench_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .646 seconds to compile + .255 seconds to elab + .675 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:59 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 3200
Simulation complete, time is 3200.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3200
CPU Time:      0.070 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:59:23 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 16:59 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 3200
Simulation complete, time is 3200.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3200
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 16:59:28 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 17:05:11 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "./TestBench_tb.v", 74: token is '='
  	    if(i = 7)
                    ^

1 error
CPU time: .423 seconds to compile
Error: [DVIT009] 
Build error for command '/home1/msc30y20/Desktop/TestBench/Behavioral/simv.daidir/vcs_rebuild'.
Build directory '/home1/msc30y20/Desktop/TestBench/Behavioral'.

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 17:05:37 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './TestBench.v'
Top Level Modules:
       TestBench_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .480 seconds to compile + .182 seconds to elab + .446 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 17:05 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 1850
Simulation complete, time is 1850.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1850
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 17:05:44 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 17:06:53 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './TestBench.v'
Top Level Modules:
       TestBench_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .611 seconds to compile + .205 seconds to elab + .453 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 17:06 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 1500
Simulation complete, time is 1500.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1500
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 17:07:00 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 17:07 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 1500
Simulation complete, time is 1500.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1500
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 17:07:10 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 17:10:14 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './TestBench.v'
Top Level Modules:
       TestBench_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .506 seconds to compile + .238 seconds to elab + .497 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 17:10 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 2150
Simulation complete, time is 2150.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2150
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 17:10:22 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 17:11:16 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './TestBench.v'
Top Level Modules:
       TestBench_tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .557 seconds to compile + .282 seconds to elab + .563 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 17:11 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 102.
$finish at simulation time                 2850
Simulation complete, time is 2850.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2850
CPU Time:      0.070 seconds;       Data structure size:   0.0Mb
Sat Oct  3 17:11:23 2020
With selected criteria, DVE has found 'results at time 100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 650
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 850
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 900
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1050
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1050
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 900
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 850
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 650
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 650
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 850
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 900
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1050
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1550
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1600
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1650
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1700
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1800
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1700
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1650
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1600
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1550
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 1050
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 900
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 850
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 650
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 400
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 350
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 200
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 150
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 50
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 0
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 50
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 50
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 100
    TestBench_tb.S'.
With selected criteria, DVE has found 'results at time 50
    TestBench_tb.S'.

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 17:14:08 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './TestBench.v'
Top Level Modules:
       TestBench_tb
TimeScale is 1 ns / 1 ps

   ***   $sdf_annotate() version 1.2R

Warning-[SDFCOM_CNOF] Cannot Open File
  SDF Error: Cannot open SDF file Syn_TestBench.sdf for reading.      
  No such file or directory.


          Total errors: 1
          Total warnings: 0
   ***    SDF annotation aborted: Sat Oct  3 17:14:09 2020


Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
recompiling module TestBench because:
	Cross module references have been changed, added or deleted.
	Signal dependencies have changed
Both modules done.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .492 seconds to compile + .309 seconds to elab + .629 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 17:14 2020
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/Behavioral/inter.vpd' was opened successfully.
Warning: [DVMS003] 
Loss of precision will occur for the following file(s):  Sim.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Sat Oct  3 17:21:03 2020
