<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: STM32F105/F107 HAL Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>STM32F105/F107 HAL Support<br/>
<small>
[<a class="el" href="group___s_t_m32___h_a_l.html">STM32 HAL Support</a>]</small>
</h1>
<p>HAL support for STM32 CL (Connectivity Line) family.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for STM32F105/F107 HAL Support:</div>
<div class="dynsection">
<center><table><tr><td><img src="group___s_t_m32_f10_x___c_l___h_a_l.png" border="0" alt="" usemap="#group______s__t__m32__f10__x______c__l______h__a__l_map"/>
<map name="group______s__t__m32__f10__x______c__l______h__a__l_map" id="group______s__t__m32__f10__x______c__l______h__a__l">
<area shape="rect" href="group___s_t_m32___h_a_l.html" title="HAL support." alt="" coords="5,5,125,29"/></map></td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>HAL support for STM32 CL (Connectivity Line) family. </p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&nbsp;&nbsp;&nbsp;8000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&nbsp;&nbsp;&nbsp;40000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&nbsp;&nbsp;&nbsp;(8 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&nbsp;&nbsp;&nbsp;(9 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&nbsp;&nbsp;&nbsp;(10 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&nbsp;&nbsp;&nbsp;(11 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&nbsp;&nbsp;&nbsp;(12 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&nbsp;&nbsp;&nbsp;(13 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&nbsp;&nbsp;&nbsp;(14 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&nbsp;&nbsp;&nbsp;(15 &lt;&lt; 4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad628210302793a5ffdd7a92515c2d3a1">STM32_ADCPRE_DIV6</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gacc4296ec001b1f54da48a503c68af27a">STM32_ADCPRE_DIV8</a>&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga92a499ebef58406ab8a3fbd22ff76938">STM32_PLLSRC_PREDIV1</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga69f9922a2c51301f69ea204b69462bad">STM32_OTGFSPRE_DIV2</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 22)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga920fca24655662d92ce59f276b202935">STM32_OTGFSPRE_DIV3</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 22)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga89cb88c836f543f0133cb923d24b8ac2">STM32_MCO_NOCLOCK</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga88dd4d9fea9a7de30ff26dfc73b2dca7">STM32_MCO_SYSCLK</a>&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa208624a69b4a031b7ce4b9bf41a0dac">STM32_MCO_HSI</a>&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga881bbb9fb274aaa98a69c6fcc64a92ab">STM32_MCO_HSE</a>&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga1c0494e40e6a7a032b259209fb69a802">STM32_MCO_PLLDIV2</a>&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaba58c889c2c87f44aa19b81855d90870">STM32_MCO_PLL2</a>&nbsp;&nbsp;&nbsp;(8 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gafd2c052b8cb82b9d4f751afe49361c82">STM32_MCO_PLL3DIV2</a>&nbsp;&nbsp;&nbsp;(9 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae87f8f079c9a356d6b613e890842b187">STM32_MCO_XT1</a>&nbsp;&nbsp;&nbsp;(10 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga351d3550fe3338ba2dbba564079e9380">STM32_MCO_PLL3</a>&nbsp;&nbsp;&nbsp;(11 &lt;&lt; 24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab980c2814dda4c3f03e4d4ac18e339c8">STM32_PREDIV1SRC_HSE</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga495a1e77396146b55b5f311b9d33316f">STM32_PREDIV1SRC_PLL2</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad4c8a013e3354da6d132cdb91a481c3c">WWDG_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector44</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3668bf2c1d66bea024e3ff1cc7f9952c">TAMPER_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaeadad366a84e3b496a18ef919a28342b">RTC_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector4C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3cca2eaebb146655fb72e09adee7839d">FLASH_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector50</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector54</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac468127e2887086eeafd0fc5044c8c1f">EXTI0_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector58</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0580c4052329cca57bede85ffff29de5">EXTI1_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector5C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae39f987c5ace4c480d23ea000ed53f6e">EXTI2_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector60</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6227b0b9333e766db47c3e86d57b8a4f">EXTI3_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab7dcb33a5cf9254fd25f8619c6c92ab8">EXTI4_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector68</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3f7debe9fc2548ab6640825967110101">DMA1_Ch1_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector6C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga37d95c99d84753e4efe4909bbaae4fa1">DMA1_Ch2_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector70</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa3a67d36319fc3c153999ebbb0e0cd49">DMA1_Ch3_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector74</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga76bb91040587d17a396ccb31395aa0e5">DMA1_Ch4_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector78</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadbe5dfd4aed18b04f864d5fbed32f438">DMA1_Ch5_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector7C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga39b427886b2c2d2c7ce3be9537c1f6a2">DMA1_Ch6_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector80</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaecfa962ef95ba5a06ad60ac57e8a54ec">DMA1_Ch7_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector84</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabc7315be5ac997b8f347fe1e22f58adf">ADC1_2_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector88</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga4fdbecfed2cdeadfec6210f7ec510fbc">CAN1_TX_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector8C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga40873fbdcb268642576f45babaad5c2e">CAN1_RX0_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector90</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8550c9680a59f697a018b283878b0648">CAN1_RX1_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector94</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab6a0b35d117d66c63172d56a59ce2e20">CAN1_SCE_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector98</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab2efac0867c3c975ea4ea586013b10ce">EXTI9_5_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector9C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2f33687cec484ac054656b3a9daca2c1">TIM1_BRK_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorA0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga578b4afc3dd6695f66e1b7a116c33d41">TIM1_UP_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorA4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga029af7575a43b2c3c6b50c62571ed21c">TIM1_TRG_COM_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorA8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3f167d3dabac4824347885babe86926f">TIM1_CC_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorAC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga499bdce3f1172d391e9565e9f9d07a76">TIM2_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorB0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8e5c20e41d6d555efd718fc29037cc26">TIM3_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorB4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga582fbd8d35d9280347b55cd12f65c213">TIM4_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorB8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga83e61d3d4eb31c12a4369f6b1d9fa742">I2C1_EV_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorBC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad8e382b9ce2bb267c7414c7185637654">I2C1_ER_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorC0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b8dacb7ac76cfc954fd0db2d5e53025">I2C2_EV_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorC4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga1a98d05b127fa293a1210397bda82007">I2C2_ER_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorC8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadc38983c3ec1357840b21472ff1a2147">SPI1_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorCC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaaace6fa425ba2038de9ce01755070057">SPI2_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorD0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga23182c2feafd217668e6b37c126512a1">USART1_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorD4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga484cf268e20400bfa2cf159fd86b98be">USART2_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorD8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8a246e61ab1022b289c251e48f7094aa">USART3_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorDC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga94d705608b3377724d368a6ce381c735">EXTI15_10_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorE0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga649ba5a31ccb8936b7bb9be165160be4">RTCAlarm_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorE4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8d10057f3ad0cec6a12f2f593ef8e4c0">OTG_FS_WKUP_IRQHandler</a>&nbsp;&nbsp;&nbsp;VectorE8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab9fe80492ed4e0fa1fd6faf58bd58e4b">TIM5_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector108</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad9e1203f13593d969234331ceb55d7d2">SPI3_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector10C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac4b19b89f21dd7c2510cf3ad18f30550">UART4_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector110</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3b377c7a7064b3dad2e2ef423f786786">UART5_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector114</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector118</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaf58f7701209700015c8090b7904e5e3e">TIM7_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector11C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga59e42b422ce23eb466d067abbd0098ea">DMA2_Ch1_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector120</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae86b2cc4ca778cf1922b28e0fa0957d8">DMA2_Ch2_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector124</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad3cdd76c6987693a2aeeb7ceb0c470dc">DMA2_Ch3_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga83dd1dcc65ce982a3a8dd3c7c5fdd113">DMA2_Ch4_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector12C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6621b255e85340e1c387bb1813aae2c5">DMA2_Ch5_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector130</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga9c4edc08be5bb6da369dcfa6e8904e8c">ETH_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector134</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga37e42fa5ac97c2b11a675203babde70d">ETH_WKUP_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector138</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0032aa0dc56f382b429d42689cd328b4">CAN2_TX_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector13C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga1fd3a1d20f78823270967f8d8595850b">CAN2_RX0_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga43e709ac3b25920cf21b816943432a38">CAN2_RX1_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector144</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac20ce4961b11559841c17ba37d472cd6">CAN2_SCE_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector148</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga102dbe2f5d20558c66a47ebe99b4eb59">OTG_FS_IRQHandler</a>&nbsp;&nbsp;&nbsp;Vector14C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&nbsp;&nbsp;&nbsp;STM32_SW_PLL</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Main clock source selection.  <a href="#ga29204b81c265dd6e124fbcf12a2c8d6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&nbsp;&nbsp;&nbsp;STM32_PLLSRC_PREDIV1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock source for the PLL.  <a href="#ga811cfbd049f0ab00976def9593849d32"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad5d0895fa37888c0446d8caf0121e172">STM32_PREDIV1SRC</a>&nbsp;&nbsp;&nbsp;STM32_PREDIV1SRC_PLL2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PREDIV1 clock source.  <a href="#gad5d0895fa37888c0446d8caf0121e172"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PREDIV1 division factor.  <a href="#ga698d65e5cf1da8551890221a2189bc88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL multiplier value.  <a href="#ga0015fc8f73017358a7025ba57a265a11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PREDIV2 division factor.  <a href="#ga8cfdffd3cdc62840504ae644898f3b7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL2 multiplier value.  <a href="#gaa203a24b063db3b89deefe370fcca6c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&nbsp;&nbsp;&nbsp;STM32_HPRE_DIV1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AHB prescaler value.  <a href="#ga035ea0d8259c0f89306c6a7d344705f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&nbsp;&nbsp;&nbsp;STM32_PPRE1_DIV2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">APB1 prescaler value.  <a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&nbsp;&nbsp;&nbsp;STM32_PPRE2_DIV2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">APB2 prescaler value.  <a href="#ga3670f3886d02bb3010016bbf0db0db83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&nbsp;&nbsp;&nbsp;STM32_ADCPRE_DIV4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC prescaler value.  <a href="#ga671b452f988ee9b64e128fad72f656e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga5b24026a48ef156dcb642b6e55a68e02">STM32_MCO</a>&nbsp;&nbsp;&nbsp;STM32_MCO_NOCLOCK</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCO pin setting.  <a href="#ga5b24026a48ef156dcb642b6e55a68e02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3cd0a9d4caf6456edd91d03068d2c1a6">STM32_PREDIV1</a>&nbsp;&nbsp;&nbsp;((STM32_PREDIV1_VALUE - 1) &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PREDIV1 field.  <a href="#ga3cd0a9d4caf6456edd91d03068d2c1a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadeffe5c986a74375f482ec77d2492865">STM32_PREDIV2</a>&nbsp;&nbsp;&nbsp;((STM32_PREDIV2_VALUE - 1) &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PREDIV2 field.  <a href="#gadeffe5c986a74375f482ec77d2492865"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&nbsp;&nbsp;&nbsp;((STM32_PLLMUL_VALUE - 2) &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLLMUL field.  <a href="#ga9889ca83d58a738f5758b4c300433f2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga10d77f6e8d390a8a80ce68bfba91bf18">STM32_PLL2MUL</a>&nbsp;&nbsp;&nbsp;((STM32_PLLMUL_VALUE - 2) &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL2MUL field.  <a href="#ga10d77f6e8d390a8a80ce68bfba91bf18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae15492b9d08df4e93f8ce887edd47cfb">STM32_PLL2CLKIN</a>&nbsp;&nbsp;&nbsp;(STM32_HSECLK / STM32_PREDIV2_VALUE)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL2 input frequency.  <a href="#gae15492b9d08df4e93f8ce887edd47cfb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga42b9244074aa701666ee2062231c300d">STM32_PLL2CLKOUT</a>&nbsp;&nbsp;&nbsp;(STM32_PLL2CLKIN * STM32_PLL2MUL_VALUE)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL2 output clock frequency.  <a href="#ga42b9244074aa701666ee2062231c300d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga84b992d7cf08100f320f3806b38063fd">STM32_PREDIV1CLK</a>&nbsp;&nbsp;&nbsp;STM32_PLL2CLKOUT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PREDIV1 input frequency.  <a href="#ga84b992d7cf08100f320f3806b38063fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&nbsp;&nbsp;&nbsp;(STM32_PREDIV1CLK / STM32_PREDIV1_VALUE)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL input clock frequency.  <a href="#ga0b32be6543b6d55b0505288f268ddbe1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&nbsp;&nbsp;&nbsp;(STM32_PLLCLKIN * STM32_PLLMUL_VALUE)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL output clock frequency.  <a href="#ga551b4e93d2b76245c4b912ebfc54f9f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&nbsp;&nbsp;&nbsp;STM32_PLLCLKOUT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System clock source.  <a href="#ga81594f71c9bc1c1fde4e5207e5133777"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&nbsp;&nbsp;&nbsp;(STM32_SYSCLK / 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AHB frequency.  <a href="#ga918128f20df10ac68bd73605007bccf1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&nbsp;&nbsp;&nbsp;(STM32_HCLK / 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">APB1 frequency.  <a href="#ga79d8b0164de9c4437da78024b0ed94cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&nbsp;&nbsp;&nbsp;(STM32_HCLK / 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">APB2 frequency.  <a href="#ga2a19a811dd0dadfed94695a579997cec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&nbsp;&nbsp;&nbsp;(STM32_PCLK2 / 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC frequency.  <a href="#ga62f559490a97de4746d6963d946e1e37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&nbsp;&nbsp;&nbsp;(STM32_PCLK1 * 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7 clock.  <a href="#ga8d53f5e948e73dc86013349c17f742f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&nbsp;&nbsp;&nbsp;(STM32_PCLK2 * 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 1 clock.  <a href="#gacacec831f4aa8037c710ab56c7a73686"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash settings.  <a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga65c12bc7160ab579eaeee40ec2915110"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HSICLK" ref="ga65c12bc7160ab579eaeee40ec2915110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSICLK&nbsp;&nbsp;&nbsp;8000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>High speed internal clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00042">42</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90421650b988332462db9a08815efb6f"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_LSICLK" ref="ga90421650b988332462db9a08815efb6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSICLK&nbsp;&nbsp;&nbsp;40000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low speed internal clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00043">43</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a49bf4388f3acf15661252b3bb7547b"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_SW_HSI" ref="ga6a49bf4388f3acf15661252b3bb7547b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSI&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00046">46</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b581bd1ff4fd48fc8c5f093ca776ca"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_SW_HSE" ref="gab5b581bd1ff4fd48fc8c5f093ca776ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSE&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00047">47</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bc74f08245bf796555d33a86afd9fc4"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_SW_PLL" ref="ga8bc74f08245bf796555d33a86afd9fc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_PLL&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK source is PLL. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00048">48</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf2bcd341b2140b7a82ff24b92f6af68"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV1" ref="gabf2bcd341b2140b7a82ff24b92f6af68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV1&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00050">50</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dfcd5149eb88f1681b4defc77f4d8b2"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV2" ref="ga6dfcd5149eb88f1681b4defc77f4d8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV2&nbsp;&nbsp;&nbsp;(8 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00051">51</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb5f7cce4d1b6646f7e48d2784aade1c"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV4" ref="gaeb5f7cce4d1b6646f7e48d2784aade1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV4&nbsp;&nbsp;&nbsp;(9 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00052">52</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6b23363a848239b048cde5b565e2d5"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV8" ref="gaaa6b23363a848239b048cde5b565e2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV8&nbsp;&nbsp;&nbsp;(10 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00053">53</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab6772439c76981e1c1d23bf97ec3910"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV16" ref="gaab6772439c76981e1c1d23bf97ec3910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV16&nbsp;&nbsp;&nbsp;(11 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00054">54</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga152f3c2eabcc96019194c85bb2f7f2af"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV64" ref="ga152f3c2eabcc96019194c85bb2f7f2af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV64&nbsp;&nbsp;&nbsp;(12 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 64. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00055">55</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ea1e82317d266fa344d6787f485e991"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV128" ref="ga6ea1e82317d266fa344d6787f485e991" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV128&nbsp;&nbsp;&nbsp;(13 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 128. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00056">56</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7099ae3ddeb74537f4a34f1e36730dbe"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV256" ref="ga7099ae3ddeb74537f4a34f1e36730dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV256&nbsp;&nbsp;&nbsp;(14 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 256. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00057">57</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac6d223ccd51614bd3c8f354b16e4671"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE_DIV512" ref="gaac6d223ccd51614bd3c8f354b16e4671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV512&nbsp;&nbsp;&nbsp;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 512. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00058">58</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c9ece8fc206039d5723f8016adb789d"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE1_DIV1" ref="ga3c9ece8fc206039d5723f8016adb789d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV1&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00060">60</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae205bae3cec6b45723d687bc2b7a4e38"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE1_DIV2" ref="gae205bae3cec6b45723d687bc2b7a4e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV2&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00061">61</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b34bc52ebebd209fffb01002b2bc98"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE1_DIV4" ref="ga18b34bc52ebebd209fffb01002b2bc98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV4&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00062">62</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7b100956dae0246dd9faa0a54010b17"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE1_DIV8" ref="gab7b100956dae0246dd9faa0a54010b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV8&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00063">63</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga750b0ba24dbebb1fac1a3b2330666350"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE1_DIV16" ref="ga750b0ba24dbebb1fac1a3b2330666350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV16&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00064">64</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9883bc736b03534d09789f13a6026c31"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE2_DIV1" ref="ga9883bc736b03534d09789f13a6026c31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV1&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00066">66</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55e0199e60c0551b8fae6b8eb49d6364"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE2_DIV2" ref="ga55e0199e60c0551b8fae6b8eb49d6364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV2&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00067">67</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa85c01042fcee21da997473f4f42ba78"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE2_DIV4" ref="gaa85c01042fcee21da997473f4f42ba78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV4&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00068">68</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0db040c759cc09cee6261301a952d862"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE2_DIV8" ref="ga0db040c759cc09cee6261301a952d862" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV8&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00069">69</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf986782e091335aeaf0235635d20353d"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE2_DIV16" ref="gaf986782e091335aeaf0235635d20353d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV16&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00070">70</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedf6c315cac4eed84eefb906f11909d5"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_ADCPRE_DIV2" ref="gaedf6c315cac4eed84eefb906f11909d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV2&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00072">72</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac85f817c97ee65cef48408aae15a4275"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_ADCPRE_DIV4" ref="gac85f817c97ee65cef48408aae15a4275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV4&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00073">73</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad628210302793a5ffdd7a92515c2d3a1"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_ADCPRE_DIV6" ref="gad628210302793a5ffdd7a92515c2d3a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV6&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 6. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00074">74</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc4296ec001b1f54da48a503c68af27a"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_ADCPRE_DIV8" ref="gacc4296ec001b1f54da48a503c68af27a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV8&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00075">75</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8438d5c9b3c6bfd0346e1026b8055fc"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLSRC_HSI" ref="gac8438d5c9b3c6bfd0346e1026b8055fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSI&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00077">77</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92a499ebef58406ab8a3fbd22ff76938"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLSRC_PREDIV1" ref="ga92a499ebef58406ab8a3fbd22ff76938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_PREDIV1&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock source is PREDIV1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00078">78</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69f9922a2c51301f69ea204b69462bad"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_OTGFSPRE_DIV2" ref="ga69f9922a2c51301f69ea204b69462bad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTGFSPRE_DIV2&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK*2 divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00081">81</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga920fca24655662d92ce59f276b202935"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_OTGFSPRE_DIV3" ref="ga920fca24655662d92ce59f276b202935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTGFSPRE_DIV3&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 22)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK*2 divided by 3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00082">82</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89cb88c836f543f0133cb923d24b8ac2"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_NOCLOCK" ref="ga89cb88c836f543f0133cb923d24b8ac2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_NOCLOCK&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00084">84</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88dd4d9fea9a7de30ff26dfc73b2dca7"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_SYSCLK" ref="ga88dd4d9fea9a7de30ff26dfc73b2dca7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_SYSCLK&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00085">85</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa208624a69b4a031b7ce4b9bf41a0dac"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_HSI" ref="gaa208624a69b4a031b7ce4b9bf41a0dac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_HSI&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00086">86</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga881bbb9fb274aaa98a69c6fcc64a92ab"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_HSE" ref="ga881bbb9fb274aaa98a69c6fcc64a92ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_HSE&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00087">87</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c0494e40e6a7a032b259209fb69a802"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_PLLDIV2" ref="ga1c0494e40e6a7a032b259209fb69a802" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_PLLDIV2&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL/2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00088">88</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba58c889c2c87f44aa19b81855d90870"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_PLL2" ref="gaba58c889c2c87f44aa19b81855d90870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_PLL2&nbsp;&nbsp;&nbsp;(8 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00089">89</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd2c052b8cb82b9d4f751afe49361c82"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_PLL3DIV2" ref="gafd2c052b8cb82b9d4f751afe49361c82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_PLL3DIV2&nbsp;&nbsp;&nbsp;(9 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL3/2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00090">90</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae87f8f079c9a356d6b613e890842b187"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_XT1" ref="gae87f8f079c9a356d6b613e890842b187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_XT1&nbsp;&nbsp;&nbsp;(10 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>XT1 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00091">91</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga351d3550fe3338ba2dbba564079e9380"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO_PLL3" ref="ga351d3550fe3338ba2dbba564079e9380" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO_PLL3&nbsp;&nbsp;&nbsp;(11 &lt;&lt; 24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL3 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00092">92</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab980c2814dda4c3f03e4d4ac18e339c8"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV1SRC_HSE" ref="gab980c2814dda4c3f03e4d4ac18e339c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1SRC_HSE&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00095">95</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga495a1e77396146b55b5f311b9d33316f"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV1SRC_PLL2" ref="ga495a1e77396146b55b5f311b9d33316f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1SRC_PLL2&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 source is PLL2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00096">96</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4c8a013e3354da6d132cdb91a481c3c"></a><!-- doxytag: member="hal_lld_f105_f107.h::WWDG_IRQHandler" ref="gad4c8a013e3354da6d132cdb91a481c3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_IRQHandler&nbsp;&nbsp;&nbsp;Vector40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window Watchdog. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00102">102</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga045476dfaec8c84f5e16b06b937c0c18"></a><!-- doxytag: member="hal_lld_f105_f107.h::PVD_IRQHandler" ref="ga045476dfaec8c84f5e16b06b937c0c18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PVD_IRQHandler&nbsp;&nbsp;&nbsp;Vector44</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD through EXTI Line detect. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00103">103</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3668bf2c1d66bea024e3ff1cc7f9952c"></a><!-- doxytag: member="hal_lld_f105_f107.h::TAMPER_IRQHandler" ref="ga3668bf2c1d66bea024e3ff1cc7f9952c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAMPER_IRQHandler&nbsp;&nbsp;&nbsp;Vector48</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tamper. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00105">105</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeadad366a84e3b496a18ef919a28342b"></a><!-- doxytag: member="hal_lld_f105_f107.h::RTC_IRQHandler" ref="gaeadad366a84e3b496a18ef919a28342b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IRQHandler&nbsp;&nbsp;&nbsp;Vector4C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00106">106</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cca2eaebb146655fb72e09adee7839d"></a><!-- doxytag: member="hal_lld_f105_f107.h::FLASH_IRQHandler" ref="ga3cca2eaebb146655fb72e09adee7839d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_IRQHandler&nbsp;&nbsp;&nbsp;Vector50</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00107">107</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a6d083fa78461da86a717b28973e009"></a><!-- doxytag: member="hal_lld_f105_f107.h::RCC_IRQHandler" ref="ga5a6d083fa78461da86a717b28973e009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IRQHandler&nbsp;&nbsp;&nbsp;Vector54</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RCC. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00108">108</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac468127e2887086eeafd0fc5044c8c1f"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI0_IRQHandler" ref="gac468127e2887086eeafd0fc5044c8c1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI0_IRQHandler&nbsp;&nbsp;&nbsp;Vector58</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 0. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00109">109</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0580c4052329cca57bede85ffff29de5"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI1_IRQHandler" ref="ga0580c4052329cca57bede85ffff29de5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI1_IRQHandler&nbsp;&nbsp;&nbsp;Vector5C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00110">110</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae39f987c5ace4c480d23ea000ed53f6e"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI2_IRQHandler" ref="gae39f987c5ace4c480d23ea000ed53f6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI2_IRQHandler&nbsp;&nbsp;&nbsp;Vector60</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00111">111</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6227b0b9333e766db47c3e86d57b8a4f"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI3_IRQHandler" ref="ga6227b0b9333e766db47c3e86d57b8a4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI3_IRQHandler&nbsp;&nbsp;&nbsp;Vector64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00112">112</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7dcb33a5cf9254fd25f8619c6c92ab8"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI4_IRQHandler" ref="gab7dcb33a5cf9254fd25f8619c6c92ab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI4_IRQHandler&nbsp;&nbsp;&nbsp;Vector68</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00113">113</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f7debe9fc2548ab6640825967110101"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch1_IRQHandler" ref="ga3f7debe9fc2548ab6640825967110101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch1_IRQHandler&nbsp;&nbsp;&nbsp;Vector6C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00114">114</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37d95c99d84753e4efe4909bbaae4fa1"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch2_IRQHandler" ref="ga37d95c99d84753e4efe4909bbaae4fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch2_IRQHandler&nbsp;&nbsp;&nbsp;Vector70</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00115">115</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3a67d36319fc3c153999ebbb0e0cd49"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch3_IRQHandler" ref="gaa3a67d36319fc3c153999ebbb0e0cd49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch3_IRQHandler&nbsp;&nbsp;&nbsp;Vector74</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00116">116</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76bb91040587d17a396ccb31395aa0e5"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch4_IRQHandler" ref="ga76bb91040587d17a396ccb31395aa0e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch4_IRQHandler&nbsp;&nbsp;&nbsp;Vector78</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00117">117</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbe5dfd4aed18b04f864d5fbed32f438"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch5_IRQHandler" ref="gadbe5dfd4aed18b04f864d5fbed32f438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch5_IRQHandler&nbsp;&nbsp;&nbsp;Vector7C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 5. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00118">118</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39b427886b2c2d2c7ce3be9537c1f6a2"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch6_IRQHandler" ref="ga39b427886b2c2d2c7ce3be9537c1f6a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch6_IRQHandler&nbsp;&nbsp;&nbsp;Vector80</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 6. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00119">119</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaecfa962ef95ba5a06ad60ac57e8a54ec"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA1_Ch7_IRQHandler" ref="gaecfa962ef95ba5a06ad60ac57e8a54ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Ch7_IRQHandler&nbsp;&nbsp;&nbsp;Vector84</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 Channel 7. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00120">120</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc7315be5ac997b8f347fe1e22f58adf"></a><!-- doxytag: member="hal_lld_f105_f107.h::ADC1_2_IRQHandler" ref="gabc7315be5ac997b8f347fe1e22f58adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_2_IRQHandler&nbsp;&nbsp;&nbsp;Vector88</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 and ADC2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00121">121</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fdbecfed2cdeadfec6210f7ec510fbc"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN1_TX_IRQHandler" ref="ga4fdbecfed2cdeadfec6210f7ec510fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_TX_IRQHandler&nbsp;&nbsp;&nbsp;Vector8C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN1 TX. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00122">122</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40873fbdcb268642576f45babaad5c2e"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN1_RX0_IRQHandler" ref="ga40873fbdcb268642576f45babaad5c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_RX0_IRQHandler&nbsp;&nbsp;&nbsp;Vector90</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN1 RX0. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00123">123</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8550c9680a59f697a018b283878b0648"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN1_RX1_IRQHandler" ref="ga8550c9680a59f697a018b283878b0648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_RX1_IRQHandler&nbsp;&nbsp;&nbsp;Vector94</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN1 RX1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00124">124</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6a0b35d117d66c63172d56a59ce2e20"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN1_SCE_IRQHandler" ref="gab6a0b35d117d66c63172d56a59ce2e20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_SCE_IRQHandler&nbsp;&nbsp;&nbsp;Vector98</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN1 SCE. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00125">125</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2efac0867c3c975ea4ea586013b10ce"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI9_5_IRQHandler" ref="gab2efac0867c3c975ea4ea586013b10ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI9_5_IRQHandler&nbsp;&nbsp;&nbsp;Vector9C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 9..5. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00126">126</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f33687cec484ac054656b3a9daca2c1"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM1_BRK_IRQHandler" ref="ga2f33687cec484ac054656b3a9daca2c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_BRK_IRQHandler&nbsp;&nbsp;&nbsp;VectorA0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 Break. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00127">127</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga578b4afc3dd6695f66e1b7a116c33d41"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM1_UP_IRQHandler" ref="ga578b4afc3dd6695f66e1b7a116c33d41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_UP_IRQHandler&nbsp;&nbsp;&nbsp;VectorA4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 Update. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00128">128</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga029af7575a43b2c3c6b50c62571ed21c"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM1_TRG_COM_IRQHandler" ref="ga029af7575a43b2c3c6b50c62571ed21c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_TRG_COM_IRQHandler&nbsp;&nbsp;&nbsp;VectorA8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 Trigger and Commutation. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00129">129</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f167d3dabac4824347885babe86926f"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM1_CC_IRQHandler" ref="ga3f167d3dabac4824347885babe86926f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_CC_IRQHandler&nbsp;&nbsp;&nbsp;VectorAC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM1 Capture Compare. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00131">131</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga499bdce3f1172d391e9565e9f9d07a76"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM2_IRQHandler" ref="ga499bdce3f1172d391e9565e9f9d07a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_IRQHandler&nbsp;&nbsp;&nbsp;VectorB0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00132">132</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e5c20e41d6d555efd718fc29037cc26"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM3_IRQHandler" ref="ga8e5c20e41d6d555efd718fc29037cc26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_IRQHandler&nbsp;&nbsp;&nbsp;VectorB4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00133">133</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga582fbd8d35d9280347b55cd12f65c213"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM4_IRQHandler" ref="ga582fbd8d35d9280347b55cd12f65c213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_IRQHandler&nbsp;&nbsp;&nbsp;VectorB8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00134">134</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83e61d3d4eb31c12a4369f6b1d9fa742"></a><!-- doxytag: member="hal_lld_f105_f107.h::I2C1_EV_IRQHandler" ref="ga83e61d3d4eb31c12a4369f6b1d9fa742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_EV_IRQHandler&nbsp;&nbsp;&nbsp;VectorBC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C1 Event. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00135">135</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8e382b9ce2bb267c7414c7185637654"></a><!-- doxytag: member="hal_lld_f105_f107.h::I2C1_ER_IRQHandler" ref="gad8e382b9ce2bb267c7414c7185637654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_ER_IRQHandler&nbsp;&nbsp;&nbsp;VectorC0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C1 Error. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00136">136</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b8dacb7ac76cfc954fd0db2d5e53025"></a><!-- doxytag: member="hal_lld_f105_f107.h::I2C2_EV_IRQHandler" ref="ga0b8dacb7ac76cfc954fd0db2d5e53025" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_EV_IRQHandler&nbsp;&nbsp;&nbsp;VectorC4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C2 Event. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00137">137</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a98d05b127fa293a1210397bda82007"></a><!-- doxytag: member="hal_lld_f105_f107.h::I2C2_ER_IRQHandler" ref="ga1a98d05b127fa293a1210397bda82007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_ER_IRQHandler&nbsp;&nbsp;&nbsp;VectorC8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C1 Error. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00138">138</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc38983c3ec1357840b21472ff1a2147"></a><!-- doxytag: member="hal_lld_f105_f107.h::SPI1_IRQHandler" ref="gadc38983c3ec1357840b21472ff1a2147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_IRQHandler&nbsp;&nbsp;&nbsp;VectorCC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00139">139</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaace6fa425ba2038de9ce01755070057"></a><!-- doxytag: member="hal_lld_f105_f107.h::SPI2_IRQHandler" ref="gaaace6fa425ba2038de9ce01755070057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_IRQHandler&nbsp;&nbsp;&nbsp;VectorD0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00140">140</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23182c2feafd217668e6b37c126512a1"></a><!-- doxytag: member="hal_lld_f105_f107.h::USART1_IRQHandler" ref="ga23182c2feafd217668e6b37c126512a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_IRQHandler&nbsp;&nbsp;&nbsp;VectorD4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00141">141</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga484cf268e20400bfa2cf159fd86b98be"></a><!-- doxytag: member="hal_lld_f105_f107.h::USART2_IRQHandler" ref="ga484cf268e20400bfa2cf159fd86b98be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_IRQHandler&nbsp;&nbsp;&nbsp;VectorD8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00142">142</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a246e61ab1022b289c251e48f7094aa"></a><!-- doxytag: member="hal_lld_f105_f107.h::USART3_IRQHandler" ref="ga8a246e61ab1022b289c251e48f7094aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_IRQHandler&nbsp;&nbsp;&nbsp;VectorDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00143">143</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94d705608b3377724d368a6ce381c735"></a><!-- doxytag: member="hal_lld_f105_f107.h::EXTI15_10_IRQHandler" ref="ga94d705608b3377724d368a6ce381c735" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI15_10_IRQHandler&nbsp;&nbsp;&nbsp;VectorE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI Line 15..10. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00144">144</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga649ba5a31ccb8936b7bb9be165160be4"></a><!-- doxytag: member="hal_lld_f105_f107.h::RTCAlarm_IRQHandler" ref="ga649ba5a31ccb8936b7bb9be165160be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAlarm_IRQHandler&nbsp;&nbsp;&nbsp;VectorE4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC alarm through EXTI line. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00145">145</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d10057f3ad0cec6a12f2f593ef8e4c0"></a><!-- doxytag: member="hal_lld_f105_f107.h::OTG_FS_WKUP_IRQHandler" ref="ga8d10057f3ad0cec6a12f2f593ef8e4c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTG_FS_WKUP_IRQHandler&nbsp;&nbsp;&nbsp;VectorE8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB OTG FS Wakeup through EXTI line. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00147">147</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9fe80492ed4e0fa1fd6faf58bd58e4b"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM5_IRQHandler" ref="gab9fe80492ed4e0fa1fd6faf58bd58e4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_IRQHandler&nbsp;&nbsp;&nbsp;Vector108</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM5. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00149">149</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9e1203f13593d969234331ceb55d7d2"></a><!-- doxytag: member="hal_lld_f105_f107.h::SPI3_IRQHandler" ref="gad9e1203f13593d969234331ceb55d7d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_IRQHandler&nbsp;&nbsp;&nbsp;Vector10C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00150">150</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4b19b89f21dd7c2510cf3ad18f30550"></a><!-- doxytag: member="hal_lld_f105_f107.h::UART4_IRQHandler" ref="gac4b19b89f21dd7c2510cf3ad18f30550" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_IRQHandler&nbsp;&nbsp;&nbsp;Vector110</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00151">151</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b377c7a7064b3dad2e2ef423f786786"></a><!-- doxytag: member="hal_lld_f105_f107.h::UART5_IRQHandler" ref="ga3b377c7a7064b3dad2e2ef423f786786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_IRQHandler&nbsp;&nbsp;&nbsp;Vector114</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART5. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00152">152</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae30e35a563a952a284f3f54d7f164ccd"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM6_IRQHandler" ref="gae30e35a563a952a284f3f54d7f164ccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_IRQHandler&nbsp;&nbsp;&nbsp;Vector118</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM6. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00153">153</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf58f7701209700015c8090b7904e5e3e"></a><!-- doxytag: member="hal_lld_f105_f107.h::TIM7_IRQHandler" ref="gaf58f7701209700015c8090b7904e5e3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_IRQHandler&nbsp;&nbsp;&nbsp;Vector11C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM7. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00154">154</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59e42b422ce23eb466d067abbd0098ea"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA2_Ch1_IRQHandler" ref="ga59e42b422ce23eb466d067abbd0098ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Ch1_IRQHandler&nbsp;&nbsp;&nbsp;Vector120</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 Channel1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00155">155</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae86b2cc4ca778cf1922b28e0fa0957d8"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA2_Ch2_IRQHandler" ref="gae86b2cc4ca778cf1922b28e0fa0957d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Ch2_IRQHandler&nbsp;&nbsp;&nbsp;Vector124</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 Channel2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00156">156</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3cdd76c6987693a2aeeb7ceb0c470dc"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA2_Ch3_IRQHandler" ref="gad3cdd76c6987693a2aeeb7ceb0c470dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Ch3_IRQHandler&nbsp;&nbsp;&nbsp;Vector128</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 Channel3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00157">157</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83dd1dcc65ce982a3a8dd3c7c5fdd113"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA2_Ch4_IRQHandler" ref="ga83dd1dcc65ce982a3a8dd3c7c5fdd113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Ch4_IRQHandler&nbsp;&nbsp;&nbsp;Vector12C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 Channel4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00158">158</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6621b255e85340e1c387bb1813aae2c5"></a><!-- doxytag: member="hal_lld_f105_f107.h::DMA2_Ch5_IRQHandler" ref="ga6621b255e85340e1c387bb1813aae2c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Ch5_IRQHandler&nbsp;&nbsp;&nbsp;Vector130</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 Channel5. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00159">159</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c4edc08be5bb6da369dcfa6e8904e8c"></a><!-- doxytag: member="hal_lld_f105_f107.h::ETH_IRQHandler" ref="ga9c4edc08be5bb6da369dcfa6e8904e8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_IRQHandler&nbsp;&nbsp;&nbsp;Vector134</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ethernet. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00160">160</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37e42fa5ac97c2b11a675203babde70d"></a><!-- doxytag: member="hal_lld_f105_f107.h::ETH_WKUP_IRQHandler" ref="ga37e42fa5ac97c2b11a675203babde70d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_WKUP_IRQHandler&nbsp;&nbsp;&nbsp;Vector138</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ethernet Wakeup through EXTI line. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00161">161</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0032aa0dc56f382b429d42689cd328b4"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN2_TX_IRQHandler" ref="ga0032aa0dc56f382b429d42689cd328b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_TX_IRQHandler&nbsp;&nbsp;&nbsp;Vector13C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN2 TX. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00163">163</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fd3a1d20f78823270967f8d8595850b"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN2_RX0_IRQHandler" ref="ga1fd3a1d20f78823270967f8d8595850b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_RX0_IRQHandler&nbsp;&nbsp;&nbsp;Vector140</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN2 RX0. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00164">164</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43e709ac3b25920cf21b816943432a38"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN2_RX1_IRQHandler" ref="ga43e709ac3b25920cf21b816943432a38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_RX1_IRQHandler&nbsp;&nbsp;&nbsp;Vector144</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN2 RX1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00165">165</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac20ce4961b11559841c17ba37d472cd6"></a><!-- doxytag: member="hal_lld_f105_f107.h::CAN2_SCE_IRQHandler" ref="gac20ce4961b11559841c17ba37d472cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_SCE_IRQHandler&nbsp;&nbsp;&nbsp;Vector148</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN2 SCE. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00166">166</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga102dbe2f5d20558c66a47ebe99b4eb59"></a><!-- doxytag: member="hal_lld_f105_f107.h::OTG_FS_IRQHandler" ref="ga102dbe2f5d20558c66a47ebe99b4eb59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTG_FS_IRQHandler&nbsp;&nbsp;&nbsp;Vector14C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB OTG FS. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00167">167</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29204b81c265dd6e124fbcf12a2c8d6f"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_SW" ref="ga29204b81c265dd6e124fbcf12a2c8d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&nbsp;&nbsp;&nbsp;STM32_SW_PLL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Main clock source selection. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>If the selected clock source is not the PLL then the PLL is not initialized and started. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00181">181</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga811cfbd049f0ab00976def9593849d32"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLSRC" ref="ga811cfbd049f0ab00976def9593849d32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&nbsp;&nbsp;&nbsp;STM32_PLLSRC_PREDIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock source for the PLL. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00192">192</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5d0895fa37888c0446d8caf0121e172"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV1SRC" ref="gad5d0895fa37888c0446d8caf0121e172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1SRC&nbsp;&nbsp;&nbsp;STM32_PREDIV1SRC_PLL2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PREDIV1 clock source. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00203">203</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga698d65e5cf1da8551890221a2189bc88"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV1_VALUE" ref="ga698d65e5cf1da8551890221a2189bc88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1_VALUE&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PREDIV1 division factor. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The allowed range is 1...16. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00215">215</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0015fc8f73017358a7025ba57a265a11"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLMUL_VALUE" ref="ga0015fc8f73017358a7025ba57a265a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&nbsp;&nbsp;&nbsp;9</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL multiplier value. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The allowed range is 4...9. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00225">225</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cfdffd3cdc62840504ae644898f3b7f"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV2_VALUE" ref="ga8cfdffd3cdc62840504ae644898f3b7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV2_VALUE&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PREDIV2 division factor. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This setting has only effect if the PLL2 is selected as the clock source for the PLL. </dd>
<dd>
The allowed range is 1...16. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00237">237</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa203a24b063db3b89deefe370fcca6c9"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLL2MUL_VALUE" ref="gaa203a24b063db3b89deefe370fcca6c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2MUL_VALUE&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL2 multiplier value. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00246">246</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga035ea0d8259c0f89306c6a7d344705f2"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HPRE" ref="ga035ea0d8259c0f89306c6a7d344705f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&nbsp;&nbsp;&nbsp;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AHB prescaler value. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00255">255</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE1" ref="ga5f9c3734d5d06c9ccd5214af5c78c4f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&nbsp;&nbsp;&nbsp;STM32_PPRE1_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>APB1 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00262">262</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3670f3886d02bb3010016bbf0db0db83"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PPRE2" ref="ga3670f3886d02bb3010016bbf0db0db83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&nbsp;&nbsp;&nbsp;STM32_PPRE2_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>APB2 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00269">269</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga671b452f988ee9b64e128fad72f656e6"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_ADCPRE" ref="ga671b452f988ee9b64e128fad72f656e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE&nbsp;&nbsp;&nbsp;STM32_ADCPRE_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00276">276</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b24026a48ef156dcb642b6e55a68e02"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_MCO" ref="ga5b24026a48ef156dcb642b6e55a68e02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO&nbsp;&nbsp;&nbsp;STM32_MCO_NOCLOCK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MCO pin setting. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00283">283</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cd0a9d4caf6456edd91d03068d2c1a6"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV1" ref="ga3cd0a9d4caf6456edd91d03068d2c1a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1&nbsp;&nbsp;&nbsp;((STM32_PREDIV1_VALUE - 1) &lt;&lt; 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PREDIV1 field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00295">295</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadeffe5c986a74375f482ec77d2492865"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV2" ref="gadeffe5c986a74375f482ec77d2492865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV2&nbsp;&nbsp;&nbsp;((STM32_PREDIV2_VALUE - 1) &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PREDIV2 field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00305">305</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9889ca83d58a738f5758b4c300433f2a"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLMUL" ref="ga9889ca83d58a738f5758b4c300433f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL&nbsp;&nbsp;&nbsp;((STM32_PLLMUL_VALUE - 2) &lt;&lt; 18)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLLMUL field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00315">315</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10d77f6e8d390a8a80ce68bfba91bf18"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLL2MUL" ref="ga10d77f6e8d390a8a80ce68bfba91bf18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2MUL&nbsp;&nbsp;&nbsp;((STM32_PLLMUL_VALUE - 2) &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL2MUL field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00325">325</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae15492b9d08df4e93f8ce887edd47cfb"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLL2CLKIN" ref="gae15492b9d08df4e93f8ce887edd47cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2CLKIN&nbsp;&nbsp;&nbsp;(STM32_HSECLK / STM32_PREDIV2_VALUE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL2 input frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00340">340</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42b9244074aa701666ee2062231c300d"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLL2CLKOUT" ref="ga42b9244074aa701666ee2062231c300d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2CLKOUT&nbsp;&nbsp;&nbsp;(STM32_PLL2CLKIN * STM32_PLL2MUL_VALUE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL2 output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00350">350</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84b992d7cf08100f320f3806b38063fd"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PREDIV1CLK" ref="ga84b992d7cf08100f320f3806b38063fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1CLK&nbsp;&nbsp;&nbsp;STM32_PLL2CLKOUT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PREDIV1 input frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00362">362</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b32be6543b6d55b0505288f268ddbe1"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLCLKIN" ref="ga0b32be6543b6d55b0505288f268ddbe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKIN&nbsp;&nbsp;&nbsp;(STM32_PREDIV1CLK / STM32_PREDIV1_VALUE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00373">373</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PLLCLKOUT" ref="ga551b4e93d2b76245c4b912ebfc54f9f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKOUT&nbsp;&nbsp;&nbsp;(STM32_PLLCLKIN * STM32_PLLMUL_VALUE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00388">388</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81594f71c9bc1c1fde4e5207e5133777"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_SYSCLK" ref="ga81594f71c9bc1c1fde4e5207e5133777" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK&nbsp;&nbsp;&nbsp;STM32_PLLCLKOUT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System clock source. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00399">399</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga918128f20df10ac68bd73605007bccf1"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_HCLK" ref="ga918128f20df10ac68bd73605007bccf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HCLK&nbsp;&nbsp;&nbsp;(STM32_SYSCLK / 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AHB frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00417">417</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79d8b0164de9c4437da78024b0ed94cb"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PCLK1" ref="ga79d8b0164de9c4437da78024b0ed94cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1&nbsp;&nbsp;&nbsp;(STM32_HCLK / 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>APB1 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00447">447</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a19a811dd0dadfed94695a579997cec"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_PCLK2" ref="ga2a19a811dd0dadfed94695a579997cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2&nbsp;&nbsp;&nbsp;(STM32_HCLK / 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>APB2 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00469">469</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62f559490a97de4746d6963d946e1e37"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_ADCCLK" ref="ga62f559490a97de4746d6963d946e1e37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCCLK&nbsp;&nbsp;&nbsp;(STM32_PCLK2 / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00491">491</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d53f5e948e73dc86013349c17f742f3"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_TIMCLK1" ref="ga8d53f5e948e73dc86013349c17f742f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK1&nbsp;&nbsp;&nbsp;(STM32_PCLK1 * 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timers 2, 3, 4, 5, 6, 7 clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00511">511</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacacec831f4aa8037c710ab56c7a73686"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_TIMCLK2" ref="gacacec831f4aa8037c710ab56c7a73686" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK2&nbsp;&nbsp;&nbsp;(STM32_PCLK2 * 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer 1 clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00520">520</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a><!-- doxytag: member="hal_lld_f105_f107.h::STM32_FLASHBITS" ref="ga59b3885d4e2a3f63cfeb9ae58b6da563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_FLASHBITS&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash settings. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00529">529</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:29 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
