[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI4LQSPI|Queue",
    "duplicate":"~AXI4LQSPI|AXI4LQSPI/tx_fifo:Queue",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI4LQSPI|Queue_1",
    "duplicate":"~AXI4LQSPI|AXI4LQSPI/rx_fifo:Queue",
    "index":0.8333333333333334
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"AXI4LQSPI.AXI4LQSPI.slave_port_R_bits_RESP",
    "enumTypeName":"amba.axi4l.Response"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"amba.axi4l.Response",
    "definition":{
      "OKAY":0,
      "EXOKAY":1,
      "SLVERR":2,
      "DECERR":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"AXI4LQSPI.AXI4LQSPI.slave_port_B_bits_RESP",
    "enumTypeName":"amba.axi4l.Response"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog"
  }
]