AArch64 S+tlbi-sync.ishptedb1p+popl
Variant=vmsa
{ 
  int y[2]={0,0};
  [PTE(x)]=(oa:PA(x), db:0);
  0:X0=PTE(x); 0:X1=(oa:PA(x), db:1); 
  0:X3=y; 0:X4=x;
  1:X3=y; 1:X4=x;
}
 P0              | P1             ;
 STR X1,[X0]     | LDR W2,[X3,#4] ;
 DSB ISH         | MOV W5,#2      ;
 LSR X5,X4,#12   |L0:             ;
 TLBI VAAE1IS,X5 | STLR W5,[X4]   ;
 DSB ISH         |                ;
 MOV W2,#1       |                ;
 STR W2,[X3,#4]  |                ;
exists (1:X2=1 /\ fault(P1:L0,x,MMU:Permission))
