|CU_Test
Inp[0] => IR_Data_H.DATAB
Inp[0] => IR_Data_L[0].DATAIN
Inp[1] => IR_Data_H.DATAB
Inp[1] => IR_Data_L[1].DATAIN
Inp[2] => IR_Data_H.DATAB
Inp[2] => IR_Data_L[2].DATAIN
Inp[3] => IR_Data_H.DATAB
Inp[3] => IR_Data_L[3].DATAIN
Inp[4] => IR_Data_H.DATAB
Inp[4] => IR_Data_L[4].DATAIN
Inp[5] => IR_Data_H.DATAB
Inp[5] => IR_Data_L[5].DATAIN
Inp[6] => IR_Data_H.DATAB
Inp[6] => IR_Data_L[6].DATAIN
Inp[7] => IR_Data_H.DATAB
Inp[7] => IR_Data_L[7].DATAIN
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H.OUTPUTSELECT
HOL => IR_Data_H[0].ENA
HOL => IR_Data_H[1].ENA
HOL => IR_Data_H[2].ENA
HOL => IR_Data_H[3].ENA
HOL => IR_Data_H[4].ENA
HOL => IR_Data_H[5].ENA
HOL => IR_Data_H[6].ENA
HOL => IR_Data_H[7].ENA
HOL => IR_Data_L[0].ENA
HOL => IR_Data_L[1].ENA
HOL => IR_Data_L[2].ENA
HOL => IR_Data_L[3].ENA
HOL => IR_Data_L[4].ENA
HOL => IR_Data_L[5].ENA
HOL => IR_Data_L[6].ENA
HOL => IR_Data_L[7].ENA
Table_Switch => Dig5[0].OUTPUTSELECT
Table_Switch => Dig5[1].OUTPUTSELECT
Table_Switch => Dig5[2].OUTPUTSELECT
Table_Switch => Dig5[3].OUTPUTSELECT
Table_Switch => Dig5[4].OUTPUTSELECT
Table_Switch => Dig5[5].OUTPUTSELECT
Table_Switch => Dig5[6].OUTPUTSELECT
Table_Switch => Dig4[0].OUTPUTSELECT
Table_Switch => Dig4[1].OUTPUTSELECT
Table_Switch => Dig4[2].OUTPUTSELECT
Table_Switch => Dig4[3].OUTPUTSELECT
Table_Switch => Dig4[4].OUTPUTSELECT
Table_Switch => Dig4[5].OUTPUTSELECT
Table_Switch => Dig4[6].OUTPUTSELECT
Table_Switch => Dig3[0].OUTPUTSELECT
Table_Switch => Dig3[1].OUTPUTSELECT
Table_Switch => Dig3[2].OUTPUTSELECT
Table_Switch => Dig3[3].OUTPUTSELECT
Table_Switch => Dig3[4].OUTPUTSELECT
Table_Switch => Dig3[5].OUTPUTSELECT
Table_Switch => Dig3[6].OUTPUTSELECT
Table_Switch => Dig2[0].OUTPUTSELECT
Table_Switch => Dig2[1].OUTPUTSELECT
Table_Switch => Dig2[2].OUTPUTSELECT
Table_Switch => Dig2[3].OUTPUTSELECT
Table_Switch => Dig2[4].OUTPUTSELECT
Table_Switch => Dig2[5].OUTPUTSELECT
Table_Switch => Dig2[6].OUTPUTSELECT
Table_Switch => Dig1[0].OUTPUTSELECT
Table_Switch => Dig1[1].OUTPUTSELECT
Table_Switch => Dig1[2].OUTPUTSELECT
Table_Switch => Dig1[3].OUTPUTSELECT
Table_Switch => Dig1[4].OUTPUTSELECT
Table_Switch => Dig1[5].OUTPUTSELECT
Table_Switch => Dig1[6].OUTPUTSELECT
Table_Switch => Table_Led[1].DATAIN
Table_Switch => Table_Led[0].DATAIN
ClkUser => SC:SC1.clk
Clk => Clock_controll_50MHZ_T_50HZ:CC.clkin
ClearTime => SC:SC1.clear
Dig1[0] <= Dig1[0].DB_MAX_OUTPUT_PORT_TYPE
Dig1[1] <= Dig1[1].DB_MAX_OUTPUT_PORT_TYPE
Dig1[2] <= Dig1[2].DB_MAX_OUTPUT_PORT_TYPE
Dig1[3] <= Dig1[3].DB_MAX_OUTPUT_PORT_TYPE
Dig1[4] <= Dig1[4].DB_MAX_OUTPUT_PORT_TYPE
Dig1[5] <= Dig1[5].DB_MAX_OUTPUT_PORT_TYPE
Dig1[6] <= Dig1[6].DB_MAX_OUTPUT_PORT_TYPE
Dig2[0] <= Dig2[0].DB_MAX_OUTPUT_PORT_TYPE
Dig2[1] <= Dig2[1].DB_MAX_OUTPUT_PORT_TYPE
Dig2[2] <= Dig2[2].DB_MAX_OUTPUT_PORT_TYPE
Dig2[3] <= Dig2[3].DB_MAX_OUTPUT_PORT_TYPE
Dig2[4] <= Dig2[4].DB_MAX_OUTPUT_PORT_TYPE
Dig2[5] <= Dig2[5].DB_MAX_OUTPUT_PORT_TYPE
Dig2[6] <= Dig2[6].DB_MAX_OUTPUT_PORT_TYPE
Dig3[0] <= Dig3[0].DB_MAX_OUTPUT_PORT_TYPE
Dig3[1] <= Dig3[1].DB_MAX_OUTPUT_PORT_TYPE
Dig3[2] <= Dig3[2].DB_MAX_OUTPUT_PORT_TYPE
Dig3[3] <= Dig3[3].DB_MAX_OUTPUT_PORT_TYPE
Dig3[4] <= Dig3[4].DB_MAX_OUTPUT_PORT_TYPE
Dig3[5] <= Dig3[5].DB_MAX_OUTPUT_PORT_TYPE
Dig3[6] <= Dig3[6].DB_MAX_OUTPUT_PORT_TYPE
Dig4[0] <= Dig4[0].DB_MAX_OUTPUT_PORT_TYPE
Dig4[1] <= Dig4[1].DB_MAX_OUTPUT_PORT_TYPE
Dig4[2] <= Dig4[2].DB_MAX_OUTPUT_PORT_TYPE
Dig4[3] <= Dig4[3].DB_MAX_OUTPUT_PORT_TYPE
Dig4[4] <= Dig4[4].DB_MAX_OUTPUT_PORT_TYPE
Dig4[5] <= Dig4[5].DB_MAX_OUTPUT_PORT_TYPE
Dig4[6] <= Dig4[6].DB_MAX_OUTPUT_PORT_TYPE
Dig5[0] <= Dig5[0].DB_MAX_OUTPUT_PORT_TYPE
Dig5[1] <= Dig5[1].DB_MAX_OUTPUT_PORT_TYPE
Dig5[2] <= Dig5[2].DB_MAX_OUTPUT_PORT_TYPE
Dig5[3] <= Dig5[3].DB_MAX_OUTPUT_PORT_TYPE
Dig5[4] <= Dig5[4].DB_MAX_OUTPUT_PORT_TYPE
Dig5[5] <= Dig5[5].DB_MAX_OUTPUT_PORT_TYPE
Dig5[6] <= Dig5[6].DB_MAX_OUTPUT_PORT_TYPE
DigT[0] <= DigT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DigT[1] <= DigT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DigT[2] <= DigT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DigT[3] <= DigT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DigT[4] <= DigT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DigT[5] <= DigT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DigT[6] <= DigT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Table_Led[0] <= Table_Switch.DB_MAX_OUTPUT_PORT_TYPE
Table_Led[1] <= Table_Switch.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|Clock_controll_50MHZ_T_50HZ:CC
clkin => clkout_s.CLK
clkin => CH[0].CLK
clkin => CH[1].CLK
clkin => CH[2].CLK
clkin => CH[3].CLK
clkin => CH[4].CLK
clkin => CH[5].CLK
clkin => CH[6].CLK
clkin => CH[7].CLK
clkin => CH[8].CLK
clkin => CH[9].CLK
clkin => CH[10].CLK
clkin => CH[11].CLK
clkin => CH[12].CLK
clkin => CH[13].CLK
clkin => CH[14].CLK
clkin => CH[15].CLK
clkin => CH[16].CLK
clkin => CH[17].CLK
clkin => CH[18].CLK
clkin => CH[19].CLK
EN => CH[19].IN0
EN => clkout_s.ENA
EN => CH[19].ENA
EN => CH[18].ENA
EN => CH[17].ENA
EN => CH[16].ENA
EN => CH[15].ENA
EN => CH[14].ENA
EN => CH[13].ENA
EN => CH[12].ENA
EN => CH[11].ENA
EN => CH[10].ENA
EN => CH[9].ENA
EN => CH[8].ENA
EN => CH[7].ENA
EN => CH[6].ENA
EN => CH[5].ENA
EN => CH[4].ENA
EN => CH[3].ENA
EN => CH[2].ENA
EN => CH[1].ENA
EN => CH[0].ENA
reset => clkout_s.OUTPUTSELECT
reset => CH[19].IN1
clkout <= clkout_s.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|SC:SC1
clk => S_SCout[0].CLK
clk => S_SCout[1].CLK
clk => S_SCout[2].CLK
clk => S_SCout[3].CLK
clk => SS_SCout[0].CLK
clk => SS_SCout[1].CLK
clk => SS_SCout[2].CLK
clk => SS_SCout[3].CLK
clear => S_SCout.OUTPUTSELECT
clear => S_SCout.OUTPUTSELECT
clear => S_SCout.OUTPUTSELECT
clear => S_SCout.OUTPUTSELECT
clear => SS_SCout.OUTPUTSELECT
clear => SS_SCout.OUTPUTSELECT
clear => SS_SCout.OUTPUTSELECT
clear => SS_SCout.OUTPUTSELECT
En => S_SCout.OUTPUTSELECT
En => S_SCout.OUTPUTSELECT
En => S_SCout.OUTPUTSELECT
En => S_SCout.OUTPUTSELECT
En => SS_SCout.OUTPUTSELECT
En => SS_SCout.OUTPUTSELECT
En => SS_SCout.OUTPUTSELECT
En => SS_SCout.OUTPUTSELECT
SCout[0] <= S_SCout[0].DB_MAX_OUTPUT_PORT_TYPE
SCout[1] <= S_SCout[1].DB_MAX_OUTPUT_PORT_TYPE
SCout[2] <= S_SCout[2].DB_MAX_OUTPUT_PORT_TYPE
SCout[3] <= S_SCout[3].DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|Decoder4:DEC
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
o[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|CU_16:CU1
inir[0] => So.IN0
inir[1] => incrpc.IN1
inir[2] => incrpc.IN1
inir[3] => incrpc.IN1
inir[4] => incrpc.IN1
inir[5] => incrac.IN1
inir[6] => IENo.IN1
inir[6] => ALUsel.IN1
inir[7] => IENo.IN1
inir[7] => ALUsel.IN1
inir[8] => FGOout.IN1
inir[8] => NotE.IN1
inir[9] => FGIout.IN1
inir[9] => ALUsel.IN1
inir[10] => loadoutr.IN1
inir[10] => clearE.IN1
inir[11] => clearac.IN1
inir[11] => ALUsel.IN1
inir[12] => Decoder3:U1.sel[0]
inir[13] => Decoder3:U1.sel[1]
inir[14] => Decoder3:U1.sel[2]
inir[15] => p.IN1
inir[15] => laodar.IN1
inir[15] => R_s.IN1
DR0 => incrpc.IN1
AC15 => incrpc.IN1
AC15 => incrpc.IN1
T0 => laodar.IN0
T0 => loadtr.IN0
T0 => clearar.IN0
T0 => Rout.IN0
T1 => laodir.IN0
T1 => w.IN0
T1 => Rout.IN1
T2 => laodar.IN0
T2 => incrpc.IN0
T2 => Rout.IN1
T3 => R_s.IN1
T3 => p.IN1
T3 => laodar.IN1
T3 => loadE.IN1
T4 => loadpc.IN1
T4 => laoddr.IN1
T4 => laoddr.IN1
T4 => laoddr.IN1
T4 => laoddr.IN1
T4 => w.IN1
T4 => w.IN1
T5 => loadpc.IN1
T5 => incrdr.IN1
T5 => ALUsel.IN1
T5 => ALUsel.IN1
T5 => ALUsel.IN1
T6 => w.IN1
FGIin => incrpc.IN1
FGIin => Rout.IN0
FGOin => incrpc.IN1
FGOin => Rout.IN1
FGIout <= FGIout.DB_MAX_OUTPUT_PORT_TYPE
FGOout <= FGOout.DB_MAX_OUTPUT_PORT_TYPE
ALUsel[0] <= ALUsel.DB_MAX_OUTPUT_PORT_TYPE
ALUsel[1] <= ALUsel.DB_MAX_OUTPUT_PORT_TYPE
ALUsel[2] <= ALUsel.DB_MAX_OUTPUT_PORT_TYPE
laodar <= laodar.DB_MAX_OUTPUT_PORT_TYPE
loadpc <= loadpc.DB_MAX_OUTPUT_PORT_TYPE
laoddr <= laoddr.DB_MAX_OUTPUT_PORT_TYPE
loadac <= loadac.DB_MAX_OUTPUT_PORT_TYPE
laodir <= laodir.DB_MAX_OUTPUT_PORT_TYPE
loadtr <= loadtr.DB_MAX_OUTPUT_PORT_TYPE
loadoutr <= loadoutr.DB_MAX_OUTPUT_PORT_TYPE
w <= w.DB_MAX_OUTPUT_PORT_TYPE
r <= r.DB_MAX_OUTPUT_PORT_TYPE
clearar <= clearar.DB_MAX_OUTPUT_PORT_TYPE
clearpc <= w.DB_MAX_OUTPUT_PORT_TYPE
clearac <= clearac.DB_MAX_OUTPUT_PORT_TYPE
incrar <= loadpc.DB_MAX_OUTPUT_PORT_TYPE
incrpc <= incrpc.DB_MAX_OUTPUT_PORT_TYPE
incrdr <= incrdr.DB_MAX_OUTPUT_PORT_TYPE
incrac <= incrac.DB_MAX_OUTPUT_PORT_TYPE
clearsc <= clearsc.DB_MAX_OUTPUT_PORT_TYPE
selb[0] <= selb.DB_MAX_OUTPUT_PORT_TYPE
selb[1] <= selb.DB_MAX_OUTPUT_PORT_TYPE
selb[2] <= selb.DB_MAX_OUTPUT_PORT_TYPE
Rin => loadtr.IN1
Rin => w.IN1
Rin => clearar.IN1
Rin => incrpc.IN1
Rin => So.IN1
Rin => laodar.IN1
Rin => laodar.IN1
Rin => laodir.IN1
IENin => Rout.IN1
Rout <= Rout$latch.DB_MAX_OUTPUT_PORT_TYPE
Ein => incrpc.IN1
loadE <= loadE.DB_MAX_OUTPUT_PORT_TYPE
NotE <= NotE.DB_MAX_OUTPUT_PORT_TYPE
clearE <= clearE.DB_MAX_OUTPUT_PORT_TYPE
AC0 => incrpc.IN1
IENo <= IENo.DB_MAX_OUTPUT_PORT_TYPE
So <= So.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|CU_16:CU1|Decoder3:U1
sel[0] => Equal0.IN2
sel[0] => Equal1.IN0
sel[0] => Equal2.IN2
sel[0] => Equal3.IN1
sel[0] => Equal4.IN2
sel[0] => Equal5.IN1
sel[0] => Equal6.IN2
sel[0] => Equal7.IN2
sel[1] => Equal0.IN1
sel[1] => Equal1.IN2
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN1
sel[1] => Equal5.IN2
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN1
sel[2] => Equal2.IN1
sel[2] => Equal3.IN2
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
o[0] <= o[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|CONVERTER:CON1
INS[0] => Mod0.IN31
INS[0] => Div0.IN19
INS[1] => Mod0.IN30
INS[1] => Div0.IN18
INS[2] => Mod0.IN29
INS[2] => Div0.IN17
INS[3] => Mod0.IN28
INS[3] => Div0.IN16
INS[4] => Mod0.IN27
INS[4] => Div0.IN15
INS[5] => Mod0.IN26
INS[5] => Div0.IN14
INS[6] => Mod0.IN25
INS[6] => Div0.IN13
INS[7] => Mod0.IN24
INS[7] => Div0.IN12
INS[8] => Mod0.IN23
INS[8] => Div0.IN11
INS[9] => Mod0.IN22
INS[9] => Div0.IN10
INS[10] => Mod0.IN21
INS[10] => Div0.IN9
INS[11] => Mod0.IN20
INS[11] => Div0.IN8
INS[12] => Mod0.IN19
INS[12] => Div0.IN7
INS[13] => Mod0.IN18
INS[13] => Div0.IN6
INS[14] => Mod0.IN17
INS[14] => Div0.IN5
INS[15] => Mod0.IN16
INS[15] => Div0.IN4
datadig1[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig2[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig3[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig4[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig5[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|CONVERTER:CON2
INS[0] => Mod0.IN31
INS[0] => Div0.IN19
INS[1] => Mod0.IN30
INS[1] => Div0.IN18
INS[2] => Mod0.IN29
INS[2] => Div0.IN17
INS[3] => Mod0.IN28
INS[3] => Div0.IN16
INS[4] => Mod0.IN27
INS[4] => Div0.IN15
INS[5] => Mod0.IN26
INS[5] => Div0.IN14
INS[6] => Mod0.IN25
INS[6] => Div0.IN13
INS[7] => Mod0.IN24
INS[7] => Div0.IN12
INS[8] => Mod0.IN23
INS[8] => Div0.IN11
INS[9] => Mod0.IN22
INS[9] => Div0.IN10
INS[10] => Mod0.IN21
INS[10] => Div0.IN9
INS[11] => Mod0.IN20
INS[11] => Div0.IN8
INS[12] => Mod0.IN19
INS[12] => Div0.IN7
INS[13] => Mod0.IN18
INS[13] => Div0.IN6
INS[14] => Mod0.IN17
INS[14] => Div0.IN5
INS[15] => Mod0.IN16
INS[15] => Div0.IN4
datadig1[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig1[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
datadig2[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig2[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
datadig3[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig3[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
datadig4[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig4[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
datadig5[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
datadig5[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|Disp_CA:DIS1
datadig1[0] => Mux0.IN19
datadig1[0] => Mux1.IN19
datadig1[0] => Mux2.IN10
datadig1[0] => Mux3.IN19
datadig1[0] => Mux4.IN10
datadig1[0] => Mux5.IN10
datadig1[0] => Mux6.IN19
datadig1[1] => Mux0.IN18
datadig1[1] => Mux1.IN18
datadig1[1] => Mux2.IN9
datadig1[1] => Mux3.IN18
datadig1[1] => Mux4.IN9
datadig1[1] => Mux5.IN9
datadig1[1] => Mux6.IN18
datadig1[2] => Mux0.IN17
datadig1[2] => Mux1.IN17
datadig1[2] => Mux2.IN8
datadig1[2] => Mux3.IN17
datadig1[2] => Mux4.IN8
datadig1[2] => Mux5.IN8
datadig1[2] => Mux6.IN17
datadig1[3] => Mux0.IN16
datadig1[3] => Mux1.IN16
datadig1[3] => Mux3.IN16
datadig1[3] => Mux6.IN16
datadig2[0] => Mux7.IN19
datadig2[0] => Mux8.IN19
datadig2[0] => Mux9.IN10
datadig2[0] => Mux10.IN19
datadig2[0] => Mux11.IN10
datadig2[0] => Mux12.IN10
datadig2[0] => Mux13.IN19
datadig2[1] => Mux7.IN18
datadig2[1] => Mux8.IN18
datadig2[1] => Mux9.IN9
datadig2[1] => Mux10.IN18
datadig2[1] => Mux11.IN9
datadig2[1] => Mux12.IN9
datadig2[1] => Mux13.IN18
datadig2[2] => Mux7.IN17
datadig2[2] => Mux8.IN17
datadig2[2] => Mux9.IN8
datadig2[2] => Mux10.IN17
datadig2[2] => Mux11.IN8
datadig2[2] => Mux12.IN8
datadig2[2] => Mux13.IN17
datadig2[3] => Mux7.IN16
datadig2[3] => Mux8.IN16
datadig2[3] => Mux10.IN16
datadig2[3] => Mux13.IN16
datadig3[0] => Mux14.IN19
datadig3[0] => Mux15.IN19
datadig3[0] => Mux16.IN10
datadig3[0] => Mux17.IN19
datadig3[0] => Mux18.IN10
datadig3[0] => Mux19.IN10
datadig3[0] => Mux20.IN19
datadig3[1] => Mux14.IN18
datadig3[1] => Mux15.IN18
datadig3[1] => Mux16.IN9
datadig3[1] => Mux17.IN18
datadig3[1] => Mux18.IN9
datadig3[1] => Mux19.IN9
datadig3[1] => Mux20.IN18
datadig3[2] => Mux14.IN17
datadig3[2] => Mux15.IN17
datadig3[2] => Mux16.IN8
datadig3[2] => Mux17.IN17
datadig3[2] => Mux18.IN8
datadig3[2] => Mux19.IN8
datadig3[2] => Mux20.IN17
datadig3[3] => Mux14.IN16
datadig3[3] => Mux15.IN16
datadig3[3] => Mux17.IN16
datadig3[3] => Mux20.IN16
datadig4[0] => Mux21.IN19
datadig4[0] => Mux22.IN19
datadig4[0] => Mux23.IN10
datadig4[0] => Mux24.IN19
datadig4[0] => Mux25.IN10
datadig4[0] => Mux26.IN10
datadig4[0] => Mux27.IN19
datadig4[1] => Mux21.IN18
datadig4[1] => Mux22.IN18
datadig4[1] => Mux23.IN9
datadig4[1] => Mux24.IN18
datadig4[1] => Mux25.IN9
datadig4[1] => Mux26.IN9
datadig4[1] => Mux27.IN18
datadig4[2] => Mux21.IN17
datadig4[2] => Mux22.IN17
datadig4[2] => Mux23.IN8
datadig4[2] => Mux24.IN17
datadig4[2] => Mux25.IN8
datadig4[2] => Mux26.IN8
datadig4[2] => Mux27.IN17
datadig4[3] => Mux21.IN16
datadig4[3] => Mux22.IN16
datadig4[3] => Mux24.IN16
datadig4[3] => Mux27.IN16
datadig5[0] => Mux28.IN19
datadig5[0] => Mux29.IN19
datadig5[0] => Mux30.IN10
datadig5[0] => Mux31.IN19
datadig5[0] => Mux32.IN10
datadig5[0] => Mux33.IN10
datadig5[0] => Mux34.IN19
datadig5[1] => Mux28.IN18
datadig5[1] => Mux29.IN18
datadig5[1] => Mux30.IN9
datadig5[1] => Mux31.IN18
datadig5[1] => Mux32.IN9
datadig5[1] => Mux33.IN9
datadig5[1] => Mux34.IN18
datadig5[2] => Mux28.IN17
datadig5[2] => Mux29.IN17
datadig5[2] => Mux30.IN8
datadig5[2] => Mux31.IN17
datadig5[2] => Mux32.IN8
datadig5[2] => Mux33.IN8
datadig5[2] => Mux34.IN17
datadig5[3] => Mux28.IN16
datadig5[3] => Mux29.IN16
datadig5[3] => Mux31.IN16
datadig5[3] => Mux34.IN16
Clk => dig5[0]~reg0.CLK
Clk => dig5[1]~reg0.CLK
Clk => dig5[2]~reg0.CLK
Clk => dig5[3]~reg0.CLK
Clk => dig5[4]~reg0.CLK
Clk => dig5[5]~reg0.CLK
Clk => dig5[6]~reg0.CLK
Clk => dig4[0]~reg0.CLK
Clk => dig4[1]~reg0.CLK
Clk => dig4[2]~reg0.CLK
Clk => dig4[3]~reg0.CLK
Clk => dig4[4]~reg0.CLK
Clk => dig4[5]~reg0.CLK
Clk => dig4[6]~reg0.CLK
Clk => dig3[0]~reg0.CLK
Clk => dig3[1]~reg0.CLK
Clk => dig3[2]~reg0.CLK
Clk => dig3[3]~reg0.CLK
Clk => dig3[4]~reg0.CLK
Clk => dig3[5]~reg0.CLK
Clk => dig3[6]~reg0.CLK
Clk => dig2[0]~reg0.CLK
Clk => dig2[1]~reg0.CLK
Clk => dig2[2]~reg0.CLK
Clk => dig2[3]~reg0.CLK
Clk => dig2[4]~reg0.CLK
Clk => dig2[5]~reg0.CLK
Clk => dig2[6]~reg0.CLK
Clk => dig1[0]~reg0.CLK
Clk => dig1[1]~reg0.CLK
Clk => dig1[2]~reg0.CLK
Clk => dig1[3]~reg0.CLK
Clk => dig1[4]~reg0.CLK
Clk => dig1[5]~reg0.CLK
Clk => dig1[6]~reg0.CLK
dig1[0] <= dig1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[1] <= dig1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[2] <= dig1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[3] <= dig1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[4] <= dig1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[5] <= dig1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[6] <= dig1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[0] <= dig2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[1] <= dig2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[2] <= dig2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[3] <= dig2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[4] <= dig2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[5] <= dig2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[6] <= dig2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[0] <= dig3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[1] <= dig3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[2] <= dig3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[3] <= dig3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[4] <= dig3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[5] <= dig3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[6] <= dig3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[0] <= dig4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[1] <= dig4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[2] <= dig4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[3] <= dig4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[4] <= dig4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[5] <= dig4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[6] <= dig4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[0] <= dig5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[1] <= dig5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[2] <= dig5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[3] <= dig5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[4] <= dig5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[5] <= dig5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[6] <= dig5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CU_Test|Disp_CA:DIS2
datadig1[0] => Mux0.IN19
datadig1[0] => Mux1.IN19
datadig1[0] => Mux2.IN10
datadig1[0] => Mux3.IN19
datadig1[0] => Mux4.IN10
datadig1[0] => Mux5.IN10
datadig1[0] => Mux6.IN19
datadig1[1] => Mux0.IN18
datadig1[1] => Mux1.IN18
datadig1[1] => Mux2.IN9
datadig1[1] => Mux3.IN18
datadig1[1] => Mux4.IN9
datadig1[1] => Mux5.IN9
datadig1[1] => Mux6.IN18
datadig1[2] => Mux0.IN17
datadig1[2] => Mux1.IN17
datadig1[2] => Mux2.IN8
datadig1[2] => Mux3.IN17
datadig1[2] => Mux4.IN8
datadig1[2] => Mux5.IN8
datadig1[2] => Mux6.IN17
datadig1[3] => Mux0.IN16
datadig1[3] => Mux1.IN16
datadig1[3] => Mux3.IN16
datadig1[3] => Mux6.IN16
datadig2[0] => Mux7.IN19
datadig2[0] => Mux8.IN19
datadig2[0] => Mux9.IN10
datadig2[0] => Mux10.IN19
datadig2[0] => Mux11.IN10
datadig2[0] => Mux12.IN10
datadig2[0] => Mux13.IN19
datadig2[1] => Mux7.IN18
datadig2[1] => Mux8.IN18
datadig2[1] => Mux9.IN9
datadig2[1] => Mux10.IN18
datadig2[1] => Mux11.IN9
datadig2[1] => Mux12.IN9
datadig2[1] => Mux13.IN18
datadig2[2] => Mux7.IN17
datadig2[2] => Mux8.IN17
datadig2[2] => Mux9.IN8
datadig2[2] => Mux10.IN17
datadig2[2] => Mux11.IN8
datadig2[2] => Mux12.IN8
datadig2[2] => Mux13.IN17
datadig2[3] => Mux7.IN16
datadig2[3] => Mux8.IN16
datadig2[3] => Mux10.IN16
datadig2[3] => Mux13.IN16
datadig3[0] => Mux14.IN19
datadig3[0] => Mux15.IN19
datadig3[0] => Mux16.IN10
datadig3[0] => Mux17.IN19
datadig3[0] => Mux18.IN10
datadig3[0] => Mux19.IN10
datadig3[0] => Mux20.IN19
datadig3[1] => Mux14.IN18
datadig3[1] => Mux15.IN18
datadig3[1] => Mux16.IN9
datadig3[1] => Mux17.IN18
datadig3[1] => Mux18.IN9
datadig3[1] => Mux19.IN9
datadig3[1] => Mux20.IN18
datadig3[2] => Mux14.IN17
datadig3[2] => Mux15.IN17
datadig3[2] => Mux16.IN8
datadig3[2] => Mux17.IN17
datadig3[2] => Mux18.IN8
datadig3[2] => Mux19.IN8
datadig3[2] => Mux20.IN17
datadig3[3] => Mux14.IN16
datadig3[3] => Mux15.IN16
datadig3[3] => Mux17.IN16
datadig3[3] => Mux20.IN16
datadig4[0] => Mux21.IN19
datadig4[0] => Mux22.IN19
datadig4[0] => Mux23.IN10
datadig4[0] => Mux24.IN19
datadig4[0] => Mux25.IN10
datadig4[0] => Mux26.IN10
datadig4[0] => Mux27.IN19
datadig4[1] => Mux21.IN18
datadig4[1] => Mux22.IN18
datadig4[1] => Mux23.IN9
datadig4[1] => Mux24.IN18
datadig4[1] => Mux25.IN9
datadig4[1] => Mux26.IN9
datadig4[1] => Mux27.IN18
datadig4[2] => Mux21.IN17
datadig4[2] => Mux22.IN17
datadig4[2] => Mux23.IN8
datadig4[2] => Mux24.IN17
datadig4[2] => Mux25.IN8
datadig4[2] => Mux26.IN8
datadig4[2] => Mux27.IN17
datadig4[3] => Mux21.IN16
datadig4[3] => Mux22.IN16
datadig4[3] => Mux24.IN16
datadig4[3] => Mux27.IN16
datadig5[0] => Mux28.IN19
datadig5[0] => Mux29.IN19
datadig5[0] => Mux30.IN10
datadig5[0] => Mux31.IN19
datadig5[0] => Mux32.IN10
datadig5[0] => Mux33.IN10
datadig5[0] => Mux34.IN19
datadig5[1] => Mux28.IN18
datadig5[1] => Mux29.IN18
datadig5[1] => Mux30.IN9
datadig5[1] => Mux31.IN18
datadig5[1] => Mux32.IN9
datadig5[1] => Mux33.IN9
datadig5[1] => Mux34.IN18
datadig5[2] => Mux28.IN17
datadig5[2] => Mux29.IN17
datadig5[2] => Mux30.IN8
datadig5[2] => Mux31.IN17
datadig5[2] => Mux32.IN8
datadig5[2] => Mux33.IN8
datadig5[2] => Mux34.IN17
datadig5[3] => Mux28.IN16
datadig5[3] => Mux29.IN16
datadig5[3] => Mux31.IN16
datadig5[3] => Mux34.IN16
Clk => dig5[0]~reg0.CLK
Clk => dig5[1]~reg0.CLK
Clk => dig5[2]~reg0.CLK
Clk => dig5[3]~reg0.CLK
Clk => dig5[4]~reg0.CLK
Clk => dig5[5]~reg0.CLK
Clk => dig5[6]~reg0.CLK
Clk => dig4[0]~reg0.CLK
Clk => dig4[1]~reg0.CLK
Clk => dig4[2]~reg0.CLK
Clk => dig4[3]~reg0.CLK
Clk => dig4[4]~reg0.CLK
Clk => dig4[5]~reg0.CLK
Clk => dig4[6]~reg0.CLK
Clk => dig3[0]~reg0.CLK
Clk => dig3[1]~reg0.CLK
Clk => dig3[2]~reg0.CLK
Clk => dig3[3]~reg0.CLK
Clk => dig3[4]~reg0.CLK
Clk => dig3[5]~reg0.CLK
Clk => dig3[6]~reg0.CLK
Clk => dig2[0]~reg0.CLK
Clk => dig2[1]~reg0.CLK
Clk => dig2[2]~reg0.CLK
Clk => dig2[3]~reg0.CLK
Clk => dig2[4]~reg0.CLK
Clk => dig2[5]~reg0.CLK
Clk => dig2[6]~reg0.CLK
Clk => dig1[0]~reg0.CLK
Clk => dig1[1]~reg0.CLK
Clk => dig1[2]~reg0.CLK
Clk => dig1[3]~reg0.CLK
Clk => dig1[4]~reg0.CLK
Clk => dig1[5]~reg0.CLK
Clk => dig1[6]~reg0.CLK
dig1[0] <= dig1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[1] <= dig1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[2] <= dig1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[3] <= dig1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[4] <= dig1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[5] <= dig1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig1[6] <= dig1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[0] <= dig2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[1] <= dig2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[2] <= dig2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[3] <= dig2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[4] <= dig2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[5] <= dig2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig2[6] <= dig2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[0] <= dig3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[1] <= dig3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[2] <= dig3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[3] <= dig3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[4] <= dig3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[5] <= dig3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig3[6] <= dig3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[0] <= dig4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[1] <= dig4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[2] <= dig4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[3] <= dig4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[4] <= dig4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[5] <= dig4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig4[6] <= dig4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[0] <= dig5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[1] <= dig5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[2] <= dig5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[3] <= dig5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[4] <= dig5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[5] <= dig5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig5[6] <= dig5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


