
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051541                       # Number of seconds simulated
sim_ticks                                 51541435000                       # Number of ticks simulated
final_tick                                51541435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85248                       # Simulator instruction rate (inst/s)
host_op_rate                                   156040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43938168                       # Simulator tick rate (ticks/s)
host_mem_usage                                2218588                       # Number of bytes of host memory used
host_seconds                                  1173.04                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             54912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            549376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               604288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        54912                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           54912                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                858                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               8584                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9442                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1065395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             10658919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11724315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1065395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1065395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1065395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            10658919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11724315                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       5454.218277                       # Cycle average of tags in use
system.l2.total_refs                           273632                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9303                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.413308                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4678.154194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             633.834142                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             142.229941                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.285532                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.038686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008681                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.332899                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70735                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                70590                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  141325                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           140671                       # number of Writeback hits
system.l2.Writeback_hits::total                140671                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              62394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62394                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70735                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                132984                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203719                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70735                       # number of overall hits
system.l2.overall_hits::cpu.data               132984                       # number of overall hits
system.l2.overall_hits::total                  203719                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                858                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                167                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1025                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             8417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8417                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 858                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                8584                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9442                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                858                       # number of overall misses
system.l2.overall_misses::cpu.data               8584                       # number of overall misses
system.l2.overall_misses::total                  9442                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     45725500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9250000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        54975500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    439017500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     439017500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     448267500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        493993000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45725500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    448267500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       493993000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142350                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       140671                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            140671                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70811                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71593                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213161                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71593                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213161                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.011984                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.007201                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.118866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118866                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.011984                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060635                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044295                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.011984                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060635                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044295                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53293.123543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55389.221557                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53634.634146                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52158.429369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52158.429369                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53293.123543                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52221.283784                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52318.682483                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53293.123543                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52221.283784                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52318.682483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1025                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8417                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           8584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          8584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9442                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     35250500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7223500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42474000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    336974500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    336974500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     35250500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    344198000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    379448500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     35250500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    344198000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    379448500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.011984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.007201                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118866                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.011984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.060635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044295                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.011984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.060635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044295                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41084.498834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43254.491018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41438.048780                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40034.988713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40034.988713                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41084.498834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40097.623486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40187.301419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41084.498834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40097.623486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40187.301419                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20689207                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20689207                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1162745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12829288                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12118021                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.455912                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        103082871                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19470485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122393880                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20689207                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12118021                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64659700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9264389                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10742063                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            32                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17357673                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                245772                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          102972931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.201892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.873783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 39641496     38.50%     38.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3964727      3.85%     42.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4916550      4.77%     47.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4863184      4.72%     51.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49586974     48.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            102972931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200705                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.187335                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24186923                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8253298                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59471601                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2960459                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8100650                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              223561679                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8100650                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26493184                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  430744                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2700                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  60092167                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7853486                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              220304936                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 98149                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6926624                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                175724                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           242336854                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             522217961                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        373076846                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         149141115                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 40697857                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                108                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            107                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10001778                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25091681                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13153783                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2027746                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           245716                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  213936187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 168                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 198456140                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4926715                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30880025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     44340102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             82                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     102972931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.927265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.196110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16530716     16.05%     16.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20960045     20.35%     36.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26076070     25.32%     61.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32280445     31.35%     93.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7125655      6.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102972931                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6232630     16.41%     16.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              31753972     83.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            419922      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116750490     58.83%     59.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            45747684     23.05%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23674669     11.93%     94.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11863375      5.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198456140                       # Type of FU issued
system.cpu.iq.rate                           1.925210                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37986602                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.191411                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          395889316                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         175942566                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    140178286                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           146909209                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68874814                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56677958                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              147195883                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                88826937                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1816009                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3661562                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1002                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2028191                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8100650                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   97865                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24298                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           213936355                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13241                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25091681                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13153783                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                110                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9360                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1002                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         699824                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       523881                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1223705                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197348848                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23326446                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1107289                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34982187                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17624986                       # Number of branches executed
system.cpu.iew.exec_stores                   11655741                       # Number of stores executed
system.cpu.iew.exec_rate                     1.914468                       # Inst execution rate
system.cpu.iew.wb_sent                      197059629                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196856244                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142796048                       # num instructions producing a value
system.cpu.iew.wb_consumers                 233199559                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.909689                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612334                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        30894024                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1162745                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     94872281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.929355                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.552546                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21932944     23.12%     23.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25533757     26.91%     50.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11303516     11.91%     61.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9506723     10.02%     71.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     26595341     28.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     94872281                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              26595341                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    282213286                       # The number of ROB reads
system.cpu.rob.rob_writes                   435982403                       # The number of ROB writes
system.cpu.timesIdled                           25778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          109940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.030829                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030829                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.970093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970093                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                291377476                       # number of integer regfile reads
system.cpu.int_regfile_writes               164324758                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97375417                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52433214                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74826370                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71097                       # number of replacements
system.cpu.icache.tagsinuse                453.712992                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17278445                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71593                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 241.342659                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     453.712992                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.886158                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.886158                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17278445                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17278445                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17278445                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17278445                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17278445                       # number of overall hits
system.cpu.icache.overall_hits::total        17278445                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79228                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79228                       # number of overall misses
system.cpu.icache.overall_misses::total         79228                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1027849500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1027849500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1027849500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1027849500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1027849500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1027849500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17357673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17357673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17357673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17357673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17357673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17357673                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004564                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004564                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12973.311203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12973.311203                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12973.311203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12973.311203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12973.311203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12973.311203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7635                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7635                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7635                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7635                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7635                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7635                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71593                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71593                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    824680000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    824680000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    824680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    824680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    824680000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    824680000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004125                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11519.003255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11519.003255                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11519.003255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11519.003255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11519.003255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11519.003255                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 141056                       # number of replacements
system.cpu.dcache.tagsinuse                502.362135                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32488450                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141568                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 229.490068                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3516593000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.362135                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981176                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981176                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21433679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21433679                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054771                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054771                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32488450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32488450                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32488450                       # number of overall hits
system.cpu.dcache.overall_hits::total        32488450                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        88731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70819                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       159550                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       159550                       # number of overall misses
system.cpu.dcache.overall_misses::total        159550                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1073653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1073653500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1275530000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1275530000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2349183500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2349183500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2349183500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2349183500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21522410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21522410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32648000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32648000                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32648000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32648000                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004123                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004887                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004887                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004887                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004887                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12100.094668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12100.094668                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18011.126957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18011.126957                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14723.807584                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14723.807584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14723.807584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14723.807584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       140671                       # number of writebacks
system.cpu.dcache.writebacks::total            140671                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        17974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17974                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        17982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        17982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17982                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70757                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70811                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141568                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141568                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    790714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    790714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1133787500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1133787500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1924501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1924501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1924501500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1924501500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004336                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004336                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11175.063951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11175.063951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16011.460084                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16011.460084                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13594.184420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13594.184420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13594.184420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13594.184420                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
