// Seed: 3177579716
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    input supply0 id_4
);
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    output wor id_9
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5
  );
  assign id_9 = {1'b0 ? id_6 : -1 < (id_6)};
  wire id_11, id_12;
endmodule
