// Seed: 3819124033
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output wire  id_2
);
  logic id_4;
  ;
  always @(posedge 1) begin : LABEL_0
    @(posedge id_4) id_4[1] = id_0;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5
  );
endmodule
