#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 19 09:41:29 2021
# Process ID: 1324
# Current directory: D:/mux4_1/mux4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1108 D:\mux4_1\mux4_1\mux4_1.xpr
# Log file: D:/mux4_1/mux4_1/vivado.log
# Journal file: D:/mux4_1/mux4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mux4_1/mux4_1/mux4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2019/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mux4_1/mux4_1/mux4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mux4_1/mux4_1/mux4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mux4_1/mux4_1/mux4_1.srcs/sim_1/new/mux4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mux4_1/mux4_1/mux4_1.sim/sim_1/behav/xsim'
"xelab -wto e314bdb9169b475288e8f82e07dcb5bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_1_tb_behav xil_defaultlib.mux4_1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e314bdb9169b475288e8f82e07dcb5bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_1_tb_behav xil_defaultlib.mux4_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3427] illegal recursive design instantiation, instance name 'u_mux4_1_tb' [D:/mux4_1/mux4_1/mux4_1.srcs/sim_1/new/mux4_1_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mux4_1/mux4_1/mux4_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mux4_1/mux4_1/mux4_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 09:42:49 2021...
