============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Aug 24 11:59:51 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
RUN-1001 : Project manager successfully analyzed 3 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 5.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 5.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (220 clock/control pins, 1 other pins).
SYN-4027 : Net U2_control/clk_10M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_10M as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 673 instances
RUN-0007 : 335 luts, 238 seqs, 54 mslices, 36 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 881 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 238 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     238     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   1   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 671 instances, 335 luts, 238 seqs, 90 slices, 8 macros(90 instances: 54 mslices 36 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3196, tnet num: 879, tinst num: 671, tnode num: 3919, tedge num: 5301.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081855s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 285105
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 671.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 219574, overlap = 0
PHY-3002 : Step(2): len = 172754, overlap = 0
PHY-3002 : Step(3): len = 144724, overlap = 0
PHY-3002 : Step(4): len = 120953, overlap = 0
PHY-3002 : Step(5): len = 96114.2, overlap = 0
PHY-3002 : Step(6): len = 79470.3, overlap = 0
PHY-3002 : Step(7): len = 67209.2, overlap = 0
PHY-3002 : Step(8): len = 50548.1, overlap = 0
PHY-3002 : Step(9): len = 39821, overlap = 0
PHY-3002 : Step(10): len = 32108.1, overlap = 0
PHY-3002 : Step(11): len = 26486.4, overlap = 0
PHY-3002 : Step(12): len = 21872.1, overlap = 0
PHY-3002 : Step(13): len = 20139.3, overlap = 0
PHY-3002 : Step(14): len = 17022.3, overlap = 0
PHY-3002 : Step(15): len = 15157.7, overlap = 0
PHY-3002 : Step(16): len = 13435.9, overlap = 0
PHY-3002 : Step(17): len = 12940.8, overlap = 0
PHY-3002 : Step(18): len = 12026.9, overlap = 0
PHY-3002 : Step(19): len = 11171.7, overlap = 0
PHY-3002 : Step(20): len = 9773.6, overlap = 0
PHY-3002 : Step(21): len = 9531, overlap = 0
PHY-3002 : Step(22): len = 8763.4, overlap = 0
PHY-3002 : Step(23): len = 8654.9, overlap = 0
PHY-3002 : Step(24): len = 8654.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013607s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(25): len = 8158.7, overlap = 0.1875
PHY-3002 : Step(26): len = 8201.6, overlap = 0.1875
PHY-3002 : Step(27): len = 7895.7, overlap = 0.1875
PHY-3002 : Step(28): len = 7683.3, overlap = 0.1875
PHY-3002 : Step(29): len = 7686.2, overlap = 0.125
PHY-3002 : Step(30): len = 7524, overlap = 0.1875
PHY-3002 : Step(31): len = 7350.6, overlap = 0.1875
PHY-3002 : Step(32): len = 7325.4, overlap = 0.1875
PHY-3002 : Step(33): len = 7287.4, overlap = 0.1875
PHY-3002 : Step(34): len = 7316.4, overlap = 0.125
PHY-3002 : Step(35): len = 7247.1, overlap = 0
PHY-3002 : Step(36): len = 7258.7, overlap = 0
PHY-3002 : Step(37): len = 7197, overlap = 0
PHY-3002 : Step(38): len = 7244.8, overlap = 0
PHY-3002 : Step(39): len = 7094.5, overlap = 0
PHY-3002 : Step(40): len = 7110.9, overlap = 0
PHY-3002 : Step(41): len = 7122.6, overlap = 0
PHY-3002 : Step(42): len = 6956.2, overlap = 0
PHY-3002 : Step(43): len = 6866.2, overlap = 0
PHY-3002 : Step(44): len = 6823.1, overlap = 0
PHY-3002 : Step(45): len = 6688.2, overlap = 0
PHY-3002 : Step(46): len = 6679.4, overlap = 0
PHY-3002 : Step(47): len = 6591.6, overlap = 0
PHY-3002 : Step(48): len = 6547.2, overlap = 0
PHY-3002 : Step(49): len = 6428.9, overlap = 0.4375
PHY-3002 : Step(50): len = 6362.5, overlap = 0.4375
PHY-3002 : Step(51): len = 6378.4, overlap = 0
PHY-3002 : Step(52): len = 6457.6, overlap = 0
PHY-3002 : Step(53): len = 6414.9, overlap = 0
PHY-3002 : Step(54): len = 6454, overlap = 0
PHY-3002 : Step(55): len = 6500.6, overlap = 0
PHY-3002 : Step(56): len = 6415.6, overlap = 0
PHY-3002 : Step(57): len = 6422.7, overlap = 0
PHY-3002 : Step(58): len = 6434.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013579s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0013088
PHY-3002 : Step(59): len = 6923.8, overlap = 15.6875
PHY-3002 : Step(60): len = 7150.5, overlap = 15.5312
PHY-3002 : Step(61): len = 7286.4, overlap = 15.5312
PHY-3002 : Step(62): len = 7381.2, overlap = 15.7188
PHY-3002 : Step(63): len = 7567.9, overlap = 15.5312
PHY-3002 : Step(64): len = 7700.8, overlap = 15.5625
PHY-3002 : Step(65): len = 7701.9, overlap = 15.875
PHY-3002 : Step(66): len = 7866, overlap = 14.9375
PHY-3002 : Step(67): len = 7826, overlap = 14.5938
PHY-3002 : Step(68): len = 7690.5, overlap = 16.5312
PHY-3002 : Step(69): len = 7351.3, overlap = 17.0312
PHY-3002 : Step(70): len = 7135.7, overlap = 15.875
PHY-3002 : Step(71): len = 7045.2, overlap = 15.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00261761
PHY-3002 : Step(72): len = 6781.2, overlap = 15.1875
PHY-3002 : Step(73): len = 6746.8, overlap = 15.0938
PHY-3002 : Step(74): len = 6630.1, overlap = 15.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00523521
PHY-3002 : Step(75): len = 6559, overlap = 15.125
PHY-3002 : Step(76): len = 6559, overlap = 15.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3196, tnet num: 879, tinst num: 671, tnode num: 3919, tedge num: 5301.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 48.59 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/881.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7488, over cnt = 53(0%), over = 132, worst = 9
PHY-1001 : End global iterations;  0.030367s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (308.7%)

PHY-1001 : Congestion index: top1 = 16.01, top5 = 6.08, top10 = 3.09, top15 = 2.06.
PHY-1001 : End incremental global routing;  0.060314s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (207.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 879 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012708s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 5 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 677 instances, 335 luts, 244 seqs, 90 slices, 8 macros(90 instances: 54 mslices 36 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 6793
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 3220, tnet num: 885, tinst num: 677, tnode num: 3961, tedge num: 5337.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078330s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(77): len = 6989.5, overlap = 0
PHY-3002 : Step(78): len = 7053.6, overlap = 0
PHY-3002 : Step(79): len = 7077.3, overlap = 0
PHY-3002 : Step(80): len = 7101.5, overlap = 0
PHY-3002 : Step(81): len = 7110.6, overlap = 0
PHY-3002 : Step(82): len = 7110.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018802s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(83): len = 7110.6, overlap = 15.125
PHY-3002 : Step(84): len = 7110.6, overlap = 15.125
PHY-3001 : Final: Len = 7110.6, Over = 15.125
PHY-3001 : End incremental placement;  0.230519s wall, 0.234375s user + 0.250000s system = 0.484375s CPU (210.1%)

OPT-1001 : Total overflow 48.59 peak overflow 2.59
OPT-1001 : End high-fanout net optimization;  0.315426s wall, 0.328125s user + 0.296875s system = 0.625000s CPU (198.1%)

OPT-1001 : Current memory(MB): used = 152, reserve = 126, peak = 153.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 378/887.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8024, over cnt = 53(0%), over = 120, worst = 9
PHY-1002 : len = 8976, over cnt = 23(0%), over = 32, worst = 4
PHY-1002 : len = 9376, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9392, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030162s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.6%)

PHY-1001 : Congestion index: top1 = 16.14, top5 = 6.61, top10 = 3.48, top15 = 2.32.
OPT-1001 : End congestion update;  0.056765s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 885 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.2%)

OPT-0007 : Start: WNS 1708 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1708 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 1708 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.069772s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.0%)

OPT-1001 : Current memory(MB): used = 151, reserve = 125, peak = 153.
OPT-1001 : End physical optimization;  0.430264s wall, 0.437500s user + 0.296875s system = 0.734375s CPU (170.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 335 LUT to BLE ...
SYN-4008 : Packed 335 LUT and 232 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 342/442 primitive instances ...
PHY-3001 : End packing;  0.013027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.9%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 279 instances
RUN-1001 : 134 mslices, 135 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 245 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 277 instances, 269 slices, 8 macros(90 instances: 54 mslices 36 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 7142, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2582, tnet num: 655, tinst num: 277, tnode num: 3139, tedge num: 4618.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059934s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108186
PHY-3002 : Step(85): len = 6973.6, overlap = 21.25
PHY-3002 : Step(86): len = 7024.8, overlap = 20.5
PHY-3002 : Step(87): len = 7012.3, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000216372
PHY-3002 : Step(88): len = 6948.4, overlap = 19.25
PHY-3002 : Step(89): len = 7045, overlap = 19
PHY-3002 : Step(90): len = 7182.1, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000432745
PHY-3002 : Step(91): len = 7240.6, overlap = 19
PHY-3002 : Step(92): len = 7337.1, overlap = 19.75
PHY-3002 : Step(93): len = 7424.4, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063478s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (295.4%)

PHY-3001 : Trial Legalized: Len = 14343.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011706s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(94): len = 10430.8, overlap = 4
PHY-3002 : Step(95): len = 8725.1, overlap = 6.5
PHY-3002 : Step(96): len = 7583, overlap = 9.25
PHY-3002 : Step(97): len = 7155.9, overlap = 12.75
PHY-3002 : Step(98): len = 6877.3, overlap = 13.25
PHY-3002 : Step(99): len = 6833.3, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429181
PHY-3002 : Step(100): len = 6707.2, overlap = 12.25
PHY-3002 : Step(101): len = 6748.1, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000858363
PHY-3002 : Step(102): len = 6723.7, overlap = 12.5
PHY-3002 : Step(103): len = 6723.7, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 11029.8, Over = 0
PHY-3001 : End spreading;  0.002347s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (665.8%)

PHY-3001 : Final: Len = 11029.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2582, tnet num: 655, tinst num: 277, tnode num: 3139, tedge num: 4618.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13/657.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13296, over cnt = 58(0%), over = 76, worst = 3
PHY-1002 : len = 13800, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 14008, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 14072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082362s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.9%)

PHY-1001 : Congestion index: top1 = 17.24, top5 = 10.35, top10 = 5.58, top15 = 3.72.
PHY-1001 : End incremental global routing;  0.111313s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (98.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011275s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.128929s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.0%)

OPT-1001 : Current memory(MB): used = 152, reserve = 127, peak = 154.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 549/657.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001137s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.24, top5 = 10.35, top10 = 5.58, top15 = 3.72.
OPT-1001 : End congestion update;  0.026344s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 1758 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 5 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 269 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 277 instances, 269 slices, 8 macros(90 instances: 54 mslices 36 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Initial: Len = 11090, Over = 0
PHY-3001 : End spreading;  0.001776s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 11090, Over = 0
PHY-3001 : End incremental legalization;  0.014675s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.5%)

OPT-0007 : Iter 1: improved WNS 1758 TNS 0 NUM_FEPS 0 with 2 cells processed and 150 slack improved
OPT-0007 : Iter 2: improved WNS 1758 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.055954s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.8%)

OPT-1001 : Current memory(MB): used = 154, reserve = 129, peak = 154.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009029s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 542/657.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004019s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (388.8%)

PHY-1001 : Congestion index: top1 = 17.33, top5 = 10.40, top10 = 5.60, top15 = 3.74.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009602s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1758 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 16.965517
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1758ps with logic level 3 
RUN-1001 :       #2 path slack 1763ps with logic level 3 
RUN-1001 :       #3 path slack 1763ps with logic level 3 
RUN-1001 :       #4 path slack 1779ps with logic level 3 
RUN-1001 :       #5 path slack 1808ps with logic level 3 
RUN-1001 :       #6 path slack 1824ps with logic level 3 
RUN-1001 :       #7 path slack 1856ps with logic level 3 
OPT-1001 : End physical optimization;  0.280533s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (111.4%)

RUN-1003 : finish command "place" in  2.878115s wall, 3.484375s user + 5.000000s system = 8.484375s CPU (294.8%)

RUN-1004 : used memory is 136 MB, reserved memory is 109 MB, peak memory is 155 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 279 instances
RUN-1001 : 134 mslices, 135 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 379 nets have 2 pins
RUN-1001 : 245 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2582, tnet num: 655, tinst num: 277, tnode num: 3139, tedge num: 4618.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 134 mslices, 135 lslices, 5 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13096, over cnt = 55(0%), over = 69, worst = 3
PHY-1002 : len = 13512, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 13840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067049s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.5%)

PHY-1001 : Congestion index: top1 = 17.44, top5 = 10.35, top10 = 5.53, top15 = 3.69.
PHY-1001 : End global routing;  0.108991s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 171, reserve = 146, peak = 187.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U2_control/clk_10M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 439, reserve = 418, peak = 439.
PHY-1001 : End build detailed router design. 3.740254s wall, 3.671875s user + 0.062500s system = 3.734375s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.624421s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 471, reserve = 451, peak = 471.
PHY-1001 : End phase 1; 0.630273s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 84128, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 472, reserve = 451, peak = 472.
PHY-1001 : End initial routed; 0.323768s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (144.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/568(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.722   |   0.000   |   0   
RUN-1001 :   Hold   |   0.434   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.105455s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

PHY-1001 : Current memory(MB): used = 472, reserve = 451, peak = 472.
PHY-1001 : End phase 2; 0.429295s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (134.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 84128, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 84128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.011310s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/568(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.722   |   0.000   |   0   
RUN-1001 :   Hold   |   0.434   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.106976s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.084660s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (92.3%)

PHY-1001 : Current memory(MB): used = 483, reserve = 462, peak = 483.
PHY-1001 : End phase 3; 0.366859s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (98.0%)

PHY-1003 : Routed, final wirelength = 84128
PHY-1001 : Current memory(MB): used = 483, reserve = 462, peak = 483.
PHY-1001 : End export database. 0.007152s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.5%)

PHY-1001 : End detail routing;  5.382562s wall, 5.359375s user + 0.171875s system = 5.531250s CPU (102.8%)

RUN-1003 : finish command "route" in  5.607826s wall, 5.593750s user + 0.171875s system = 5.765625s CPU (102.8%)

RUN-1004 : used memory is 424 MB, reserved memory is 402 MB, peak memory is 483 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                         5
  #input                    4
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      517   out of  19600    2.64%
#reg                      244   out of  19600    1.24%
#le                       524
  #lut only               280   out of    524   53.44%
  #reg only                 7   out of    524    1.34%
  #lut&reg                237   out of    524   45.23%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        5   out of    188    2.66%
  #ireg                     2
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet              Type               DriverType         Driver                   Fanout
#1        U1_pll/clk0_buf       GCLK               pll                U1_pll/pll_inst.clkc0    142
#2        U2_control/clk_10M    GCLK               pll                U1_pll/pll_inst.clkc1    13
#3        sys_clk_dup_1         GeneralRouting     io                 sys_clk_syn_2.di         1


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------+
|Instance     |Module       |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------+
|top          |biss_test    |524    |427     |90      |247     |0       |0       |
|  U1_pll     |mypll        |0      |0       |0       |0       |0       |0       |
|  U2_control |biss_control |524    |427     |90      |244     |0       |0       |
+--------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       373   
    #2          2        31   
    #3          3       210   
    #4          4        4    
    #5        5-10       12   
    #6        11-50      16   
    #7       101-500     1    
  Average     2.72            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 2582, tnet num: 655, tinst num: 277, tnode num: 3139, tedge num: 4618.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 3 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 277
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 657, pip num: 5794
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 734 valid insts, and 16571 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  1.275141s wall, 7.406250s user + 0.093750s system = 7.500000s CPU (588.2%)

RUN-1004 : used memory is 433 MB, reserved memory is 415 MB, peak memory is 628 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240824_115951.log"
