/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [39:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  reg [42:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[81:79] >>> in_data[88:86];
  assign celloutsig_0_3z = celloutsig_0_1z[7:0] >>> in_data[71:64];
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_0z } >>> { celloutsig_0_0z[0], celloutsig_0_2z };
  assign celloutsig_0_48z = in_data[84:68] >>> { celloutsig_0_31z[13:4], celloutsig_0_32z };
  assign celloutsig_0_49z = celloutsig_0_30z >>> celloutsig_0_48z[2:0];
  assign celloutsig_1_0z = in_data[188:186] >>> in_data[170:168];
  assign celloutsig_1_1z = in_data[184:181] >>> { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[2:0] >>> celloutsig_1_1z[3:1];
  assign celloutsig_0_5z = celloutsig_0_1z[7:3] >>> celloutsig_0_3z[6:2];
  assign celloutsig_1_3z = { celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_1z } >>> { in_data[110:106], celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_4z[40:37] >>> celloutsig_1_1z;
  assign celloutsig_0_6z = { celloutsig_0_5z[4:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } >>> { celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_12z = celloutsig_1_4z[21:10] >>> { in_data[130:122], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[2], celloutsig_1_7z } >>> celloutsig_1_12z[6:2];
  assign celloutsig_1_19z = celloutsig_1_12z[5:2] >>> in_data[179:176];
  assign celloutsig_0_7z = celloutsig_0_1z[5:1] >>> { celloutsig_0_3z[1], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z } >>> celloutsig_0_1z[16:4];
  assign celloutsig_0_9z = { celloutsig_0_5z[4:3], celloutsig_0_3z, celloutsig_0_2z } >>> celloutsig_0_6z[13:1];
  assign celloutsig_0_11z = celloutsig_0_3z[3:1] >>> celloutsig_0_7z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_6z[12], celloutsig_0_4z, celloutsig_0_3z } >>> in_data[48:36];
  assign celloutsig_0_1z = in_data[35:17] >>> in_data[56:38];
  assign celloutsig_0_13z = { celloutsig_0_8z[5], celloutsig_0_0z } >>> celloutsig_0_10z[3:0];
  assign celloutsig_0_14z = in_data[77:75] >>> celloutsig_0_8z[4:2];
  assign celloutsig_0_15z = in_data[75:73] >>> celloutsig_0_1z[9:7];
  assign celloutsig_0_16z = celloutsig_0_5z[2:0] >>> celloutsig_0_9z[8:6];
  assign celloutsig_0_17z = { celloutsig_0_13z[0], celloutsig_0_7z } >>> celloutsig_0_9z[9:4];
  assign celloutsig_0_18z = celloutsig_0_17z[5:1] >>> { celloutsig_0_0z[2:1], celloutsig_0_15z };
  assign celloutsig_0_19z = celloutsig_0_4z[2:0] >>> celloutsig_0_8z[7:5];
  assign celloutsig_0_20z = { celloutsig_0_5z[3:0], celloutsig_0_16z } >>> in_data[10:4];
  assign celloutsig_0_22z = { celloutsig_0_6z[15:7], celloutsig_0_19z } >>> { celloutsig_0_9z[10:2], celloutsig_0_11z };
  assign celloutsig_0_2z = celloutsig_0_0z >>> celloutsig_0_1z[3:1];
  assign celloutsig_0_23z = celloutsig_0_11z >>> celloutsig_0_6z[14:12];
  assign celloutsig_0_24z = celloutsig_0_18z[4:1] >>> celloutsig_0_22z[11:8];
  assign celloutsig_0_25z = celloutsig_0_5z[4:1] >>> celloutsig_0_4z;
  assign celloutsig_0_26z = { celloutsig_0_6z[12:3], celloutsig_0_23z } >>> celloutsig_0_12z;
  assign celloutsig_0_27z = { celloutsig_0_22z[10], celloutsig_0_11z, celloutsig_0_10z } >>> { celloutsig_0_20z[6:1], celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_11z[0], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_9z } >>> { celloutsig_0_27z[4], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_30z = celloutsig_0_25z[3:1] >>> celloutsig_0_23z;
  assign celloutsig_0_31z = { celloutsig_0_3z[7], celloutsig_0_5z, celloutsig_0_3z } >>> { celloutsig_0_28z[30:22], celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_27z[5:2], celloutsig_0_30z } >>> { celloutsig_0_27z[8], celloutsig_0_0z, celloutsig_0_19z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 43'h00000000000;
    else if (clkin_data[64]) celloutsig_1_4z = { in_data[152:122], celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_10z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_10z = celloutsig_0_8z[5:1];
  assign { out_data[132:128], out_data[99:96], out_data[48:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
