// Seed: 2669639871
module module_0;
  wire id_2;
  initial #1 @(posedge 1) id_1 = 1;
endmodule
module module_1;
  assign id_1 = 1;
  if (id_1)
    for (id_2 = 1; 1'b0; id_1 = id_2) begin : LABEL_0
      begin : LABEL_0
        wire id_3, id_4;
        begin : LABEL_0
          assign id_3 = id_4;
          wire id_5;
          wire id_6;
        end
      end
      assign id_1.id_1 = id_2;
    end
  else wire id_7;
  module_0 modCall_1 ();
  wire id_8, id_9;
  wire id_10, id_11;
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1,
    input  tri0 id_2
    , id_4
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
