$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 8 # x [7:0] $end
  $var wire 1 $ en $end
  $var wire 3 % led [2:0] $end
  $var wire 1 & indicate $end
  $var wire 7 ' seg [6:0] $end
  $scope module top $end
   $var wire 8 # x [7:0] $end
   $var wire 1 $ en $end
   $var wire 3 % led [2:0] $end
   $var wire 1 & indicate $end
   $var wire 7 ' seg [6:0] $end
   $scope module bcd7seg_inst $end
    $var wire 4 ( b [3:0] $end
    $var wire 7 ' h [6:0] $end
   $upscope $end
   $scope module encode83_inst $end
    $var wire 8 # x [7:0] $end
    $var wire 1 $ en $end
    $var wire 3 % y [2:0] $end
    $var wire 1 & indicate $end
    $scope module unnamedblk1 $end
     $var wire 32 ) i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000 #
1$
b000 %
0&
b0000001 '
b0000 (
b00000000000000000000000000000000 )
#2
b00000001 #
1&
b00000000000000000000000000001000 )
#3
b00000010 #
b001 %
b1001111 '
b0001 (
#4
b00000100 #
b010 %
b0010010 '
b0010 (
#5
b00001000 #
b011 %
b0000110 '
b0011 (
#6
b00010000 #
b100 %
b1001100 '
b0100 (
#7
b00100000 #
b101 %
b0100100 '
b0101 (
#8
b01000000 #
b110 %
b0100000 '
b0110 (
#9
b10000000 #
b111 %
b0001111 '
b0111 (
#10
