
---------- Begin Simulation Statistics ----------
final_tick                               159246310000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207292                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732892                       # Number of bytes of host memory used
host_op_rate                                   207705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   482.41                       # Real time elapsed on the host
host_tick_rate                              330104672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159246                       # Number of seconds simulated
sim_ticks                                159246310000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.592463                       # CPI: cycles per instruction
system.cpu.discardedOps                        197519                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26463474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627958                       # IPC: instructions per cycle
system.cpu.numCycles                        159246310                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132782836                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        296420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            434                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397352                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642722                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112883                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896350                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51424860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51424860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51425364                       # number of overall hits
system.cpu.dcache.overall_hits::total        51425364                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       728749                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         728749                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       736664                       # number of overall misses
system.cpu.dcache.overall_misses::total        736664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33135911000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33135911000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33135911000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33135911000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52153609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52153609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52162028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52162028                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013973                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45469.580061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45469.580061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44981.037488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44981.037488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       107445                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.244121                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       628438                       # number of writebacks
system.cpu.dcache.writebacks::total            628438                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52018                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52018                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52018                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52018                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30245801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30245801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31085680999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31085680999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013125                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44693.978848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44693.978848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45404.418379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45404.418379                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683619                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40787000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40787000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13502323000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13502323000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41176554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41176554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34660.978966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34660.978966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12716931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12716931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32658.512909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32658.512909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10637860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10637860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339195                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339195                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19633588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19633588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57882.893321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57882.893321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17528870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17528870000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61003.932623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61003.932623                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    839879999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    839879999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106192.944620                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106192.944620                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.471313                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52110079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.112776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.471313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105008851                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105008851                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703639                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555078                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057160                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235494                       # number of overall hits
system.cpu.icache.overall_hits::total        10235494                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72322000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93560.155239                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93560.155239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93560.155239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93560.155239                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70776000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70776000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91560.155239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91560.155239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91560.155239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91560.155239                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235494                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93560.155239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93560.155239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70776000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70776000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91560.155239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91560.155239                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.923414                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13242.260026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.923414                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473307                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159246310000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               504181                       # number of demand (read+write) hits
system.l2.demand_hits::total                   504283                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              504181                       # number of overall hits
system.l2.overall_hits::total                  504283                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180463                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181134                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            180463                       # number of overall misses
system.l2.overall_misses::total                181134                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18431895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18498169000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66274000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18431895000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18498169000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.263587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.263587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98769.001490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102136.698381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102124.222951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98769.001490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102136.698381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102124.222951                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63422                       # number of writebacks
system.l2.writebacks::total                     63422                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181129                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181129                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52854000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14822324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14875178000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52854000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14822324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14875178000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.263579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.263579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264261                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78769.001490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82137.250773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82124.772952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78769.001490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82137.250773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82124.772952                       # average overall mshr miss latency
system.l2.replacements                         115725                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       628438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           628438                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       628438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       628438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            159652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127688                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13307520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13307520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.444379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.444379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104219.033895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104219.033895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10753760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10753760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.444379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.444379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84219.033895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84219.033895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98769.001490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98769.001490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78769.001490                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78769.001490                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        344529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            344529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5124375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5124375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97098.531502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97098.531502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4068564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4068564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.132820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77099.943150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77099.943150                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63868.922335                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369164                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.553550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      77.298135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       117.193223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63674.430976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974562                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65487                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2919599                       # Number of tag accesses
system.l2.tags.data_accesses                  2919599                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018544562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460235                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63422                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181129                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63422                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181129                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63422                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.486890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.416898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.313485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3538     92.76%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254      6.66%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.13%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.31%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3814                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.622444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.596638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2635     69.09%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.63%     69.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1120     29.37%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.84%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3814                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11592256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4059008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159245306000                       # Total gap between requests
system.mem_ctrls.avgGap                     651174.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11549056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4057472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 269670.298796876334                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72523225.184935212135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25479221.465162992477                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180458                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63422                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18412750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5543537000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3711993795000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27440.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30719.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  58528488.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11549312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11592256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4059008                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4059008                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         181129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63422                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63422                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       269670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72524833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72794503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       269670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       269670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     25488867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        25488867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     25488867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       269670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72524833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        98283370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               181125                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63398                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4010                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2165856000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             905625000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5561949750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11957.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30707.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              127454                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44310                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        72758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   215.088485                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.753481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   274.466456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        48090     66.10%     66.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4854      6.67%     72.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4583      6.30%     79.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          925      1.27%     80.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8194     11.26%     91.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          695      0.96%     92.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          359      0.49%     93.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          268      0.37%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4790      6.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        72758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11592000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4057472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.792895                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               25.479221                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       262009440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       139257525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      647119620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     167812560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12570617280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28874243760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36835430400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79496490585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.204601                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  95463557750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5317520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58465232250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       257489820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       136859085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      646112880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     163125000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12570617280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29374663860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36414024000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79562891925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.621573                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  94362245250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5317520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59566544750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63422                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51869                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127688                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127688                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53441                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       477549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 477549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15651264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15651264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181129                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181129                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           550108000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          977222000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       691860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052906                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84037184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               84107840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115725                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4059008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           801142                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 800508     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    634      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             801142                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159246310000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2626905000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2053933995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
