// Seed: 2707130011
module module_0;
  wire id_1;
  struct packed {
    logic id_2;
    id_3  id_4;
  } id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd23
) (
    output tri0 _id_0,
    output uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5
);
  logic [-1 : id_0] id_7;
  ;
  module_0 modCall_1 ();
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_2 = 32'd19,
    parameter id_3 = 32'd16,
    parameter id_4 = 32'd18
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  input wire _id_2;
  inout tri0 id_1;
  logic [id_3 : id_3] _id_4;
  wire  [  "" : id_2] id_5;
  assign id_1 = ~id_3 == "";
  always @(posedge -1) begin : LABEL_0
    if (1 == -1'b0) begin : LABEL_1
      disable id_6;
    end
  end
  logic id_7;
  logic [id_4 : -1 'b0 >  1  <<  -1] \id_8 ;
  assign \id_8 [id_2] = ~id_3;
  module_0 modCall_1 ();
  logic id_9;
endmodule
