#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  5 23:24:04 2019
# Process ID: 9120
# Current directory: D:/3-Ee/2018/statem/changed_/Top_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17288 D:\3-Ee\2018\statem\changed_\Top_Final\Top_Final.xpr
# Log file: D:/3-Ee/2018/statem/changed_/Top_Final/vivado.log
# Journal file: D:/3-Ee/2018/statem/changed_/Top_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.xpr
INFO: [Project 1-313] Project file moved from 'D:/3-Ee/2018/statem/Top_Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 888.156 ; gain = 225.223
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj CPU_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/declare.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/Hex2SevenSegConverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Hex2LED'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registera'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/SevenSeg_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SevenSeg_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/top_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/behav/xsim'
"xelab -wto 76845ada04c24b0089975ea4211440be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_top_behav xil_defaultlib.CPU_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 76845ada04c24b0089975ea4211440be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_top_behav xil_defaultlib.CPU_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 112 elements ; expected 124 [D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/DataMem.vhd:52]
WARNING: [VRFC 10-1377] slice direction differs from its index subtype range [D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/new/DataMem.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cpu_top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 973.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 00:17:18 2019...
