#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  2 22:21:22 2022
# Process ID: 22956
# Current directory: D:/7sem/Lab2_dop_Decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12016 D:\7sem\Lab2_dop_Decoder\Lab2_dop_Decoder.xpr
# Log file: D:/7sem/Lab2_dop_Decoder/vivado.log
# Journal file: D:/7sem/Lab2_dop_Decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/7sem/Lab2_dop_Decoder/Lab2_dop_Decoder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 911.391 ; gain = 190.379
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/7sem/Lab2_dop_Decoder/Lab2_dop_Decoder.srcs/constrs_1/new/impl.xdc]
Finished Parsing XDC File [D:/7sem/Lab2_dop_Decoder/Lab2_dop_Decoder.srcs/constrs_1/new/impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1325.523 ; gain = 414.133
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/7sem/Lab2_dop_Decoder/Lab2_dop_Decoder.srcs/constrs_1/new/impl.xdc]
Finished Parsing XDC File [D:/7sem/Lab2_dop_Decoder/Lab2_dop_Decoder.srcs/constrs_1/new/impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 22:28:17 2022...
