Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/tb_isim_beh.exe -prj D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/FullAdder1bit.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/FullSubtractor4bits.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/Subtractor8bits.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FullAdder1bit
Compiling module FullSubtractor4bits
Compiling module Subtractor8bits
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/cd/TT FPGA/project/tuan 1/Subtractor8bits_using_full_adder_1bit/tb_isim_beh.exe
Fuse Memory Usage: 28016 KB
Fuse CPU Usage: 265 ms
